-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/25/2023 18:09:24"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	P3_top IS
    PORT (
	CLK : IN std_logic;
	RST : IN std_logic;
	Pipeline : IN std_logic;
	BonusEnable : IN std_logic;
	branchEnableOutput : BUFFER std_logic;
	PC_output : BUFFER std_logic_vector(31 DOWNTO 0);
	MEM_WB_DMEM_Output : BUFFER std_logic_vector(31 DOWNTO 0);
	MEM_WB_RegWrite_Output : BUFFER std_logic;
	ALU_OperationOutput : BUFFER std_logic_vector(3 DOWNTO 0);
	MEM_WB_MemToReg_Output : BUFFER std_logic;
	INSTR_Output : BUFFER std_logic_vector(31 DOWNTO 0);
	DE_EX_Reg1Data_Output : BUFFER std_logic_vector(31 DOWNTO 0);
	DE_EX_Reg2Data_Output : BUFFER std_logic_vector(31 DOWNTO 0);
	DE_EX_SEX_Output : BUFFER std_logic_vector(31 DOWNTO 0);
	FWD_A_Output : BUFFER std_logic_vector(1 DOWNTO 0);
	FWD_B_Output : BUFFER std_logic_vector(1 DOWNTO 0);
	WritebackDataOutput : BUFFER std_logic_vector(31 DOWNTO 0);
	ALU_OVERFLOW : BUFFER std_logic
	);
END P3_top;

-- Design Ports Information
-- RST	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BonusEnable	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- branchEnableOutput	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[2]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[4]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[8]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[10]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[11]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[12]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[13]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[14]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[15]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[16]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[17]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[18]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[19]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[20]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[21]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[22]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[23]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[24]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[25]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[26]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[27]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[28]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[29]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[30]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_output[31]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[5]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[6]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[8]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[9]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[11]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[13]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[14]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[17]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[18]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[19]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[21]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[22]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[23]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[24]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[25]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[26]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[27]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[28]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[29]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[30]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_DMEM_Output[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_RegWrite_Output	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_OperationOutput[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_OperationOutput[1]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_OperationOutput[2]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_OperationOutput[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_MemToReg_Output	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[2]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[4]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[5]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[8]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[10]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[13]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[15]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[16]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[17]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[18]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[19]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[20]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[21]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[23]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[24]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[25]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[26]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[27]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[28]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[29]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[30]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTR_Output[31]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[1]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[4]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[7]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[9]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[12]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[13]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[15]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[16]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[17]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[18]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[19]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[20]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[21]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[22]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[23]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[24]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[25]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[26]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[27]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[28]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[29]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[30]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg1Data_Output[31]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[0]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[7]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[9]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[10]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[13]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[14]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[16]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[18]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[19]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[20]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[21]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[22]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[23]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[24]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[25]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[26]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[27]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[28]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[29]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[30]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_Reg2Data_Output[31]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[0]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[1]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[4]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[6]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[10]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[12]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[14]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[15]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[16]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[17]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[18]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[19]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[21]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[22]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[23]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[24]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[25]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[26]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[27]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[28]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[29]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[30]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DE_EX_SEX_Output[31]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_A_Output[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_A_Output[1]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_B_Output[0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_B_Output[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[1]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[10]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[12]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[15]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[16]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[17]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[18]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[19]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[20]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[21]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[22]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[23]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[24]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[25]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[26]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[27]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[28]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[29]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[30]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- WritebackDataOutput[31]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_OVERFLOW	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Pipeline	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF P3_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RST : std_logic;
SIGNAL ww_Pipeline : std_logic;
SIGNAL ww_BonusEnable : std_logic;
SIGNAL ww_branchEnableOutput : std_logic;
SIGNAL ww_PC_output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_WB_DMEM_Output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_WB_RegWrite_Output : std_logic;
SIGNAL ww_ALU_OperationOutput : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_MEM_WB_MemToReg_Output : std_logic;
SIGNAL ww_INSTR_Output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DE_EX_Reg1Data_Output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DE_EX_Reg2Data_Output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DE_EX_SEX_Output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_FWD_A_Output : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_FWD_B_Output : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_WritebackDataOutput : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_OVERFLOW : std_logic;
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RST~input_o\ : std_logic;
SIGNAL \BonusEnable~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \branchEnableOutput~output_o\ : std_logic;
SIGNAL \PC_output[0]~output_o\ : std_logic;
SIGNAL \PC_output[1]~output_o\ : std_logic;
SIGNAL \PC_output[2]~output_o\ : std_logic;
SIGNAL \PC_output[3]~output_o\ : std_logic;
SIGNAL \PC_output[4]~output_o\ : std_logic;
SIGNAL \PC_output[5]~output_o\ : std_logic;
SIGNAL \PC_output[6]~output_o\ : std_logic;
SIGNAL \PC_output[7]~output_o\ : std_logic;
SIGNAL \PC_output[8]~output_o\ : std_logic;
SIGNAL \PC_output[9]~output_o\ : std_logic;
SIGNAL \PC_output[10]~output_o\ : std_logic;
SIGNAL \PC_output[11]~output_o\ : std_logic;
SIGNAL \PC_output[12]~output_o\ : std_logic;
SIGNAL \PC_output[13]~output_o\ : std_logic;
SIGNAL \PC_output[14]~output_o\ : std_logic;
SIGNAL \PC_output[15]~output_o\ : std_logic;
SIGNAL \PC_output[16]~output_o\ : std_logic;
SIGNAL \PC_output[17]~output_o\ : std_logic;
SIGNAL \PC_output[18]~output_o\ : std_logic;
SIGNAL \PC_output[19]~output_o\ : std_logic;
SIGNAL \PC_output[20]~output_o\ : std_logic;
SIGNAL \PC_output[21]~output_o\ : std_logic;
SIGNAL \PC_output[22]~output_o\ : std_logic;
SIGNAL \PC_output[23]~output_o\ : std_logic;
SIGNAL \PC_output[24]~output_o\ : std_logic;
SIGNAL \PC_output[25]~output_o\ : std_logic;
SIGNAL \PC_output[26]~output_o\ : std_logic;
SIGNAL \PC_output[27]~output_o\ : std_logic;
SIGNAL \PC_output[28]~output_o\ : std_logic;
SIGNAL \PC_output[29]~output_o\ : std_logic;
SIGNAL \PC_output[30]~output_o\ : std_logic;
SIGNAL \PC_output[31]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[0]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[1]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[2]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[5]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[6]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[7]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[8]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[9]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[10]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[11]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[12]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[13]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[14]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[15]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[16]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[17]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[18]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[19]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[20]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[21]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[22]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[23]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[24]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[25]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[26]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[27]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[28]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[29]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[30]~output_o\ : std_logic;
SIGNAL \MEM_WB_DMEM_Output[31]~output_o\ : std_logic;
SIGNAL \MEM_WB_RegWrite_Output~output_o\ : std_logic;
SIGNAL \ALU_OperationOutput[0]~output_o\ : std_logic;
SIGNAL \ALU_OperationOutput[1]~output_o\ : std_logic;
SIGNAL \ALU_OperationOutput[2]~output_o\ : std_logic;
SIGNAL \ALU_OperationOutput[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_MemToReg_Output~output_o\ : std_logic;
SIGNAL \INSTR_Output[0]~output_o\ : std_logic;
SIGNAL \INSTR_Output[1]~output_o\ : std_logic;
SIGNAL \INSTR_Output[2]~output_o\ : std_logic;
SIGNAL \INSTR_Output[3]~output_o\ : std_logic;
SIGNAL \INSTR_Output[4]~output_o\ : std_logic;
SIGNAL \INSTR_Output[5]~output_o\ : std_logic;
SIGNAL \INSTR_Output[6]~output_o\ : std_logic;
SIGNAL \INSTR_Output[7]~output_o\ : std_logic;
SIGNAL \INSTR_Output[8]~output_o\ : std_logic;
SIGNAL \INSTR_Output[9]~output_o\ : std_logic;
SIGNAL \INSTR_Output[10]~output_o\ : std_logic;
SIGNAL \INSTR_Output[11]~output_o\ : std_logic;
SIGNAL \INSTR_Output[12]~output_o\ : std_logic;
SIGNAL \INSTR_Output[13]~output_o\ : std_logic;
SIGNAL \INSTR_Output[14]~output_o\ : std_logic;
SIGNAL \INSTR_Output[15]~output_o\ : std_logic;
SIGNAL \INSTR_Output[16]~output_o\ : std_logic;
SIGNAL \INSTR_Output[17]~output_o\ : std_logic;
SIGNAL \INSTR_Output[18]~output_o\ : std_logic;
SIGNAL \INSTR_Output[19]~output_o\ : std_logic;
SIGNAL \INSTR_Output[20]~output_o\ : std_logic;
SIGNAL \INSTR_Output[21]~output_o\ : std_logic;
SIGNAL \INSTR_Output[22]~output_o\ : std_logic;
SIGNAL \INSTR_Output[23]~output_o\ : std_logic;
SIGNAL \INSTR_Output[24]~output_o\ : std_logic;
SIGNAL \INSTR_Output[25]~output_o\ : std_logic;
SIGNAL \INSTR_Output[26]~output_o\ : std_logic;
SIGNAL \INSTR_Output[27]~output_o\ : std_logic;
SIGNAL \INSTR_Output[28]~output_o\ : std_logic;
SIGNAL \INSTR_Output[29]~output_o\ : std_logic;
SIGNAL \INSTR_Output[30]~output_o\ : std_logic;
SIGNAL \INSTR_Output[31]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[0]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[1]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[2]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[3]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[4]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[5]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[6]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[7]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[8]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[9]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[10]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[11]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[12]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[13]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[14]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[15]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[16]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[17]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[18]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[19]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[20]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[21]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[22]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[23]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[24]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[25]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[26]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[27]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[28]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[29]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[30]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg1Data_Output[31]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[0]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[1]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[2]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[3]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[4]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[5]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[6]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[7]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[8]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[9]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[10]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[11]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[12]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[13]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[14]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[15]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[16]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[17]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[18]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[19]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[20]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[21]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[22]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[23]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[24]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[25]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[26]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[27]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[28]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[29]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[30]~output_o\ : std_logic;
SIGNAL \DE_EX_Reg2Data_Output[31]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[0]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[1]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[2]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[3]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[4]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[5]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[6]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[7]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[8]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[9]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[10]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[11]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[12]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[13]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[14]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[15]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[16]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[17]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[18]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[19]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[20]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[21]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[22]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[23]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[24]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[25]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[26]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[27]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[28]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[29]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[30]~output_o\ : std_logic;
SIGNAL \DE_EX_SEX_Output[31]~output_o\ : std_logic;
SIGNAL \FWD_A_Output[0]~output_o\ : std_logic;
SIGNAL \FWD_A_Output[1]~output_o\ : std_logic;
SIGNAL \FWD_B_Output[0]~output_o\ : std_logic;
SIGNAL \FWD_B_Output[1]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[0]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[1]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[2]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[3]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[4]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[5]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[6]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[7]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[8]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[9]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[10]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[11]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[12]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[13]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[14]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[15]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[16]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[17]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[18]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[19]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[20]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[21]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[22]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[23]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[24]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[25]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[26]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[27]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[28]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[29]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[30]~output_o\ : std_logic;
SIGNAL \WritebackDataOutput[31]~output_o\ : std_logic;
SIGNAL \ALU_OVERFLOW~output_o\ : std_logic;
SIGNAL \Pipeline~input_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[2]~1\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[3]~3\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[4]~5\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[5]~7\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[6]~9\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[7]~10_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~4_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~5_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~0_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~1_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~2_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|ALUSrc~1_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|ALUSrc~2_combout\ : std_logic;
SIGNAL \DUT_STALL|MemRead_OUT~0_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_MemRead_OUT~q\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~3_combout\ : std_logic;
SIGNAL \DUT_HAZARD|stall~6_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[7]~8_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|ALUSrc~0_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|Jump~0_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[7]~7_combout\ : std_logic;
SIGNAL \DUT_STALL|ALUOp_OUT[1]~0_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|RegWrite~0_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|RegWrite~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~12_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\ : std_logic;
SIGNAL \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~30_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~28_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~20_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~31_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~29_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~36_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~38_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~39_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~37_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~34_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~32_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~35_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~33_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~25_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~27_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~26_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~24_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~22_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~23_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~21_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_DECODER|Decoder0~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|Equal3~0_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[0]~7_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[0]~8_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[3]~3_combout\ : std_logic;
SIGNAL \DUT_STALL|ALUOp_OUT[0]~1_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[3]~4_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|Equal6~0_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|Equal6~1_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[3]~6_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[0]~10_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[2]~11_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|Equal10~0_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[2]~9_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[2]~12_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal0~0_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal0~1_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal0~2_combout\ : std_logic;
SIGNAL \DUT_STALL|RegWrite_OUT~0_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_RegWrite_OUT~q\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\ : std_logic;
SIGNAL \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder_combout\ : std_logic;
SIGNAL \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\ : std_logic;
SIGNAL \DUT_FWD|FWD_A_ALU_SEL[0]~2_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_A_ALU_SEL[0]~1_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_A_ALU_SEL[0]~0_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[6]~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[5]~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[3]~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~18_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[2]~13_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[1]~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[0]~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[0]~15_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~32\ : std_logic;
SIGNAL \DUT_ALU|Add0~34\ : std_logic;
SIGNAL \DUT_ALU|Add0~35_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~31\ : std_logic;
SIGNAL \DUT_ALU|Add1~33\ : std_logic;
SIGNAL \DUT_ALU|Add1~34_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux30~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[2]~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~35\ : std_logic;
SIGNAL \DUT_ALU|Add1~36_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux29~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~36\ : std_logic;
SIGNAL \DUT_ALU|Add0~37_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux29~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux29~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[3]~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~38\ : std_logic;
SIGNAL \DUT_ALU|Add0~39_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~37\ : std_logic;
SIGNAL \DUT_ALU|Add1~38_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux28~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux28~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux28~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[4]~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[4]~11_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~39\ : std_logic;
SIGNAL \DUT_ALU|Add1~40_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~40\ : std_logic;
SIGNAL \DUT_ALU|Add0~41_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux27~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[5]~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~41\ : std_logic;
SIGNAL \DUT_ALU|Add1~42_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~42\ : std_logic;
SIGNAL \DUT_ALU|Add0~43_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux26~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[6]~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~43\ : std_logic;
SIGNAL \DUT_ALU|Add1~44_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~44\ : std_logic;
SIGNAL \DUT_ALU|Add0~45_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux25~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[6]~8_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[5]~6_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[4]~4_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[3]~2_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[2]~0_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[2]~1\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[3]~3\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[4]~5\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[5]~7\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[6]~9\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[7]~10_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[7]~17_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[7]~18_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[7]~19_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[6]~8_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[6]~14_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[6]~15_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[6]~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[1]~14_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~33_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~32_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux31~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux31~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux31~2_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[14]~1_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[14]~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~8_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~9_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~18_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[13]~2_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[12]~3_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~8_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[11]~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~5_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[9]~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[8]~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~45\ : std_logic;
SIGNAL \DUT_ALU|Add1~46_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~46\ : std_logic;
SIGNAL \DUT_ALU|Add0~47_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux24~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[8]~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~48\ : std_logic;
SIGNAL \DUT_ALU|Add0~49_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~47\ : std_logic;
SIGNAL \DUT_ALU|Add1~48_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux23~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux23~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux23~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[9]~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~49\ : std_logic;
SIGNAL \DUT_ALU|Add1~50_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux22~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~50\ : std_logic;
SIGNAL \DUT_ALU|Add0~51_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux22~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux22~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[10]~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[10]~5_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~52\ : std_logic;
SIGNAL \DUT_ALU|Add0~53_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~51\ : std_logic;
SIGNAL \DUT_ALU|Add1~52_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux21~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux21~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux21~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[11]~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~54\ : std_logic;
SIGNAL \DUT_ALU|Add0~55_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~53\ : std_logic;
SIGNAL \DUT_ALU|Add1~54_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux20~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux20~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux20~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[12]~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~55\ : std_logic;
SIGNAL \DUT_ALU|Add1~56_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux19~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~56\ : std_logic;
SIGNAL \DUT_ALU|Add0~57_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux19~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux19~2_combout\ : std_logic;
SIGNAL \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[13]~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~57\ : std_logic;
SIGNAL \DUT_ALU|Add1~58_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~3_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~58\ : std_logic;
SIGNAL \DUT_ALU|Add0~59_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~4_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~5_combout\ : std_logic;
SIGNAL \DUT_SEX|OUTPUT[31]~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~11_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ : std_logic;
SIGNAL \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[28]~28_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~19_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~9_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~11_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[21]~21_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~11_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~11_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~15_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~8_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~9_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~9_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~18_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[15]~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~11_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~60\ : std_logic;
SIGNAL \DUT_ALU|Add0~61_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~59\ : std_logic;
SIGNAL \DUT_ALU|Add1~60_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux17~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux17~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux17~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~62\ : std_logic;
SIGNAL \DUT_ALU|Add0~63_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~61\ : std_logic;
SIGNAL \DUT_ALU|Add1~62_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux16~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux16~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux16~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[16]~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~64\ : std_logic;
SIGNAL \DUT_ALU|Add0~65_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~63\ : std_logic;
SIGNAL \DUT_ALU|Add1~64_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux15~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux15~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux15~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[17]~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~66\ : std_logic;
SIGNAL \DUT_ALU|Add0~67_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~65\ : std_logic;
SIGNAL \DUT_ALU|Add1~66_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux14~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux14~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux14~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[18]~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~68\ : std_logic;
SIGNAL \DUT_ALU|Add0~69_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~67\ : std_logic;
SIGNAL \DUT_ALU|Add1~68_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux13~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux13~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux13~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[19]~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~69\ : std_logic;
SIGNAL \DUT_ALU|Add1~70_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux12~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~70\ : std_logic;
SIGNAL \DUT_ALU|Add0~71_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux12~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux12~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[20]~20_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~71\ : std_logic;
SIGNAL \DUT_ALU|Add1~72_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux11~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~72\ : std_logic;
SIGNAL \DUT_ALU|Add0~73_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux11~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux11~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~74\ : std_logic;
SIGNAL \DUT_ALU|Add0~75_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~73\ : std_logic;
SIGNAL \DUT_ALU|Add1~74_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux10~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[22]~22_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~75\ : std_logic;
SIGNAL \DUT_ALU|Add1~76_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~76\ : std_logic;
SIGNAL \DUT_ALU|Add0~77_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux9~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[23]~23_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~77\ : std_logic;
SIGNAL \DUT_ALU|Add1~78_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~78\ : std_logic;
SIGNAL \DUT_ALU|Add0~79_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux8~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[24]~24_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~80\ : std_logic;
SIGNAL \DUT_ALU|Add0~81_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~79\ : std_logic;
SIGNAL \DUT_ALU|Add1~80_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux7~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[25]~25_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~82\ : std_logic;
SIGNAL \DUT_ALU|Add0~83_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~81\ : std_logic;
SIGNAL \DUT_ALU|Add1~82_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux6~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[26]~26_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~83\ : std_logic;
SIGNAL \DUT_ALU|Add1~84_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~84\ : std_logic;
SIGNAL \DUT_ALU|Add0~85_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux5~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[27]~27_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~85\ : std_logic;
SIGNAL \DUT_ALU|Add1~86_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~86\ : std_logic;
SIGNAL \DUT_ALU|Add0~87_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux4~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~88\ : std_logic;
SIGNAL \DUT_ALU|Add0~89_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~87\ : std_logic;
SIGNAL \DUT_ALU|Add1~88_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux3~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[29]~29_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~90\ : std_logic;
SIGNAL \DUT_ALU|Add0~91_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~89\ : std_logic;
SIGNAL \DUT_ALU|Add1~90_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux2~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[30]~30_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~92\ : std_logic;
SIGNAL \DUT_ALU|Add0~93_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~91\ : std_logic;
SIGNAL \DUT_ALU|Add1~92_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux1~2_combout\ : std_logic;
SIGNAL \DUT_WB_MUX|OUTPUT[31]~31_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\ : std_logic;
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~13_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~15_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~18_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~11_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~19_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~8_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~1_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~3_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~5_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~9_combout\ : std_logic;
SIGNAL \DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\ : std_logic;
SIGNAL \DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux1~3_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~8_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~9_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~4_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~5_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~6_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~7_combout\ : std_logic;
SIGNAL \DUT_ALU|Equal0~10_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\ : std_logic;
SIGNAL \DUT_PC|PC_OUT[19]~1_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[5]~6_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[5]~11_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[5]~12_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[5]~13_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[4]~4_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[4]~8_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[4]~9_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[4]~10_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[3]~2_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[3]~5_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[3]~6_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[3]~7_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[2]~0_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[2]~2_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[2]~3_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[2]~4_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|Equal0~0_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|Jump~1_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[1]~1_combout\ : std_logic;
SIGNAL \DUT_PC|PC_OUT[0]~0_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|Equal13~0_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[1]~1_combout\ : std_logic;
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL[1]~2_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux18~2_combout\ : std_logic;
SIGNAL \DUT_ALU|Add0~31_combout\ : std_logic;
SIGNAL \DUT_ALU|Add1~30_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux32~0_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux32~1_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux32~2_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[0]~0_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ : std_logic;
SIGNAL \DUT_CTRL_UNIT|Equal4~0_combout\ : std_logic;
SIGNAL \branchEnableOutput~0_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[7]~11\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[8]~12_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[7]~11\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[8]~12_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[8]~20_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[8]~21_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[8]~22_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[8]~13\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[9]~14_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[8]~13\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[9]~14_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[9]~23_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[9]~24_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[9]~25_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[9]~15\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[10]~16_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[9]~15\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[10]~16_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[10]~26_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[10]~27_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[10]~28_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[10]~17\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[11]~18_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[10]~17\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[11]~18_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[11]~29_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[11]~30_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[11]~31_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[11]~19\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[12]~20_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[11]~19\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[12]~20_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[12]~32_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[12]~33_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[12]~34_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[12]~21\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[13]~22_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[12]~21\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[13]~22_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[13]~35_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[13]~36_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[13]~37_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[13]~23\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[14]~24_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[13]~23\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[14]~24_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[14]~38_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[14]~39_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[14]~40_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[14]~25\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[15]~26_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[14]~25\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[15]~26_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[15]~41_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[15]~42_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[15]~43_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[15]~27\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[16]~28_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[15]~27\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[16]~28_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[16]~44_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[16]~45_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[16]~46_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[16]~29\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[17]~30_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[16]~29\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[17]~30_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[17]~47_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[17]~48_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[17]~49_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[17]~31\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[18]~32_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[17]~31\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[18]~32_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[18]~50_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[18]~51_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[18]~52_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[18]~33\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[19]~34_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[18]~33\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[19]~34_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[19]~53_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[19]~54_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[19]~55_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[19]~35\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[20]~36_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[19]~35\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[20]~36_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[20]~56_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[20]~57_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[20]~58_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[20]~37\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[21]~38_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[20]~37\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[21]~38_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[21]~59_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[21]~60_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[21]~61_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[21]~39\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[22]~40_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[21]~39\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[22]~40_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[22]~62_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[22]~63_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[22]~64_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[22]~41\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[23]~42_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[22]~41\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[23]~42_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[23]~65_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[23]~66_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[23]~67_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[23]~43\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[24]~44_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[23]~43\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[24]~44_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[24]~68_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[24]~69_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[24]~70_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[24]~45\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[25]~46_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[24]~45\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[25]~46_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[25]~71_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[25]~72_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[25]~73_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[25]~47\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[26]~48_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[25]~47\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[26]~48_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[26]~74_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[26]~75_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[26]~76_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[26]~49\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[27]~50_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[26]~49\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[27]~50_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[27]~77_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[27]~78_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[27]~79_combout\ : std_logic;
SIGNAL \DUT_PC|PC_OUT[31]~4_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[27]~51\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[28]~52_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[27]~51\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[28]~52_combout\ : std_logic;
SIGNAL \DUT_PC|PC_OUT[31]~2_combout\ : std_logic;
SIGNAL \DUT_PC|PC_OUT[31]~3_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[28]~80_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[28]~81_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[28]~53\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[29]~54_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[28]~53\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[29]~54_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[29]~82_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[29]~83_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[29]~55\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[30]~56_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[29]~55\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[30]~56_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[30]~84_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[30]~85_combout\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[30]~57\ : std_logic;
SIGNAL \DUT_PC_ADD4|PC_OUT[31]~58_combout\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[30]~57\ : std_logic;
SIGNAL \DUT_BRANCH_ADDER|OUTPUT[31]~58_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[31]~86_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder_combout\ : std_logic;
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder_combout\ : std_logic;
SIGNAL \DUT_JUMP_MUX|OUTPUT[31]~87_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_A_ALU_SEL[1]~3_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_B_ALU_SEL[0]~0_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal1~0_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal1~1_combout\ : std_logic;
SIGNAL \DUT_FWD|Equal1~2_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_B_ALU_SEL[0]~2_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_B_ALU_SEL[0]~1_combout\ : std_logic;
SIGNAL \DUT_FWD|FWD_B_ALU_SEL[1]~3_combout\ : std_logic;
SIGNAL \DUT_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \DUT_IF_DE_REG|IF_DE_PC_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_ALU_CONTROL|ALU_CONTROL\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DUT_EX_MEM_REG|EX_MEM_PC_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_FUNC_OUT\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_RD_OUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_PC_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:31:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:19:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:4:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:27:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:23:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:16:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_FWD|FWD_B_ALU_SEL\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:20:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:24:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_IF_DE_REG|IF_DE_INSTR_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:21:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:17:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:6:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:29:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:26:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:18:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:7:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:22:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_SEX_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:30:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:5:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_RS_OUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:28:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:9:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:10:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:8:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:1:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:2:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_PC|PC_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_MEM_WB_REG|MEM_WB_RD_OUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:14:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:0:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:15:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_EX_MEM_REG|EX_MEM_RD_OUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_FWD|FWD_A_ALU_SEL\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:3:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_IMEM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:13:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:12:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:11:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_REG|GEN_INS:25:REGX|REG_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_RT_OUT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_branchEnableOutput~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
ww_RST <= RST;
ww_Pipeline <= Pipeline;
ww_BonusEnable <= BonusEnable;
branchEnableOutput <= ww_branchEnableOutput;
PC_output <= ww_PC_output;
MEM_WB_DMEM_Output <= ww_MEM_WB_DMEM_Output;
MEM_WB_RegWrite_Output <= ww_MEM_WB_RegWrite_Output;
ALU_OperationOutput <= ww_ALU_OperationOutput;
MEM_WB_MemToReg_Output <= ww_MEM_WB_MemToReg_Output;
INSTR_Output <= ww_INSTR_Output;
DE_EX_Reg1Data_Output <= ww_DE_EX_Reg1Data_Output;
DE_EX_Reg2Data_Output <= ww_DE_EX_Reg2Data_Output;
DE_EX_SEX_Output <= ww_DE_EX_SEX_Output;
FWD_A_Output <= ww_FWD_A_Output;
FWD_B_Output <= ww_FWD_B_Output;
WritebackDataOutput <= ww_WritebackDataOutput;
ALU_OVERFLOW <= ww_ALU_OVERFLOW;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\);

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\DUT_PC|PC_OUT\(7) & \DUT_PC|PC_OUT\(6) & \DUT_PC|PC_OUT\(5) & \DUT_PC|PC_OUT\(4) & \DUT_PC|PC_OUT\(3) & \DUT_PC|PC_OUT\(2) & \DUT_PC|PC_OUT\(1) & 
\DUT_PC|PC_OUT\(0));

\DUT_IMEM|altsyncram_component|auto_generated|q_a\(15) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\DUT_PC|PC_OUT\(7) & \DUT_PC|PC_OUT\(6) & \DUT_PC|PC_OUT\(5) & \DUT_PC|PC_OUT\(4) & \DUT_PC|PC_OUT\(3) & \DUT_PC|PC_OUT\(2) & \DUT_PC|PC_OUT\(1) & 
\DUT_PC|PC_OUT\(0));

\DUT_IMEM|altsyncram_component|auto_generated|q_a\(6) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(7) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(8) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(9) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(10) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(4);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(11) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(5);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(12) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(6);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(13) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(7);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(14) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(8);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(9);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(10);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(11);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(12);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(13);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(14);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(15);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(16);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(17);

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DUT_PC|PC_OUT\(7) & \DUT_PC|PC_OUT\(6) & \DUT_PC|PC_OUT\(5) & \DUT_PC|PC_OUT\(4) & \DUT_PC|PC_OUT\(3) & \DUT_PC|PC_OUT\(2) & \DUT_PC|PC_OUT\(1) & 
\DUT_PC|PC_OUT\(0));

\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(2) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(3) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(4) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(5) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(26) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(27) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(28) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(29) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(30) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DUT_IMEM|altsyncram_component|auto_generated|q_a\(31) <= \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DUT_ALU_CONTROL|ALU_CONTROL[3]~6_combout\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_branchEnableOutput~0_combout\ <= NOT \branchEnableOutput~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X26_Y39_N16
\branchEnableOutput~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_branchEnableOutput~0_combout\,
	devoe => ww_devoe,
	o => \branchEnableOutput~output_o\);

-- Location: IOOBUF_X51_Y0_N2
\PC_output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(0),
	devoe => ww_devoe,
	o => \PC_output[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N30
\PC_output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(1),
	devoe => ww_devoe,
	o => \PC_output[1]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\PC_output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(2),
	devoe => ww_devoe,
	o => \PC_output[2]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\PC_output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(3),
	devoe => ww_devoe,
	o => \PC_output[3]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\PC_output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(4),
	devoe => ww_devoe,
	o => \PC_output[4]~output_o\);

-- Location: IOOBUF_X36_Y0_N2
\PC_output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(5),
	devoe => ww_devoe,
	o => \PC_output[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\PC_output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(6),
	devoe => ww_devoe,
	o => \PC_output[6]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\PC_output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(7),
	devoe => ww_devoe,
	o => \PC_output[7]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\PC_output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(8),
	devoe => ww_devoe,
	o => \PC_output[8]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\PC_output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(9),
	devoe => ww_devoe,
	o => \PC_output[9]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\PC_output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(10),
	devoe => ww_devoe,
	o => \PC_output[10]~output_o\);

-- Location: IOOBUF_X18_Y0_N30
\PC_output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(11),
	devoe => ww_devoe,
	o => \PC_output[11]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\PC_output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(12),
	devoe => ww_devoe,
	o => \PC_output[12]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\PC_output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(13),
	devoe => ww_devoe,
	o => \PC_output[13]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\PC_output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(14),
	devoe => ww_devoe,
	o => \PC_output[14]~output_o\);

-- Location: IOOBUF_X26_Y39_N30
\PC_output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(15),
	devoe => ww_devoe,
	o => \PC_output[15]~output_o\);

-- Location: IOOBUF_X78_Y24_N2
\PC_output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(16),
	devoe => ww_devoe,
	o => \PC_output[16]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\PC_output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(17),
	devoe => ww_devoe,
	o => \PC_output[17]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\PC_output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(18),
	devoe => ww_devoe,
	o => \PC_output[18]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\PC_output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(19),
	devoe => ww_devoe,
	o => \PC_output[19]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\PC_output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(20),
	devoe => ww_devoe,
	o => \PC_output[20]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\PC_output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(21),
	devoe => ww_devoe,
	o => \PC_output[21]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\PC_output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(22),
	devoe => ww_devoe,
	o => \PC_output[22]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\PC_output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(23),
	devoe => ww_devoe,
	o => \PC_output[23]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\PC_output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(24),
	devoe => ww_devoe,
	o => \PC_output[24]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\PC_output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(25),
	devoe => ww_devoe,
	o => \PC_output[25]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\PC_output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(26),
	devoe => ww_devoe,
	o => \PC_output[26]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\PC_output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(27),
	devoe => ww_devoe,
	o => \PC_output[27]~output_o\);

-- Location: IOOBUF_X20_Y39_N16
\PC_output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(28),
	devoe => ww_devoe,
	o => \PC_output[28]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\PC_output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(29),
	devoe => ww_devoe,
	o => \PC_output[29]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\PC_output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(30),
	devoe => ww_devoe,
	o => \PC_output[30]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\PC_output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_PC|PC_OUT\(31),
	devoe => ww_devoe,
	o => \PC_output[31]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\MEM_WB_DMEM_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[0]~output_o\);

-- Location: IOOBUF_X78_Y16_N2
\MEM_WB_DMEM_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[1]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\MEM_WB_DMEM_Output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[2]~output_o\);

-- Location: IOOBUF_X78_Y43_N23
\MEM_WB_DMEM_Output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[3]~output_o\);

-- Location: IOOBUF_X51_Y54_N16
\MEM_WB_DMEM_Output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[4]~output_o\);

-- Location: IOOBUF_X0_Y37_N23
\MEM_WB_DMEM_Output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[5]~output_o\);

-- Location: IOOBUF_X78_Y15_N16
\MEM_WB_DMEM_Output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[6]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\MEM_WB_DMEM_Output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[7]~output_o\);

-- Location: IOOBUF_X0_Y37_N9
\MEM_WB_DMEM_Output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[8]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\MEM_WB_DMEM_Output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[9]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\MEM_WB_DMEM_Output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[10]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\MEM_WB_DMEM_Output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[11]~output_o\);

-- Location: IOOBUF_X78_Y15_N2
\MEM_WB_DMEM_Output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[12]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\MEM_WB_DMEM_Output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[13]~output_o\);

-- Location: IOOBUF_X56_Y54_N23
\MEM_WB_DMEM_Output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[14]~output_o\);

-- Location: IOOBUF_X46_Y54_N16
\MEM_WB_DMEM_Output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[15]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\MEM_WB_DMEM_Output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[16]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\MEM_WB_DMEM_Output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[17]~output_o\);

-- Location: IOOBUF_X66_Y54_N9
\MEM_WB_DMEM_Output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[18]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\MEM_WB_DMEM_Output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[19]~output_o\);

-- Location: IOOBUF_X54_Y54_N2
\MEM_WB_DMEM_Output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[20]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\MEM_WB_DMEM_Output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[21]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\MEM_WB_DMEM_Output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[22]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\MEM_WB_DMEM_Output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[23]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\MEM_WB_DMEM_Output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[24]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\MEM_WB_DMEM_Output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[25]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\MEM_WB_DMEM_Output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[26]~output_o\);

-- Location: IOOBUF_X46_Y54_N30
\MEM_WB_DMEM_Output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[27]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\MEM_WB_DMEM_Output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[28]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\MEM_WB_DMEM_Output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[29]~output_o\);

-- Location: IOOBUF_X0_Y36_N23
\MEM_WB_DMEM_Output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[30]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\MEM_WB_DMEM_Output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \MEM_WB_DMEM_Output[31]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\MEM_WB_RegWrite_Output~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\,
	devoe => ww_devoe,
	o => \MEM_WB_RegWrite_Output~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\ALU_OperationOutput[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	devoe => ww_devoe,
	o => \ALU_OperationOutput[0]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\ALU_OperationOutput[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	devoe => ww_devoe,
	o => \ALU_OperationOutput[1]~output_o\);

-- Location: IOOBUF_X40_Y0_N9
\ALU_OperationOutput[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	devoe => ww_devoe,
	o => \ALU_OperationOutput[2]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\ALU_OperationOutput[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ALU_OperationOutput[3]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\MEM_WB_MemToReg_Output~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \MEM_WB_MemToReg_Output~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\INSTR_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \INSTR_Output[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\INSTR_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \INSTR_Output[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\INSTR_Output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \INSTR_Output[2]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\INSTR_Output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \INSTR_Output[3]~output_o\);

-- Location: IOOBUF_X20_Y0_N30
\INSTR_Output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \INSTR_Output[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\INSTR_Output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \INSTR_Output[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\INSTR_Output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \INSTR_Output[6]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\INSTR_Output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \INSTR_Output[7]~output_o\);

-- Location: IOOBUF_X51_Y0_N30
\INSTR_Output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \INSTR_Output[8]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\INSTR_Output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \INSTR_Output[9]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\INSTR_Output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \INSTR_Output[10]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\INSTR_Output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \INSTR_Output[11]~output_o\);

-- Location: IOOBUF_X58_Y0_N16
\INSTR_Output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \INSTR_Output[12]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\INSTR_Output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \INSTR_Output[13]~output_o\);

-- Location: IOOBUF_X56_Y0_N30
\INSTR_Output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \INSTR_Output[14]~output_o\);

-- Location: IOOBUF_X78_Y15_N9
\INSTR_Output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \INSTR_Output[15]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\INSTR_Output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \INSTR_Output[16]~output_o\);

-- Location: IOOBUF_X31_Y39_N2
\INSTR_Output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \INSTR_Output[17]~output_o\);

-- Location: IOOBUF_X78_Y29_N16
\INSTR_Output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \INSTR_Output[18]~output_o\);

-- Location: IOOBUF_X78_Y21_N2
\INSTR_Output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \INSTR_Output[19]~output_o\);

-- Location: IOOBUF_X78_Y20_N9
\INSTR_Output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \INSTR_Output[20]~output_o\);

-- Location: IOOBUF_X34_Y39_N23
\INSTR_Output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \INSTR_Output[21]~output_o\);

-- Location: IOOBUF_X36_Y39_N23
\INSTR_Output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \INSTR_Output[22]~output_o\);

-- Location: IOOBUF_X36_Y39_N30
\INSTR_Output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \INSTR_Output[23]~output_o\);

-- Location: IOOBUF_X78_Y30_N16
\INSTR_Output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \INSTR_Output[24]~output_o\);

-- Location: IOOBUF_X58_Y0_N2
\INSTR_Output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \INSTR_Output[25]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\INSTR_Output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \INSTR_Output[26]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\INSTR_Output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \INSTR_Output[27]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\INSTR_Output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \INSTR_Output[28]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\INSTR_Output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \INSTR_Output[29]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\INSTR_Output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \INSTR_Output[30]~output_o\);

-- Location: IOOBUF_X31_Y0_N30
\INSTR_Output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \INSTR_Output[31]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\DE_EX_Reg1Data_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(0),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[0]~output_o\);

-- Location: IOOBUF_X40_Y0_N30
\DE_EX_Reg1Data_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(1),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[1]~output_o\);

-- Location: IOOBUF_X78_Y23_N9
\DE_EX_Reg1Data_Output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(2),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\DE_EX_Reg1Data_Output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(3),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[3]~output_o\);

-- Location: IOOBUF_X78_Y25_N23
\DE_EX_Reg1Data_Output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(4),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[4]~output_o\);

-- Location: IOOBUF_X78_Y30_N9
\DE_EX_Reg1Data_Output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(5),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[5]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\DE_EX_Reg1Data_Output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(6),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[6]~output_o\);

-- Location: IOOBUF_X58_Y0_N9
\DE_EX_Reg1Data_Output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(7),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[7]~output_o\);

-- Location: IOOBUF_X78_Y18_N2
\DE_EX_Reg1Data_Output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(8),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[8]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\DE_EX_Reg1Data_Output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(9),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[9]~output_o\);

-- Location: IOOBUF_X51_Y0_N16
\DE_EX_Reg1Data_Output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(10),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[10]~output_o\);

-- Location: IOOBUF_X40_Y0_N2
\DE_EX_Reg1Data_Output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(11),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[11]~output_o\);

-- Location: IOOBUF_X26_Y39_N23
\DE_EX_Reg1Data_Output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(12),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[12]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\DE_EX_Reg1Data_Output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(13),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[13]~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\DE_EX_Reg1Data_Output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(14),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[14]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\DE_EX_Reg1Data_Output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(15),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[15]~output_o\);

-- Location: IOOBUF_X20_Y39_N2
\DE_EX_Reg1Data_Output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(16),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[16]~output_o\);

-- Location: IOOBUF_X49_Y54_N2
\DE_EX_Reg1Data_Output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(17),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[17]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\DE_EX_Reg1Data_Output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(18),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[18]~output_o\);

-- Location: IOOBUF_X78_Y24_N24
\DE_EX_Reg1Data_Output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(19),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[19]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\DE_EX_Reg1Data_Output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(20),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[20]~output_o\);

-- Location: IOOBUF_X78_Y18_N9
\DE_EX_Reg1Data_Output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(21),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N30
\DE_EX_Reg1Data_Output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(22),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[22]~output_o\);

-- Location: IOOBUF_X51_Y54_N23
\DE_EX_Reg1Data_Output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(23),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[23]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\DE_EX_Reg1Data_Output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(24),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[24]~output_o\);

-- Location: IOOBUF_X62_Y0_N30
\DE_EX_Reg1Data_Output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(25),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[25]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\DE_EX_Reg1Data_Output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(26),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[26]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\DE_EX_Reg1Data_Output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(27),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[27]~output_o\);

-- Location: IOOBUF_X78_Y17_N23
\DE_EX_Reg1Data_Output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(28),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[28]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\DE_EX_Reg1Data_Output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(29),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[29]~output_o\);

-- Location: IOOBUF_X78_Y20_N24
\DE_EX_Reg1Data_Output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(30),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[30]~output_o\);

-- Location: IOOBUF_X78_Y23_N23
\DE_EX_Reg1Data_Output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(31),
	devoe => ww_devoe,
	o => \DE_EX_Reg1Data_Output[31]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\DE_EX_Reg2Data_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(0),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[0]~output_o\);

-- Location: IOOBUF_X22_Y39_N23
\DE_EX_Reg2Data_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(1),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[1]~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\DE_EX_Reg2Data_Output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(2),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[2]~output_o\);

-- Location: IOOBUF_X22_Y39_N16
\DE_EX_Reg2Data_Output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(3),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[3]~output_o\);

-- Location: IOOBUF_X78_Y30_N23
\DE_EX_Reg2Data_Output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(4),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[4]~output_o\);

-- Location: IOOBUF_X31_Y39_N16
\DE_EX_Reg2Data_Output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(5),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[5]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\DE_EX_Reg2Data_Output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(6),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[6]~output_o\);

-- Location: IOOBUF_X0_Y26_N9
\DE_EX_Reg2Data_Output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(7),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[7]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\DE_EX_Reg2Data_Output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(8),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[8]~output_o\);

-- Location: IOOBUF_X78_Y29_N23
\DE_EX_Reg2Data_Output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(9),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[9]~output_o\);

-- Location: IOOBUF_X26_Y39_N9
\DE_EX_Reg2Data_Output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(10),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[10]~output_o\);

-- Location: IOOBUF_X22_Y39_N30
\DE_EX_Reg2Data_Output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(11),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[11]~output_o\);

-- Location: IOOBUF_X0_Y25_N9
\DE_EX_Reg2Data_Output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(12),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[12]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\DE_EX_Reg2Data_Output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(13),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[13]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\DE_EX_Reg2Data_Output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(14),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[14]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\DE_EX_Reg2Data_Output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(15),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[15]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\DE_EX_Reg2Data_Output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(16),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[16]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\DE_EX_Reg2Data_Output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(17),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[17]~output_o\);

-- Location: IOOBUF_X78_Y25_N9
\DE_EX_Reg2Data_Output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(18),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[18]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\DE_EX_Reg2Data_Output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(19),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[19]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\DE_EX_Reg2Data_Output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(20),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[20]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\DE_EX_Reg2Data_Output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(21),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[21]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DE_EX_Reg2Data_Output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(22),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[22]~output_o\);

-- Location: IOOBUF_X31_Y39_N30
\DE_EX_Reg2Data_Output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(23),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[23]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\DE_EX_Reg2Data_Output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(24),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[24]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\DE_EX_Reg2Data_Output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(25),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[25]~output_o\);

-- Location: IOOBUF_X51_Y0_N9
\DE_EX_Reg2Data_Output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(26),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[26]~output_o\);

-- Location: IOOBUF_X78_Y21_N23
\DE_EX_Reg2Data_Output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(27),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[27]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\DE_EX_Reg2Data_Output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(28),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[28]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\DE_EX_Reg2Data_Output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(29),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[29]~output_o\);

-- Location: IOOBUF_X78_Y17_N9
\DE_EX_Reg2Data_Output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(30),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[30]~output_o\);

-- Location: IOOBUF_X78_Y21_N9
\DE_EX_Reg2Data_Output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(31),
	devoe => ww_devoe,
	o => \DE_EX_Reg2Data_Output[31]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\DE_EX_SEX_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(0),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[0]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\DE_EX_SEX_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(1),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[1]~output_o\);

-- Location: IOOBUF_X24_Y39_N23
\DE_EX_SEX_Output[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(2),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[2]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\DE_EX_SEX_Output[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(3),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[3]~output_o\);

-- Location: IOOBUF_X0_Y26_N2
\DE_EX_SEX_Output[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(4),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[4]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\DE_EX_SEX_Output[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(5),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[5]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\DE_EX_SEX_Output[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(6),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[6]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\DE_EX_SEX_Output[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(7),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[7]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\DE_EX_SEX_Output[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(8),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[8]~output_o\);

-- Location: IOOBUF_X24_Y39_N30
\DE_EX_SEX_Output[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(9),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[9]~output_o\);

-- Location: IOOBUF_X29_Y39_N2
\DE_EX_SEX_Output[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(10),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[10]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\DE_EX_SEX_Output[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(11),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[11]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\DE_EX_SEX_Output[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(12),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[12]~output_o\);

-- Location: IOOBUF_X24_Y39_N9
\DE_EX_SEX_Output[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(13),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[13]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\DE_EX_SEX_Output[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(14),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[14]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\DE_EX_SEX_Output[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(15),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[15]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\DE_EX_SEX_Output[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(16),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[16]~output_o\);

-- Location: IOOBUF_X78_Y36_N9
\DE_EX_SEX_Output[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(17),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[17]~output_o\);

-- Location: IOOBUF_X78_Y33_N23
\DE_EX_SEX_Output[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(18),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[18]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\DE_EX_SEX_Output[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(19),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[19]~output_o\);

-- Location: IOOBUF_X51_Y0_N23
\DE_EX_SEX_Output[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(20),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[20]~output_o\);

-- Location: IOOBUF_X78_Y35_N9
\DE_EX_SEX_Output[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(21),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[21]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\DE_EX_SEX_Output[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(22),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[22]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\DE_EX_SEX_Output[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(23),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[23]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\DE_EX_SEX_Output[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(24),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[24]~output_o\);

-- Location: IOOBUF_X78_Y33_N16
\DE_EX_SEX_Output[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(25),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[25]~output_o\);

-- Location: IOOBUF_X78_Y36_N16
\DE_EX_SEX_Output[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(26),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[26]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\DE_EX_SEX_Output[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(27),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[27]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\DE_EX_SEX_Output[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(28),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[28]~output_o\);

-- Location: IOOBUF_X78_Y37_N2
\DE_EX_SEX_Output[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(29),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[29]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\DE_EX_SEX_Output[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(30),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[30]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\DE_EX_SEX_Output[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(31),
	devoe => ww_devoe,
	o => \DE_EX_SEX_Output[31]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\FWD_A_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_FWD|FWD_A_ALU_SEL\(0),
	devoe => ww_devoe,
	o => \FWD_A_Output[0]~output_o\);

-- Location: IOOBUF_X62_Y0_N9
\FWD_A_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_FWD|FWD_A_ALU_SEL[1]~3_combout\,
	devoe => ww_devoe,
	o => \FWD_A_Output[1]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\FWD_B_Output[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_FWD|FWD_B_ALU_SEL\(0),
	devoe => ww_devoe,
	o => \FWD_B_Output[0]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\FWD_B_Output[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_FWD|FWD_B_ALU_SEL[1]~3_combout\,
	devoe => ww_devoe,
	o => \FWD_B_Output[1]~output_o\);

-- Location: IOOBUF_X58_Y0_N23
\WritebackDataOutput[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[0]~output_o\);

-- Location: IOOBUF_X78_Y20_N2
\WritebackDataOutput[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[1]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\WritebackDataOutput[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[2]~output_o\);

-- Location: IOOBUF_X24_Y39_N2
\WritebackDataOutput[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[3]~output_o\);

-- Location: IOOBUF_X34_Y39_N9
\WritebackDataOutput[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[4]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\WritebackDataOutput[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[5]~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\WritebackDataOutput[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[6]~output_o\);

-- Location: IOOBUF_X26_Y39_N2
\WritebackDataOutput[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[7]~output_o\);

-- Location: IOOBUF_X36_Y39_N16
\WritebackDataOutput[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[8]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\WritebackDataOutput[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[9]~output_o\);

-- Location: IOOBUF_X78_Y24_N9
\WritebackDataOutput[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[10]~output_o\);

-- Location: IOOBUF_X31_Y39_N9
\WritebackDataOutput[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[11]~output_o\);

-- Location: IOOBUF_X78_Y23_N16
\WritebackDataOutput[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[12]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\WritebackDataOutput[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[13]~output_o\);

-- Location: IOOBUF_X34_Y39_N16
\WritebackDataOutput[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[14]~output_o\);

-- Location: IOOBUF_X34_Y39_N30
\WritebackDataOutput[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[15]~output_o\);

-- Location: IOOBUF_X49_Y54_N16
\WritebackDataOutput[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[16]~output_o\);

-- Location: IOOBUF_X29_Y39_N16
\WritebackDataOutput[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[17]~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\WritebackDataOutput[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[18]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\WritebackDataOutput[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[19]~output_o\);

-- Location: IOOBUF_X78_Y30_N2
\WritebackDataOutput[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[20]~output_o\);

-- Location: IOOBUF_X78_Y31_N16
\WritebackDataOutput[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[21]~output_o\);

-- Location: IOOBUF_X78_Y23_N2
\WritebackDataOutput[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[22]~output_o\);

-- Location: IOOBUF_X60_Y54_N30
\WritebackDataOutput[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[23]~output_o\);

-- Location: IOOBUF_X78_Y25_N2
\WritebackDataOutput[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[24]~output_o\);

-- Location: IOOBUF_X78_Y21_N16
\WritebackDataOutput[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[25]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\WritebackDataOutput[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[26]~output_o\);

-- Location: IOOBUF_X78_Y29_N9
\WritebackDataOutput[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[27]~output_o\);

-- Location: IOOBUF_X56_Y54_N16
\WritebackDataOutput[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[28]~output_o\);

-- Location: IOOBUF_X78_Y25_N16
\WritebackDataOutput[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[29]~output_o\);

-- Location: IOOBUF_X78_Y20_N16
\WritebackDataOutput[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[30]~output_o\);

-- Location: IOOBUF_X78_Y24_N16
\WritebackDataOutput[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	devoe => ww_devoe,
	o => \WritebackDataOutput[31]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\ALU_OVERFLOW~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DUT_ALU|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ALU_OVERFLOW~output_o\);

-- Location: IOIBUF_X31_Y0_N22
\Pipeline~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Pipeline,
	o => \Pipeline~input_o\);

-- Location: IOIBUF_X0_Y18_N15
\CLK~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: LCCOMB_X40_Y33_N8
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: CLKCTRL_G3
\CLK~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: M9K_X33_Y18_N0
\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000250000000000000000200000000000000008C8000000000000000105000000000000000209000000000000000200000000000000000200000000000000000204000000000000000208",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IMEM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK~input_o\,
	portadatain => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y22_N2
\DUT_PC_ADD4|PC_OUT[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[2]~0_combout\ = \DUT_PC|PC_OUT\(2) $ (VCC)
-- \DUT_PC_ADD4|PC_OUT[2]~1\ = CARRY(\DUT_PC|PC_OUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(2),
	datad => VCC,
	combout => \DUT_PC_ADD4|PC_OUT[2]~0_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[2]~1\);

-- Location: LCCOMB_X39_Y22_N4
\DUT_PC_ADD4|PC_OUT[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[3]~2_combout\ = (\DUT_PC|PC_OUT\(3) & (!\DUT_PC_ADD4|PC_OUT[2]~1\)) # (!\DUT_PC|PC_OUT\(3) & ((\DUT_PC_ADD4|PC_OUT[2]~1\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[3]~3\ = CARRY((!\DUT_PC_ADD4|PC_OUT[2]~1\) # (!\DUT_PC|PC_OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(3),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[2]~1\,
	combout => \DUT_PC_ADD4|PC_OUT[3]~2_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[3]~3\);

-- Location: LCCOMB_X39_Y22_N6
\DUT_PC_ADD4|PC_OUT[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[4]~4_combout\ = (\DUT_PC|PC_OUT\(4) & (\DUT_PC_ADD4|PC_OUT[3]~3\ $ (GND))) # (!\DUT_PC|PC_OUT\(4) & (!\DUT_PC_ADD4|PC_OUT[3]~3\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[4]~5\ = CARRY((\DUT_PC|PC_OUT\(4) & !\DUT_PC_ADD4|PC_OUT[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(4),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[3]~3\,
	combout => \DUT_PC_ADD4|PC_OUT[4]~4_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[4]~5\);

-- Location: LCCOMB_X39_Y22_N8
\DUT_PC_ADD4|PC_OUT[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[5]~6_combout\ = (\DUT_PC|PC_OUT\(5) & (!\DUT_PC_ADD4|PC_OUT[4]~5\)) # (!\DUT_PC|PC_OUT\(5) & ((\DUT_PC_ADD4|PC_OUT[4]~5\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[5]~7\ = CARRY((!\DUT_PC_ADD4|PC_OUT[4]~5\) # (!\DUT_PC|PC_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(5),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[4]~5\,
	combout => \DUT_PC_ADD4|PC_OUT[5]~6_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[5]~7\);

-- Location: LCCOMB_X39_Y22_N10
\DUT_PC_ADD4|PC_OUT[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[6]~8_combout\ = (\DUT_PC|PC_OUT\(6) & (\DUT_PC_ADD4|PC_OUT[5]~7\ $ (GND))) # (!\DUT_PC|PC_OUT\(6) & (!\DUT_PC_ADD4|PC_OUT[5]~7\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[6]~9\ = CARRY((\DUT_PC|PC_OUT\(6) & !\DUT_PC_ADD4|PC_OUT[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(6),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[5]~7\,
	combout => \DUT_PC_ADD4|PC_OUT[6]~8_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[6]~9\);

-- Location: LCCOMB_X39_Y22_N12
\DUT_PC_ADD4|PC_OUT[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[7]~10_combout\ = (\DUT_PC|PC_OUT\(7) & (!\DUT_PC_ADD4|PC_OUT[6]~9\)) # (!\DUT_PC|PC_OUT\(7) & ((\DUT_PC_ADD4|PC_OUT[6]~9\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[7]~11\ = CARRY((!\DUT_PC_ADD4|PC_OUT[6]~9\) # (!\DUT_PC|PC_OUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(7),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[6]~9\,
	combout => \DUT_PC_ADD4|PC_OUT[7]~10_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[7]~11\);

-- Location: M9K_X53_Y20_N0
\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012D20000000000000012D20000000000000014A00000000000000012C00000000000000001200000000000000001600000000000000000800000000000000020C00000000000000000A00",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IMEM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X35_Y19_N31
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(20));

-- Location: FF_X35_Y19_N1
\DUT_DE_EX_REG|DE_EX_RT_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4));

-- Location: FF_X35_Y19_N23
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(25));

-- Location: FF_X36_Y19_N23
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(19));

-- Location: FF_X36_Y19_N11
\DUT_DE_EX_REG|DE_EX_RT_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3));

-- Location: LCCOMB_X36_Y19_N30
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder_combout\);

-- Location: FF_X36_Y19_N31
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(23));

-- Location: FF_X36_Y19_N19
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24));

-- Location: M9K_X53_Y20_N0
\DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IMEM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y19_N4
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder_combout\);

-- Location: FF_X36_Y19_N5
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(18));

-- Location: FF_X36_Y19_N3
\DUT_DE_EX_REG|DE_EX_RT_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2));

-- Location: LCCOMB_X36_Y19_N18
\DUT_HAZARD|stall~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~4_combout\ = (\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(23) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2))))) # (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) & 
-- (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(23) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3),
	datab => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(23),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2),
	combout => \DUT_HAZARD|stall~4_combout\);

-- Location: LCCOMB_X35_Y19_N2
\DUT_HAZARD|stall~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~5_combout\ = (\DUT_HAZARD|stall~4_combout\ & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(4) $ (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(25),
	datad => \DUT_HAZARD|stall~4_combout\,
	combout => \DUT_HAZARD|stall~5_combout\);

-- Location: LCCOMB_X35_Y20_N14
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder_combout\);

-- Location: FF_X35_Y20_N15
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(16));

-- Location: FF_X35_Y20_N25
\DUT_DE_EX_REG|DE_EX_RT_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0));

-- Location: FF_X35_Y20_N27
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(17));

-- Location: FF_X35_Y20_N19
\DUT_DE_EX_REG|DE_EX_RT_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1));

-- Location: LCCOMB_X35_Y20_N26
\DUT_HAZARD|stall~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~0_combout\ = (\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(16) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(17) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1))))) # (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & 
-- (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(16) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(17) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0),
	datab => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(16),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(17),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1),
	combout => \DUT_HAZARD|stall~0_combout\);

-- Location: LCCOMB_X36_Y19_N22
\DUT_HAZARD|stall~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~1_combout\ = (\DUT_DE_EX_REG|DE_EX_RT_OUT\(2) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(18) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(19) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(3))))) # (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2) & 
-- (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(18) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(19) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2),
	datab => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(18),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(19),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3),
	combout => \DUT_HAZARD|stall~1_combout\);

-- Location: LCCOMB_X35_Y19_N30
\DUT_HAZARD|stall~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~2_combout\ = (\DUT_HAZARD|stall~0_combout\ & (\DUT_HAZARD|stall~1_combout\ & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(4) $ (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_HAZARD|stall~0_combout\,
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(20),
	datad => \DUT_HAZARD|stall~1_combout\,
	combout => \DUT_HAZARD|stall~2_combout\);

-- Location: FF_X32_Y18_N11
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(27));

-- Location: LCCOMB_X32_Y18_N10
\DUT_CTRL_UNIT|WORKING_OPCODE[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(27)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(27),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(27),
	datad => \Pipeline~input_o\,
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\);

-- Location: FF_X32_Y18_N25
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(31));

-- Location: LCCOMB_X32_Y18_N24
\DUT_CTRL_UNIT|WORKING_OPCODE[5]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(31)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(31),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(31),
	datad => \Pipeline~input_o\,
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\);

-- Location: FF_X32_Y18_N27
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(26));

-- Location: LCCOMB_X32_Y18_N26
\DUT_CTRL_UNIT|WORKING_OPCODE[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(26)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(26),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(26),
	datad => \Pipeline~input_o\,
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\);

-- Location: LCCOMB_X32_Y18_N18
\DUT_CTRL_UNIT|ALUSrc~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|ALUSrc~1_combout\ = (\DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\ & (\DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\ & \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\,
	datab => \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\,
	datad => \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\,
	combout => \DUT_CTRL_UNIT|ALUSrc~1_combout\);

-- Location: FF_X32_Y18_N3
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(30));

-- Location: LCCOMB_X32_Y18_N2
\DUT_CTRL_UNIT|WORKING_OPCODE[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(30)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(30),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(30),
	datad => \Pipeline~input_o\,
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\);

-- Location: FF_X32_Y18_N19
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(28));

-- Location: LCCOMB_X32_Y18_N12
\DUT_CTRL_UNIT|ALUSrc~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|ALUSrc~2_combout\ = (!\DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\ & ((\Pipeline~input_o\ & ((!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(28)))) # (!\Pipeline~input_o\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(28),
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(28),
	combout => \DUT_CTRL_UNIT|ALUSrc~2_combout\);

-- Location: LCCOMB_X32_Y18_N4
\DUT_STALL|MemRead_OUT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_STALL|MemRead_OUT~0_combout\ = (!\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ & (\DUT_HAZARD|stall~6_combout\ & (\DUT_CTRL_UNIT|ALUSrc~1_combout\ & \DUT_CTRL_UNIT|ALUSrc~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\,
	datab => \DUT_HAZARD|stall~6_combout\,
	datac => \DUT_CTRL_UNIT|ALUSrc~1_combout\,
	datad => \DUT_CTRL_UNIT|ALUSrc~2_combout\,
	combout => \DUT_STALL|MemRead_OUT~0_combout\);

-- Location: FF_X32_Y18_N5
\DUT_DE_EX_REG|DE_EX_MemRead_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_STALL|MemRead_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_MemRead_OUT~q\);

-- Location: LCCOMB_X35_Y20_N8
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder_combout\);

-- Location: FF_X35_Y20_N9
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(21));

-- Location: FF_X35_Y20_N3
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22));

-- Location: LCCOMB_X35_Y20_N2
\DUT_HAZARD|stall~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~3_combout\ = (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(21) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1))))) # (!\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(21) & 
-- (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(21),
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1),
	combout => \DUT_HAZARD|stall~3_combout\);

-- Location: LCCOMB_X32_Y18_N0
\DUT_HAZARD|stall~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_HAZARD|stall~6_combout\ = ((!\DUT_HAZARD|stall~2_combout\ & ((!\DUT_HAZARD|stall~3_combout\) # (!\DUT_HAZARD|stall~5_combout\)))) # (!\DUT_DE_EX_REG|DE_EX_MemRead_OUT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_HAZARD|stall~5_combout\,
	datab => \DUT_HAZARD|stall~2_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_MemRead_OUT~q\,
	datad => \DUT_HAZARD|stall~3_combout\,
	combout => \DUT_HAZARD|stall~6_combout\);

-- Location: FF_X39_Y22_N13
\DUT_IF_DE_REG|IF_DE_PC_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[7]~10_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(7));

-- Location: LCCOMB_X40_Y22_N16
\DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(7),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder_combout\);

-- Location: FF_X40_Y22_N17
\DUT_DE_EX_REG|DE_EX_PC_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(7));

-- Location: FF_X43_Y20_N31
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(7));

-- Location: FF_X38_Y18_N11
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(7));

-- Location: LCCOMB_X38_Y18_N10
\DUT_SEX|OUTPUT[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[7]~8_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(7)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(7),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(7),
	datad => \Pipeline~input_o\,
	combout => \DUT_SEX|OUTPUT[7]~8_combout\);

-- Location: LCCOMB_X32_Y18_N8
\DUT_CTRL_UNIT|ALUSrc~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|ALUSrc~0_combout\ = (!\DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\ & (!\DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\ & !\DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2_combout\,
	datac => \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0_combout\,
	datad => \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1_combout\,
	combout => \DUT_CTRL_UNIT|ALUSrc~0_combout\);

-- Location: LCCOMB_X32_Y18_N28
\DUT_CTRL_UNIT|Jump~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|Jump~0_combout\ = ((!\DUT_CTRL_UNIT|ALUSrc~1_combout\ & ((!\DUT_CTRL_UNIT|ALUSrc~0_combout\) # (!\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\)))) # (!\DUT_CTRL_UNIT|ALUSrc~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\,
	datab => \DUT_CTRL_UNIT|ALUSrc~0_combout\,
	datac => \DUT_CTRL_UNIT|ALUSrc~1_combout\,
	datad => \DUT_CTRL_UNIT|ALUSrc~2_combout\,
	combout => \DUT_CTRL_UNIT|Jump~0_combout\);

-- Location: FF_X47_Y23_N25
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(7));

-- Location: LCCOMB_X47_Y23_N24
\DUT_WB_MUX|OUTPUT[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[7]~7_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux25~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(7),
	datad => \DUT_ALU|Mux25~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[7]~7_combout\);

-- Location: LCCOMB_X35_Y18_N12
\DUT_STALL|ALUOp_OUT[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_STALL|ALUOp_OUT[1]~0_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & \DUT_HAZARD|stall~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_HAZARD|stall~6_combout\,
	combout => \DUT_STALL|ALUOp_OUT[1]~0_combout\);

-- Location: FF_X35_Y18_N13
\DUT_DE_EX_REG|DE_EX_ALUOp_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \DUT_STALL|ALUOp_OUT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1));

-- Location: LCCOMB_X35_Y18_N22
\DUT_RegDst_MUX|RegDst_OUT[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ = (\Pipeline~input_o\ & ((\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1)))) # (!\Pipeline~input_o\ & (\DUT_CTRL_UNIT|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \Pipeline~input_o\,
	datad => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1),
	combout => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\);

-- Location: LCCOMB_X36_Y19_N2
\DUT_RegDst_MUX|RegDst_OUT[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\ = (\Pipeline~input_o\ & (((\DUT_DE_EX_REG|DE_EX_RT_OUT\(2)) # (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \Pipeline~input_o\,
	datac => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\);

-- Location: FF_X36_Y22_N19
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(13));

-- Location: FF_X36_Y19_N13
\DUT_DE_EX_REG|DE_EX_RD_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RD_OUT\(2));

-- Location: LCCOMB_X36_Y19_N12
\DUT_RegDst_MUX|RegDst_OUT[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\ & (((\DUT_DE_EX_REG|DE_EX_RD_OUT\(2)) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\)))) # (!\DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(13) & ((\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(13),
	datab => \DUT_RegDst_MUX|RegDst_OUT[2]~7_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_RD_OUT\(2),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\);

-- Location: FF_X39_Y20_N9
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(11));

-- Location: FF_X35_Y20_N1
\DUT_DE_EX_REG|DE_EX_RD_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RD_OUT\(0));

-- Location: LCCOMB_X35_Y20_N24
\DUT_RegDst_MUX|RegDst_OUT[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\ = (\Pipeline~input_o\ & (((\DUT_DE_EX_REG|DE_EX_RT_OUT\(0)) # (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\);

-- Location: LCCOMB_X35_Y20_N0
\DUT_RegDst_MUX|RegDst_OUT[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & ((\DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\ & ((\DUT_DE_EX_REG|DE_EX_RD_OUT\(0)))) # (!\DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(11))))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & (((\DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(11),
	datac => \DUT_DE_EX_REG|DE_EX_RD_OUT\(0),
	datad => \DUT_RegDst_MUX|RegDst_OUT[0]~3_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\);

-- Location: FF_X35_Y20_N5
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(12));

-- Location: FF_X35_Y20_N13
\DUT_DE_EX_REG|DE_EX_RD_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RD_OUT\(1));

-- Location: LCCOMB_X35_Y20_N18
\DUT_RegDst_MUX|RegDst_OUT[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\ = (\Pipeline~input_o\ & (((\DUT_DE_EX_REG|DE_EX_RT_OUT\(1)) # (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \Pipeline~input_o\,
	datac => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\);

-- Location: LCCOMB_X35_Y20_N12
\DUT_RegDst_MUX|RegDst_OUT[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & ((\DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\ & ((\DUT_DE_EX_REG|DE_EX_RD_OUT\(1)))) # (!\DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(12))))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & (((\DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(12),
	datac => \DUT_DE_EX_REG|DE_EX_RD_OUT\(1),
	datad => \DUT_RegDst_MUX|RegDst_OUT[1]~5_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\);

-- Location: LCCOMB_X32_Y18_N22
\DUT_CTRL_UNIT|RegWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|RegWrite~0_combout\ = (\DUT_CTRL_UNIT|ALUSrc~2_combout\ & ((\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ & (\DUT_CTRL_UNIT|ALUSrc~0_combout\ & !\DUT_CTRL_UNIT|ALUSrc~1_combout\)) # (!\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ & 
-- ((\DUT_CTRL_UNIT|ALUSrc~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\,
	datab => \DUT_CTRL_UNIT|ALUSrc~0_combout\,
	datac => \DUT_CTRL_UNIT|ALUSrc~1_combout\,
	datad => \DUT_CTRL_UNIT|ALUSrc~2_combout\,
	combout => \DUT_CTRL_UNIT|RegWrite~0_combout\);

-- Location: LCCOMB_X35_Y21_N16
\DUT_CTRL_UNIT|RegWrite~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|RegWrite~1_combout\ = (\DUT_CTRL_UNIT|RegWrite~0_combout\) # (\DUT_CTRL_UNIT|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|RegWrite~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_CTRL_UNIT|RegWrite~1_combout\);

-- Location: LCCOMB_X35_Y21_N10
\DUT_REG|DUT_DECODER|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~12_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~12_combout\);

-- Location: FF_X36_Y19_N9
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(14));

-- Location: FF_X36_Y19_N1
\DUT_DE_EX_REG|DE_EX_RD_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RD_OUT\(3));

-- Location: LCCOMB_X36_Y19_N10
\DUT_RegDst_MUX|RegDst_OUT[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\ = (\Pipeline~input_o\ & (((\DUT_DE_EX_REG|DE_EX_RT_OUT\(3)) # (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\);

-- Location: LCCOMB_X36_Y19_N0
\DUT_RegDst_MUX|RegDst_OUT[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & ((\DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\ & ((\DUT_DE_EX_REG|DE_EX_RD_OUT\(3)))) # (!\DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(14))))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & (((\DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(14),
	datac => \DUT_DE_EX_REG|DE_EX_RD_OUT\(3),
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~9_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\);

-- Location: FF_X35_Y19_N25
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(15));

-- Location: FF_X35_Y19_N7
\DUT_DE_EX_REG|DE_EX_RD_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RD_OUT\(4));

-- Location: LCCOMB_X35_Y19_N12
\DUT_RegDst_MUX|RegDst_OUT[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & ((\Pipeline~input_o\ & ((\DUT_DE_EX_REG|DE_EX_RT_OUT\(4)))) # (!\Pipeline~input_o\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4),
	combout => \DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\);

-- Location: LCCOMB_X35_Y19_N6
\DUT_RegDst_MUX|RegDst_OUT[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & ((\DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\ & ((\DUT_DE_EX_REG|DE_EX_RD_OUT\(4)))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(15))))) # (!\DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\ & (((\DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(15),
	datab => \DUT_RegDst_MUX|RegDst_OUT[4]~0_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_RD_OUT\(4),
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~1_combout\,
	combout => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\);

-- Location: LCCOMB_X39_Y25_N28
\DUT_REG|DUT_DECODER|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~30_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~12_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~12_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~30_combout\);

-- Location: FF_X50_Y29_N17
\DUT_REG|GEN_INS:8:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(7));

-- Location: LCCOMB_X35_Y21_N28
\DUT_REG|DUT_DECODER|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~2_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~2_combout\);

-- Location: LCCOMB_X42_Y25_N28
\DUT_REG|DUT_DECODER|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~28_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~28_combout\);

-- Location: FF_X50_Y29_N7
\DUT_REG|GEN_INS:9:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(7));

-- Location: LCCOMB_X50_Y29_N16
\DUT_REG|DUT_READREG2_MUX|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\);

-- Location: LCCOMB_X35_Y21_N0
\DUT_REG|DUT_DECODER|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~20_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~20_combout\);

-- Location: LCCOMB_X39_Y25_N30
\DUT_REG|DUT_DECODER|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~31_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~20_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~31_combout\);

-- Location: FF_X46_Y29_N13
\DUT_REG|GEN_INS:11:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(7));

-- Location: LCCOMB_X35_Y21_N6
\DUT_REG|DUT_DECODER|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~6_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~6_combout\);

-- Location: LCCOMB_X42_Y25_N22
\DUT_REG|DUT_DECODER|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~29_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~6_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_DECODER|Decoder0~6_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~29_combout\);

-- Location: FF_X50_Y28_N27
\DUT_REG|GEN_INS:10:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(7));

-- Location: LCCOMB_X46_Y29_N12
\DUT_REG|DUT_READREG2_MUX|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(7))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux24~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~11_combout\);

-- Location: LCCOMB_X35_Y21_N24
\DUT_REG|DUT_DECODER|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~8_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~8_combout\);

-- Location: LCCOMB_X42_Y25_N12
\DUT_REG|DUT_DECODER|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~36_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~8_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~8_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~36_combout\);

-- Location: FF_X40_Y24_N9
\DUT_REG|GEN_INS:14:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(7));

-- Location: LCCOMB_X35_Y21_N20
\DUT_REG|DUT_DECODER|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~14_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~14_combout\);

-- Location: LCCOMB_X39_Y25_N20
\DUT_REG|DUT_DECODER|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~38_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~14_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~38_combout\);

-- Location: FF_X40_Y24_N11
\DUT_REG|GEN_INS:12:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(7));

-- Location: LCCOMB_X40_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(7)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(7) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\);

-- Location: LCCOMB_X35_Y21_N22
\DUT_REG|DUT_DECODER|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~18_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~18_combout\);

-- Location: LCCOMB_X39_Y25_N14
\DUT_REG|DUT_DECODER|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~39_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~18_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~39_combout\);

-- Location: FF_X44_Y24_N11
\DUT_REG|GEN_INS:15:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(7));

-- Location: LCCOMB_X35_Y21_N26
\DUT_REG|DUT_DECODER|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~0_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\ & \DUT_CTRL_UNIT|RegWrite~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[2]~8_combout\,
	datab => \DUT_RegDst_MUX|RegDst_OUT[0]~4_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[1]~6_combout\,
	datad => \DUT_CTRL_UNIT|RegWrite~1_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~0_combout\);

-- Location: LCCOMB_X42_Y25_N30
\DUT_REG|DUT_DECODER|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~37_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~0_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~0_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~37_combout\);

-- Location: FF_X44_Y24_N25
\DUT_REG|GEN_INS:13:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(7));

-- Location: LCCOMB_X44_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux24~17_combout\,
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~18_combout\);

-- Location: LCCOMB_X39_Y25_N16
\DUT_REG|DUT_DECODER|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~34_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~12_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~12_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~34_combout\);

-- Location: FF_X45_Y30_N23
\DUT_REG|GEN_INS:0:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N24
\DUT_REG|DUT_DECODER|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~32_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~32_combout\);

-- Location: FF_X45_Y30_N13
\DUT_REG|GEN_INS:1:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(7));

-- Location: LCCOMB_X45_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\);

-- Location: LCCOMB_X39_Y25_N18
\DUT_REG|DUT_DECODER|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~35_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~20_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~35_combout\);

-- Location: FF_X44_Y30_N21
\DUT_REG|GEN_INS:3:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N26
\DUT_REG|DUT_DECODER|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~33_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~6_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_DECODER|Decoder0~6_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~33_combout\);

-- Location: FF_X44_Y30_N3
\DUT_REG|GEN_INS:2:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(7));

-- Location: LCCOMB_X44_Y30_N20
\DUT_REG|DUT_READREG2_MUX|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux24~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~15_combout\);

-- Location: LCCOMB_X42_Y25_N18
\DUT_REG|DUT_DECODER|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~25_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~0_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~0_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~25_combout\);

-- Location: FF_X45_Y28_N13
\DUT_REG|GEN_INS:5:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N10
\DUT_REG|DUT_DECODER|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~27_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~18_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~27_combout\);

-- Location: FF_X44_Y28_N13
\DUT_REG|GEN_INS:7:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N8
\DUT_REG|DUT_DECODER|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~26_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~14_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~26_combout\);

-- Location: FF_X44_Y28_N19
\DUT_REG|GEN_INS:4:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N16
\DUT_REG|DUT_DECODER|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~24_combout\ = (!\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~8_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~8_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~24_combout\);

-- Location: FF_X45_Y28_N23
\DUT_REG|GEN_INS:6:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(7));

-- Location: LCCOMB_X44_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\);

-- Location: LCCOMB_X44_Y28_N12
\DUT_REG|DUT_READREG2_MUX|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(7)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(7))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~13_combout\);

-- Location: LCCOMB_X40_Y26_N28
\DUT_REG|DUT_READREG2_MUX|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux24~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux24~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\);

-- Location: LCCOMB_X40_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux24~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux24~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux24~11_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~19_combout\);

-- Location: LCCOMB_X42_Y25_N2
\DUT_REG|DUT_DECODER|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~9_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~8_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~8_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~9_combout\);

-- Location: FF_X47_Y26_N25
\DUT_REG|GEN_INS:22:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N14
\DUT_REG|DUT_DECODER|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~11_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~8_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~8_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~11_combout\);

-- Location: FF_X46_Y26_N31
\DUT_REG|GEN_INS:30:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N0
\DUT_REG|DUT_DECODER|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~7_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~6_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_DECODER|Decoder0~6_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~7_combout\);

-- Location: FF_X46_Y26_N5
\DUT_REG|GEN_INS:26:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N4
\DUT_REG|DUT_DECODER|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~10_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~6_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_DECODER|Decoder0~6_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~10_combout\);

-- Location: FF_X47_Y26_N3
\DUT_REG|GEN_INS:18:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(7));

-- Location: LCCOMB_X47_Y26_N2
\DUT_REG|DUT_READREG2_MUX|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(7)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(7) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\);

-- Location: LCCOMB_X46_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(7)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(7))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~1_combout\);

-- Location: LCCOMB_X39_Y25_N4
\DUT_REG|DUT_DECODER|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~22_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~20_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~22_combout\);

-- Location: FF_X37_Y26_N11
\DUT_REG|GEN_INS:19:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N0
\DUT_REG|DUT_DECODER|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~19_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~18_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~19_combout\);

-- Location: FF_X37_Y26_N17
\DUT_REG|GEN_INS:23:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(7));

-- Location: LCCOMB_X37_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\);

-- Location: LCCOMB_X39_Y25_N6
\DUT_REG|DUT_DECODER|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~23_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~18_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~23_combout\);

-- Location: FF_X37_Y25_N11
\DUT_REG|GEN_INS:31:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N2
\DUT_REG|DUT_DECODER|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~21_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~20_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~21_combout\);

-- Location: FF_X37_Y25_N1
\DUT_REG|GEN_INS:27:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(7));

-- Location: LCCOMB_X37_Y25_N10
\DUT_REG|DUT_READREG2_MUX|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(7))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux24~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~8_combout\);

-- Location: LCCOMB_X39_Y25_N26
\DUT_REG|DUT_DECODER|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~15_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~14_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~15_combout\);

-- Location: FF_X41_Y31_N15
\DUT_REG|GEN_INS:20:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N22
\DUT_REG|DUT_DECODER|Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~17_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_REG|DUT_DECODER|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_REG|DUT_DECODER|Decoder0~14_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~17_combout\);

-- Location: FF_X41_Y31_N17
\DUT_REG|GEN_INS:28:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N12
\DUT_REG|DUT_DECODER|Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~16_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~12_combout\ & (!\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~12_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~16_combout\);

-- Location: FF_X42_Y31_N7
\DUT_REG|GEN_INS:16:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y25_N24
\DUT_REG|DUT_DECODER|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~13_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~12_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\ & \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~12_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~13_combout\);

-- Location: FF_X42_Y31_N13
\DUT_REG|GEN_INS:24:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y31_N6
\DUT_REG|DUT_READREG2_MUX|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\);

-- Location: LCCOMB_X41_Y31_N16
\DUT_REG|DUT_READREG2_MUX|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(7)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(7))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~5_combout\);

-- Location: LCCOMB_X42_Y25_N10
\DUT_REG|DUT_DECODER|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~3_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~3_combout\);

-- Location: FF_X38_Y29_N15
\DUT_REG|GEN_INS:25:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N6
\DUT_REG|DUT_DECODER|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~5_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~0_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~0_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~5_combout\);

-- Location: FF_X38_Y29_N1
\DUT_REG|GEN_INS:29:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N20
\DUT_REG|DUT_DECODER|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~4_combout\ = (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & (\DUT_REG|DUT_DECODER|Decoder0~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datac => \DUT_REG|DUT_DECODER|Decoder0~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~4_combout\);

-- Location: FF_X39_Y29_N31
\DUT_REG|GEN_INS:17:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(7));

-- Location: LCCOMB_X42_Y25_N8
\DUT_REG|DUT_DECODER|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_DECODER|Decoder0~1_combout\ = (\DUT_REG|DUT_DECODER|Decoder0~0_combout\ & (\DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\ & !\DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_DECODER|Decoder0~0_combout\,
	datac => \DUT_RegDst_MUX|RegDst_OUT[4]~2_combout\,
	datad => \DUT_RegDst_MUX|RegDst_OUT[3]~10_combout\,
	combout => \DUT_REG|DUT_DECODER|Decoder0~1_combout\);

-- Location: FF_X39_Y29_N21
\DUT_REG|GEN_INS:21:REGX|REG_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(7));

-- Location: LCCOMB_X39_Y29_N30
\DUT_REG|DUT_READREG2_MUX|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(7)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\);

-- Location: LCCOMB_X38_Y29_N0
\DUT_REG|DUT_READREG2_MUX|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(7)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(7))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~3_combout\);

-- Location: LCCOMB_X44_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux24~5_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\);

-- Location: LCCOMB_X44_Y26_N2
\DUT_REG|DUT_READREG2_MUX|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux24~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux24~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux24~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~9_combout\);

-- Location: LCCOMB_X38_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux24~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux24~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\);

-- Location: LCCOMB_X38_Y26_N28
\DUT_ALU_IN1_MUX|OUTPUT[7]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[7]~8_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\);

-- Location: LCCOMB_X34_Y18_N16
\DUT_ALU_CONTROL|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|Equal3~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(5) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(3) & 
-- !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	combout => \DUT_ALU_CONTROL|Equal3~0_combout\);

-- Location: LCCOMB_X34_Y18_N10
\DUT_ALU_CONTROL|ALU_CONTROL[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2))) # (!\DUT_ALU_CONTROL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_ALU_CONTROL|Equal3~0_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\);

-- Location: FF_X40_Y19_N11
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(0));

-- Location: FF_X35_Y18_N23
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0));

-- Location: FF_X34_Y18_N27
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(1));

-- Location: FF_X35_Y18_N31
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1));

-- Location: FF_X39_Y23_N11
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(2));

-- Location: FF_X35_Y18_N19
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2));

-- Location: LCCOMB_X35_Y18_N16
\DUT_ALU_CONTROL|ALU_CONTROL[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[0]~7_combout\ = (\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0)) # (((\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1) & \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2))) # (!\DUT_ALU_CONTROL|Equal13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0),
	datab => \DUT_ALU_CONTROL|Equal13~0_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1),
	datad => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2),
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[0]~7_combout\);

-- Location: LCCOMB_X35_Y18_N8
\DUT_ALU_CONTROL|ALU_CONTROL[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[0]~8_combout\ = (\Pipeline~input_o\ & (((\DUT_ALU_CONTROL|ALU_CONTROL[0]~7_combout\ & \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1))))) # (!\Pipeline~input_o\ & (\DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[0]~7_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1),
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[0]~8_combout\);

-- Location: LCCOMB_X35_Y18_N4
\DUT_ALU_CONTROL|ALU_CONTROL[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[3]~3_combout\ = (\DUT_ALU_CONTROL|Equal13~0_combout\ & ((\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2) & ((!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1)))) # (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2) & (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0),
	datab => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2),
	datac => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1),
	datad => \DUT_ALU_CONTROL|Equal13~0_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[3]~3_combout\);

-- Location: LCCOMB_X35_Y18_N6
\DUT_STALL|ALUOp_OUT[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_STALL|ALUOp_OUT[0]~1_combout\ = (\DUT_HAZARD|stall~6_combout\ & \DUT_CTRL_UNIT|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_HAZARD|stall~6_combout\,
	datac => \DUT_CTRL_UNIT|Equal4~0_combout\,
	combout => \DUT_STALL|ALUOp_OUT[0]~1_combout\);

-- Location: FF_X35_Y18_N7
\DUT_DE_EX_REG|DE_EX_ALUOp_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \DUT_STALL|ALUOp_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(0));

-- Location: LCCOMB_X35_Y18_N14
\DUT_ALU_CONTROL|ALU_CONTROL[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[3]~4_combout\ = (\Pipeline~input_o\ & (((\DUT_ALU_CONTROL|ALU_CONTROL[3]~3_combout\ & !\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(0))) # (!\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1),
	datab => \Pipeline~input_o\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[3]~3_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(0),
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[3]~4_combout\);

-- Location: LCCOMB_X34_Y18_N0
\DUT_ALU_CONTROL|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|Equal6~0_combout\ = (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(3) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(5) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	combout => \DUT_ALU_CONTROL|Equal6~0_combout\);

-- Location: LCCOMB_X34_Y18_N20
\DUT_ALU_CONTROL|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|Equal6~1_combout\ = (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(2) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0) & \DUT_ALU_CONTROL|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	datad => \DUT_ALU_CONTROL|Equal6~0_combout\,
	combout => \DUT_ALU_CONTROL|Equal6~1_combout\);

-- Location: LCCOMB_X34_Y18_N8
\DUT_ALU_CONTROL|ALU_CONTROL[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[3]~6_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL[3]~4_combout\) # ((!\Pipeline~input_o\ & ((\DUT_ALU_CONTROL|Equal6~1_combout\) # (!\DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL[0]~5_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[3]~4_combout\,
	datad => \DUT_ALU_CONTROL|Equal6~1_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6_combout\);

-- Location: CLKCTRL_G18
\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\);

-- Location: LCCOMB_X42_Y20_N10
\DUT_ALU_CONTROL|ALU_CONTROL[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL\(0) = (GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & ((\DUT_ALU_CONTROL|ALU_CONTROL[0]~8_combout\))) # (!GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & (\DUT_ALU_CONTROL|ALU_CONTROL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[0]~8_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL\(0));

-- Location: LCCOMB_X34_Y18_N4
\DUT_ALU_CONTROL|ALU_CONTROL[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[0]~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1)) # (!\DUT_ALU_CONTROL|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	datad => \DUT_ALU_CONTROL|Equal6~0_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[0]~10_combout\);

-- Location: LCCOMB_X34_Y18_N30
\DUT_ALU_CONTROL|ALU_CONTROL[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[2]~11_combout\ = (\DUT_CTRL_UNIT|Equal4~0_combout\) # ((!\DUT_ALU_CONTROL|Equal6~1_combout\ & (\DUT_ALU_CONTROL|ALU_CONTROL[0]~10_combout\ & \DUT_CTRL_UNIT|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datab => \DUT_ALU_CONTROL|Equal6~1_combout\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[0]~10_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[2]~11_combout\);

-- Location: LCCOMB_X35_Y18_N18
\DUT_ALU_CONTROL|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|Equal10~0_combout\ = (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1) & (\DUT_ALU_CONTROL|Equal13~0_combout\ & (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2) & !\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1),
	datab => \DUT_ALU_CONTROL|Equal13~0_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2),
	datad => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(0),
	combout => \DUT_ALU_CONTROL|Equal10~0_combout\);

-- Location: LCCOMB_X35_Y18_N26
\DUT_ALU_CONTROL|ALU_CONTROL[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[2]~9_combout\ = (\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1) & (\DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\ & (!\DUT_ALU_CONTROL|Equal10~0_combout\))) # (!\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1) & (((\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\,
	datab => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1),
	datac => \DUT_ALU_CONTROL|Equal10~0_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(0),
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[2]~9_combout\);

-- Location: LCCOMB_X34_Y18_N28
\DUT_ALU_CONTROL|ALU_CONTROL[2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[2]~12_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU_CONTROL|ALU_CONTROL[2]~9_combout\))) # (!\Pipeline~input_o\ & (\DUT_ALU_CONTROL|ALU_CONTROL[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL[2]~11_combout\,
	datab => \Pipeline~input_o\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL[2]~9_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[2]~12_combout\);

-- Location: LCCOMB_X42_Y20_N28
\DUT_ALU_CONTROL|ALU_CONTROL[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL\(2) = (GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & ((\DUT_ALU_CONTROL|ALU_CONTROL[2]~12_combout\))) # (!GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & (\DUT_ALU_CONTROL|ALU_CONTROL\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[2]~12_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL\(2));

-- Location: LCCOMB_X42_Y20_N8
\DUT_ALU|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(2)) # ((!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & \DUT_ALU_CONTROL|ALU_CONTROL\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	combout => \DUT_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X35_Y19_N10
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_RD_OUT\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_RD_OUT\(4),
	combout => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder_combout\);

-- Location: FF_X35_Y19_N11
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4));

-- Location: FF_X35_Y20_N31
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_RD_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0));

-- Location: LCCOMB_X35_Y20_N28
\DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(22),
	combout => \DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder_combout\);

-- Location: FF_X35_Y20_N29
\DUT_DE_EX_REG|DE_EX_RS_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RS_OUT\(1));

-- Location: FF_X35_Y20_N11
\DUT_DE_EX_REG|DE_EX_RS_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RS_OUT\(0));

-- Location: LCCOMB_X35_Y20_N22
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_RD_OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_RD_OUT\(1),
	combout => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder_combout\);

-- Location: FF_X35_Y20_N23
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1));

-- Location: LCCOMB_X35_Y20_N10
\DUT_FWD|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal0~0_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(0) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(1) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1))))) # (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0) & (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(0) & 
-- (\DUT_DE_EX_REG|DE_EX_RS_OUT\(1) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0),
	datab => \DUT_DE_EX_REG|DE_EX_RS_OUT\(1),
	datac => \DUT_DE_EX_REG|DE_EX_RS_OUT\(0),
	datad => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1),
	combout => \DUT_FWD|Equal0~0_combout\);

-- Location: FF_X35_Y19_N21
\DUT_DE_EX_REG|DE_EX_RS_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RS_OUT\(4));

-- Location: LCCOMB_X36_Y19_N26
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_RD_OUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_RD_OUT\(3),
	combout => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder_combout\);

-- Location: FF_X36_Y19_N27
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3));

-- Location: LCCOMB_X36_Y19_N16
\DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(24),
	combout => \DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder_combout\);

-- Location: FF_X36_Y19_N17
\DUT_DE_EX_REG|DE_EX_RS_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RS_OUT\(3));

-- Location: FF_X36_Y19_N29
\DUT_DE_EX_REG|DE_EX_RS_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RS_OUT\(2));

-- Location: FF_X36_Y19_N15
\DUT_EX_MEM_REG|EX_MEM_RD_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_RD_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2));

-- Location: LCCOMB_X36_Y19_N28
\DUT_FWD|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal0~1_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(3) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(2) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2))))) # (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3) & (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(3) & 
-- (\DUT_DE_EX_REG|DE_EX_RS_OUT\(2) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3),
	datab => \DUT_DE_EX_REG|DE_EX_RS_OUT\(3),
	datac => \DUT_DE_EX_REG|DE_EX_RS_OUT\(2),
	datad => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2),
	combout => \DUT_FWD|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y19_N20
\DUT_FWD|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal0~2_combout\ = (\DUT_FWD|Equal0~0_combout\ & (\DUT_FWD|Equal0~1_combout\ & (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4) $ (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4),
	datab => \DUT_FWD|Equal0~0_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_RS_OUT\(4),
	datad => \DUT_FWD|Equal0~1_combout\,
	combout => \DUT_FWD|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y21_N2
\DUT_STALL|RegWrite_OUT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_STALL|RegWrite_OUT~0_combout\ = (\DUT_HAZARD|stall~6_combout\ & ((\DUT_CTRL_UNIT|RegWrite~0_combout\) # (\DUT_CTRL_UNIT|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|RegWrite~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_HAZARD|stall~6_combout\,
	combout => \DUT_STALL|RegWrite_OUT~0_combout\);

-- Location: FF_X35_Y21_N3
\DUT_DE_EX_REG|DE_EX_RegWrite_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_STALL|RegWrite_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_RegWrite_OUT~q\);

-- Location: FF_X40_Y19_N1
\DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_RegWrite_OUT~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\);

-- Location: LCCOMB_X35_Y19_N14
\DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder_combout\ = \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\,
	combout => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder_combout\);

-- Location: FF_X35_Y19_N15
\DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\);

-- Location: FF_X35_Y19_N27
\DUT_MEM_WB_REG|MEM_WB_RD_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(4));

-- Location: LCCOMB_X35_Y19_N26
\DUT_FWD|FWD_A_ALU_SEL[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_A_ALU_SEL[0]~2_combout\ = (\DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\ & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(4) $ (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\,
	datac => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(4),
	datad => \DUT_DE_EX_REG|DE_EX_RS_OUT\(4),
	combout => \DUT_FWD|FWD_A_ALU_SEL[0]~2_combout\);

-- Location: FF_X36_Y19_N7
\DUT_MEM_WB_REG|MEM_WB_RD_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3));

-- Location: FF_X36_Y19_N25
\DUT_MEM_WB_REG|MEM_WB_RD_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2));

-- Location: LCCOMB_X36_Y19_N24
\DUT_FWD|FWD_A_ALU_SEL[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_A_ALU_SEL[0]~1_combout\ = (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(3) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2) $ (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(2))))) # (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3) & 
-- (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(3) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2) $ (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3),
	datab => \DUT_DE_EX_REG|DE_EX_RS_OUT\(3),
	datac => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2),
	datad => \DUT_DE_EX_REG|DE_EX_RS_OUT\(2),
	combout => \DUT_FWD|FWD_A_ALU_SEL[0]~1_combout\);

-- Location: FF_X35_Y20_N7
\DUT_MEM_WB_REG|MEM_WB_RD_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0));

-- Location: FF_X35_Y20_N17
\DUT_MEM_WB_REG|MEM_WB_RD_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1));

-- Location: LCCOMB_X35_Y20_N6
\DUT_FWD|FWD_A_ALU_SEL[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_A_ALU_SEL[0]~0_combout\ = (\DUT_DE_EX_REG|DE_EX_RS_OUT\(0) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(1) $ (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1))))) # (!\DUT_DE_EX_REG|DE_EX_RS_OUT\(0) & 
-- (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0) & (\DUT_DE_EX_REG|DE_EX_RS_OUT\(1) $ (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_RS_OUT\(0),
	datab => \DUT_DE_EX_REG|DE_EX_RS_OUT\(1),
	datac => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0),
	datad => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1),
	combout => \DUT_FWD|FWD_A_ALU_SEL[0]~0_combout\);

-- Location: LCCOMB_X40_Y19_N4
\DUT_FWD|FWD_A_ALU_SEL[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_A_ALU_SEL\(0) = (!\DUT_FWD|Equal0~2_combout\ & (\DUT_FWD|FWD_A_ALU_SEL[0]~2_combout\ & (\DUT_FWD|FWD_A_ALU_SEL[0]~1_combout\ & \DUT_FWD|FWD_A_ALU_SEL[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_FWD|Equal0~2_combout\,
	datab => \DUT_FWD|FWD_A_ALU_SEL[0]~2_combout\,
	datac => \DUT_FWD|FWD_A_ALU_SEL[0]~1_combout\,
	datad => \DUT_FWD|FWD_A_ALU_SEL[0]~0_combout\,
	combout => \DUT_FWD|FWD_A_ALU_SEL\(0));

-- Location: LCCOMB_X40_Y19_N24
\DUT_ALU_IN0_MUX|OUTPUT[11]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ = (\DUT_FWD|FWD_A_ALU_SEL\(0)) # (!\Pipeline~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_FWD|FWD_A_ALU_SEL\(0),
	datac => \Pipeline~input_o\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\);

-- Location: LCCOMB_X38_Y29_N14
\DUT_REG|DUT_READREG1_MUX|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(7)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(7) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\);

-- Location: LCCOMB_X39_Y29_N20
\DUT_REG|DUT_READREG1_MUX|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~1_combout\);

-- Location: LCCOMB_X47_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(7))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\);

-- Location: LCCOMB_X46_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\ & 
-- ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~3_combout\);

-- Location: LCCOMB_X41_Y31_N14
\DUT_REG|DUT_READREG1_MUX|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(7)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\);

-- Location: LCCOMB_X42_Y31_N12
\DUT_REG|DUT_READREG1_MUX|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~5_combout\);

-- Location: LCCOMB_X44_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux24~3_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux24~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\);

-- Location: LCCOMB_X37_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(7)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(7) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\);

-- Location: LCCOMB_X37_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(7)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\ & 
-- (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(7) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(7),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux24~7_combout\,
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~8_combout\);

-- Location: LCCOMB_X44_Y26_N14
\DUT_REG|DUT_READREG1_MUX|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux24~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux24~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux24~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux24~6_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~8_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~9_combout\);

-- Location: LCCOMB_X45_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(7)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(7),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\);

-- Location: LCCOMB_X45_Y28_N22
\DUT_REG|DUT_READREG1_MUX|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(7),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~11_combout\);

-- Location: LCCOMB_X44_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\);

-- Location: LCCOMB_X40_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~18_combout\);

-- Location: LCCOMB_X44_Y30_N2
\DUT_REG|DUT_READREG1_MUX|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(7))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\);

-- Location: LCCOMB_X45_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\ & 
-- ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~15_combout\);

-- Location: LCCOMB_X50_Y28_N26
\DUT_REG|DUT_READREG1_MUX|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(7))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(7),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(7),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\);

-- Location: LCCOMB_X50_Y29_N6
\DUT_REG|DUT_READREG1_MUX|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(7))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(7)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(7),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(7),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~13_combout\);

-- Location: LCCOMB_X36_Y26_N28
\DUT_REG|DUT_READREG1_MUX|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux24~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\);

-- Location: LCCOMB_X36_Y26_N14
\DUT_REG|DUT_READREG1_MUX|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux24~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux24~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux24~11_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux24~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~19_combout\);

-- Location: LCCOMB_X47_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux24~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux24~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux24~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\);

-- Location: FF_X47_Y23_N27
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(7));

-- Location: LCCOMB_X40_Y19_N0
\DUT_ALU_IN0_MUX|OUTPUT[11]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ = (\Pipeline~input_o\ & ((\DUT_FWD|FWD_A_ALU_SEL\(0)) # ((\DUT_FWD|Equal0~2_combout\ & \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_FWD|Equal0~2_combout\,
	datab => \DUT_FWD|FWD_A_ALU_SEL\(0),
	datac => \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\,
	datad => \Pipeline~input_o\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\);

-- Location: LCCOMB_X47_Y23_N26
\DUT_ALU_IN0_MUX|OUTPUT[7]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(7),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\);

-- Location: LCCOMB_X47_Y23_N20
\DUT_ALU_IN0_MUX|OUTPUT[7]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\ & (((\DUT_WB_MUX|OUTPUT[7]~7_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[7]~79_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux24~20_combout\,
	datad => \DUT_WB_MUX|OUTPUT[7]~7_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\);

-- Location: FF_X42_Y23_N11
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(6));

-- Location: LCCOMB_X42_Y23_N10
\DUT_SEX|OUTPUT[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[6]~9_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(6)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(6),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(6),
	combout => \DUT_SEX|OUTPUT[6]~9_combout\);

-- Location: FF_X42_Y31_N3
\DUT_REG|GEN_INS:16:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(6));

-- Location: FF_X42_Y31_N17
\DUT_REG|GEN_INS:24:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(6));

-- Location: LCCOMB_X42_Y31_N16
\DUT_REG|DUT_READREG1_MUX|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(6)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(6),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\);

-- Location: FF_X46_Y29_N23
\DUT_REG|GEN_INS:20:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(6));

-- Location: FF_X47_Y29_N25
\DUT_REG|GEN_INS:28:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(6));

-- Location: LCCOMB_X46_Y29_N22
\DUT_REG|DUT_READREG1_MUX|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(6)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(6))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~4_combout\,
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~5_combout\);

-- Location: FF_X44_Y25_N23
\DUT_REG|GEN_INS:25:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(6));

-- Location: FF_X39_Y29_N27
\DUT_REG|GEN_INS:17:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(6));

-- Location: FF_X39_Y29_N9
\DUT_REG|GEN_INS:21:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(6));

-- Location: LCCOMB_X37_Y25_N4
\DUT_REG|DUT_READREG1_MUX|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(6)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\);

-- Location: FF_X44_Y25_N1
\DUT_REG|GEN_INS:29:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(6));

-- Location: LCCOMB_X44_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(6)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(6) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(6),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~2_combout\,
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~3_combout\);

-- Location: LCCOMB_X46_Y29_N10
\DUT_REG|DUT_READREG1_MUX|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # (\DUT_REG|DUT_READREG1_MUX|Mux25~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux25~5_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\);

-- Location: FF_X49_Y27_N21
\DUT_REG|GEN_INS:26:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(6));

-- Location: FF_X47_Y26_N7
\DUT_REG|GEN_INS:18:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(6));

-- Location: LCCOMB_X49_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\);

-- Location: FF_X47_Y26_N13
\DUT_REG|GEN_INS:22:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(6));

-- Location: FF_X49_Y27_N23
\DUT_REG|GEN_INS:30:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(6));

-- Location: LCCOMB_X47_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~1_combout\);

-- Location: FF_X41_Y26_N17
\DUT_REG|GEN_INS:23:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(6));

-- Location: FF_X40_Y26_N19
\DUT_REG|GEN_INS:19:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(6));

-- Location: LCCOMB_X41_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\);

-- Location: FF_X41_Y26_N11
\DUT_REG|GEN_INS:31:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(6));

-- Location: FF_X40_Y26_N17
\DUT_REG|GEN_INS:27:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(6));

-- Location: LCCOMB_X40_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(6)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\ & 
-- (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(6) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~7_combout\,
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(6),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~8_combout\);

-- Location: LCCOMB_X46_Y29_N4
\DUT_REG|DUT_READREG1_MUX|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux25~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux25~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~8_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~9_combout\);

-- Location: FF_X44_Y26_N29
\DUT_REG|GEN_INS:14:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(6));

-- Location: LCCOMB_X44_Y26_N28
\DUT_REG|DUT_READREG1_MUX|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(6))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\);

-- Location: FF_X44_Y26_N31
\DUT_REG|GEN_INS:15:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(6));

-- Location: FF_X44_Y24_N21
\DUT_REG|GEN_INS:13:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(6));

-- Location: LCCOMB_X44_Y24_N20
\DUT_REG|DUT_READREG1_MUX|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(6)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(6) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(6),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~18_combout\);

-- Location: FF_X51_Y26_N13
\DUT_REG|GEN_INS:8:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(6));

-- Location: FF_X51_Y26_N19
\DUT_REG|GEN_INS:9:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(6));

-- Location: LCCOMB_X51_Y26_N18
\DUT_REG|DUT_READREG1_MUX|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(6)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(6) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\);

-- Location: FF_X50_Y26_N9
\DUT_REG|GEN_INS:10:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(6));

-- Location: FF_X50_Y26_N11
\DUT_REG|GEN_INS:11:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(6));

-- Location: LCCOMB_X50_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(6)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(6))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~11_combout\);

-- Location: FF_X42_Y27_N7
\DUT_REG|GEN_INS:3:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(6));

-- Location: FF_X41_Y27_N3
\DUT_REG|GEN_INS:2:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(6));

-- Location: FF_X42_Y27_N29
\DUT_REG|GEN_INS:1:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(6));

-- Location: FF_X41_Y27_N13
\DUT_REG|GEN_INS:0:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(6));

-- Location: LCCOMB_X42_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\);

-- Location: LCCOMB_X41_Y27_N2
\DUT_REG|DUT_READREG1_MUX|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(6))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(6)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(6),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~15_combout\);

-- Location: FF_X44_Y29_N31
\DUT_REG|GEN_INS:5:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(6));

-- Location: FF_X44_Y28_N9
\DUT_REG|GEN_INS:7:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(6));

-- Location: FF_X44_Y28_N31
\DUT_REG|GEN_INS:4:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(6));

-- Location: FF_X44_Y29_N29
\DUT_REG|GEN_INS:6:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(6));

-- Location: LCCOMB_X44_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(6))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\);

-- Location: LCCOMB_X44_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(6)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(6))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(6),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~13_combout\);

-- Location: LCCOMB_X45_Y25_N2
\DUT_REG|DUT_READREG1_MUX|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~15_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\);

-- Location: LCCOMB_X45_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux25~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux25~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux25~18_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~19_combout\);

-- Location: LCCOMB_X44_Y20_N6
\DUT_REG|DUT_READREG1_MUX|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux25~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux25~9_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux25~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\);

-- Location: FF_X44_Y20_N11
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(6));

-- Location: LCCOMB_X44_Y20_N10
\DUT_ALU_IN0_MUX|OUTPUT[6]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(6),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux25~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\);

-- Location: LCCOMB_X44_Y20_N22
\DUT_ALU_IN0_MUX|OUTPUT[6]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\ & ((\DUT_WB_MUX|OUTPUT[6]~6_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6))))) # 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6),
	datac => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[6]~81_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\);

-- Location: LCCOMB_X42_Y20_N18
\DUT_ALU|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~1_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(2)) # ((\DUT_ALU_CONTROL|ALU_CONTROL\(0) & !\DUT_ALU_CONTROL|ALU_CONTROL\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	combout => \DUT_ALU|Mux18~1_combout\);

-- Location: LCCOMB_X34_Y18_N12
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder_combout\);

-- Location: FF_X34_Y18_N13
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(5));

-- Location: LCCOMB_X34_Y18_N6
\DUT_SEX|OUTPUT[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[5]~10_combout\ = (\Pipeline~input_o\ & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(5))) # (!\Pipeline~input_o\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(5),
	datab => \Pipeline~input_o\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	combout => \DUT_SEX|OUTPUT[5]~10_combout\);

-- Location: FF_X50_Y29_N29
\DUT_REG|GEN_INS:8:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(5));

-- Location: FF_X50_Y29_N3
\DUT_REG|GEN_INS:9:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(5));

-- Location: LCCOMB_X50_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\);

-- Location: FF_X51_Y29_N27
\DUT_REG|GEN_INS:11:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(5));

-- Location: FF_X51_Y29_N1
\DUT_REG|GEN_INS:10:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(5));

-- Location: LCCOMB_X51_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~11_combout\);

-- Location: FF_X40_Y24_N7
\DUT_REG|GEN_INS:12:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(5));

-- Location: FF_X40_Y24_N29
\DUT_REG|GEN_INS:14:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(5));

-- Location: LCCOMB_X40_Y24_N6
\DUT_REG|DUT_READREG2_MUX|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\);

-- Location: FF_X44_Y24_N7
\DUT_REG|GEN_INS:13:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(5));

-- Location: LCCOMB_X44_Y24_N16
\DUT_REG|DUT_READREG2_MUX|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~17_combout\,
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~18_combout\);

-- Location: FF_X43_Y28_N15
\DUT_REG|GEN_INS:0:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(5));

-- Location: FF_X43_Y29_N19
\DUT_REG|GEN_INS:1:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(5));

-- Location: LCCOMB_X43_Y28_N14
\DUT_REG|DUT_READREG2_MUX|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\);

-- Location: FF_X44_Y30_N25
\DUT_REG|GEN_INS:3:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(5));

-- Location: FF_X44_Y30_N31
\DUT_REG|GEN_INS:2:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(5));

-- Location: LCCOMB_X44_Y30_N24
\DUT_REG|DUT_READREG2_MUX|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~15_combout\);

-- Location: FF_X45_Y28_N17
\DUT_REG|GEN_INS:5:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(5));

-- Location: FF_X44_Y28_N5
\DUT_REG|GEN_INS:7:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(5));

-- Location: FF_X44_Y28_N3
\DUT_REG|GEN_INS:4:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(5));

-- Location: FF_X45_Y28_N11
\DUT_REG|GEN_INS:6:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(5));

-- Location: LCCOMB_X44_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\);

-- Location: LCCOMB_X44_Y28_N4
\DUT_REG|DUT_READREG2_MUX|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(5)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(5))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~13_combout\);

-- Location: LCCOMB_X44_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\);

-- Location: LCCOMB_X44_Y30_N4
\DUT_REG|DUT_READREG2_MUX|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux26~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux26~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux26~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~19_combout\);

-- Location: FF_X36_Y25_N23
\DUT_REG|GEN_INS:23:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(5));

-- Location: FF_X36_Y25_N25
\DUT_REG|GEN_INS:19:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(5));

-- Location: LCCOMB_X36_Y25_N24
\DUT_REG|DUT_READREG2_MUX|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(5)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(5) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\);

-- Location: FF_X37_Y25_N31
\DUT_REG|GEN_INS:31:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(5));

-- Location: FF_X37_Y25_N13
\DUT_REG|GEN_INS:27:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(5));

-- Location: LCCOMB_X37_Y25_N30
\DUT_REG|DUT_READREG2_MUX|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(5))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux26~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~8_combout\);

-- Location: FF_X39_Y29_N3
\DUT_REG|GEN_INS:17:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(5));

-- Location: FF_X39_Y29_N1
\DUT_REG|GEN_INS:21:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(5));

-- Location: LCCOMB_X39_Y29_N2
\DUT_REG|DUT_READREG2_MUX|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(5)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\);

-- Location: FF_X38_Y29_N21
\DUT_REG|GEN_INS:29:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(5));

-- Location: FF_X38_Y29_N3
\DUT_REG|GEN_INS:25:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(5));

-- Location: LCCOMB_X38_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(5))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux26~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~3_combout\);

-- Location: FF_X41_Y31_N19
\DUT_REG|GEN_INS:20:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(5));

-- Location: FF_X41_Y31_N5
\DUT_REG|GEN_INS:28:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(5));

-- Location: FF_X42_Y31_N31
\DUT_REG|GEN_INS:16:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(5));

-- Location: FF_X42_Y31_N21
\DUT_REG|GEN_INS:24:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(5));

-- Location: LCCOMB_X42_Y31_N30
\DUT_REG|DUT_READREG2_MUX|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\);

-- Location: LCCOMB_X41_Y31_N4
\DUT_REG|DUT_READREG2_MUX|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(5)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(5))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(5),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~5_combout\);

-- Location: LCCOMB_X42_Y29_N14
\DUT_REG|DUT_READREG2_MUX|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & \DUT_REG|DUT_READREG2_MUX|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\);

-- Location: FF_X47_Y26_N27
\DUT_REG|GEN_INS:18:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(5));

-- Location: FF_X46_Y26_N9
\DUT_REG|GEN_INS:26:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(5));

-- Location: LCCOMB_X47_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\);

-- Location: FF_X46_Y26_N27
\DUT_REG|GEN_INS:30:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(5));

-- Location: FF_X47_Y26_N17
\DUT_REG|GEN_INS:22:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(5));

-- Location: LCCOMB_X46_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux26~0_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~1_combout\);

-- Location: LCCOMB_X45_Y29_N24
\DUT_REG|DUT_READREG2_MUX|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux26~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux26~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux26~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux26~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux26~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~9_combout\);

-- Location: LCCOMB_X41_Y25_N30
\DUT_REG|DUT_READREG2_MUX|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux26~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux26~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux26~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\);

-- Location: LCCOMB_X41_Y25_N12
\DUT_ALU_IN1_MUX|OUTPUT[5]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_SEX|OUTPUT[5]~10_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\);

-- Location: FF_X42_Y27_N27
\DUT_REG|GEN_INS:3:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(4));

-- Location: FF_X41_Y27_N31
\DUT_REG|GEN_INS:2:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(4));

-- Location: FF_X42_Y27_N17
\DUT_REG|GEN_INS:1:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(4));

-- Location: FF_X41_Y27_N17
\DUT_REG|GEN_INS:0:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(4));

-- Location: LCCOMB_X42_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(4))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\);

-- Location: LCCOMB_X41_Y27_N30
\DUT_REG|DUT_READREG1_MUX|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(4))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(4)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(4),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(4),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~15_combout\);

-- Location: FF_X44_Y28_N23
\DUT_REG|GEN_INS:4:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(4));

-- Location: FF_X44_Y29_N1
\DUT_REG|GEN_INS:6:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(4));

-- Location: LCCOMB_X44_Y28_N6
\DUT_REG|DUT_READREG1_MUX|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\);

-- Location: FF_X44_Y28_N1
\DUT_REG|GEN_INS:7:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(4));

-- Location: FF_X44_Y29_N27
\DUT_REG|GEN_INS:5:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(4));

-- Location: LCCOMB_X44_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(4))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~13_combout\);

-- Location: LCCOMB_X45_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux27~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\);

-- Location: FF_X44_Y26_N27
\DUT_REG|GEN_INS:15:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(4));

-- Location: FF_X44_Y24_N19
\DUT_REG|GEN_INS:13:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(4));

-- Location: FF_X44_Y26_N1
\DUT_REG|GEN_INS:14:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(4));

-- Location: FF_X45_Y24_N7
\DUT_REG|GEN_INS:12:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(4));

-- Location: LCCOMB_X44_Y26_N0
\DUT_REG|DUT_READREG1_MUX|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\);

-- Location: LCCOMB_X44_Y24_N18
\DUT_REG|DUT_READREG1_MUX|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(4))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(4)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(4),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~18_combout\);

-- Location: FF_X51_Y26_N9
\DUT_REG|GEN_INS:8:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(4));

-- Location: FF_X51_Y26_N15
\DUT_REG|GEN_INS:9:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(4));

-- Location: LCCOMB_X51_Y26_N14
\DUT_REG|DUT_READREG1_MUX|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(4),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\);

-- Location: FF_X45_Y25_N1
\DUT_REG|GEN_INS:10:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(4));

-- Location: FF_X46_Y29_N27
\DUT_REG|GEN_INS:11:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(4));

-- Location: LCCOMB_X45_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(4)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(4))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux27~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~11_combout\);

-- Location: LCCOMB_X45_Y25_N6
\DUT_REG|DUT_READREG1_MUX|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux27~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & \DUT_REG|DUT_READREG1_MUX|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~16_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux27~18_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~19_combout\);

-- Location: FF_X36_Y25_N19
\DUT_REG|GEN_INS:23:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(4));

-- Location: LCCOMB_X36_Y25_N18
\DUT_REG|DUT_READREG1_MUX|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\);

-- Location: FF_X37_Y25_N3
\DUT_REG|GEN_INS:31:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(4));

-- Location: FF_X37_Y25_N17
\DUT_REG|GEN_INS:27:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(4));

-- Location: LCCOMB_X37_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(4)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\ & 
-- (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(4) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~7_combout\,
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~8_combout\);

-- Location: FF_X49_Y26_N17
\DUT_REG|GEN_INS:30:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(4));

-- Location: FF_X47_Y26_N29
\DUT_REG|GEN_INS:22:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(4));

-- Location: FF_X49_Y26_N23
\DUT_REG|GEN_INS:26:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(4));

-- Location: FF_X47_Y26_N31
\DUT_REG|GEN_INS:18:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(4));

-- Location: LCCOMB_X49_Y26_N22
\DUT_REG|DUT_READREG1_MUX|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\);

-- Location: LCCOMB_X47_Y26_N28
\DUT_REG|DUT_READREG1_MUX|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(4))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(4)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(4),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(4),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~1_combout\);

-- Location: FF_X43_Y25_N15
\DUT_REG|GEN_INS:17:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(4));

-- Location: FF_X43_Y25_N5
\DUT_REG|GEN_INS:21:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(4));

-- Location: LCCOMB_X43_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\);

-- Location: FF_X44_Y25_N13
\DUT_REG|GEN_INS:29:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(4));

-- Location: LCCOMB_X44_Y25_N10
\DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder_combout\);

-- Location: FF_X44_Y25_N11
\DUT_REG|GEN_INS:25:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(4));

-- Location: LCCOMB_X44_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(4))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~3_combout\);

-- Location: FF_X42_Y31_N19
\DUT_REG|GEN_INS:16:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(4));

-- Location: FF_X42_Y31_N9
\DUT_REG|GEN_INS:24:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(4));

-- Location: LCCOMB_X42_Y31_N8
\DUT_REG|DUT_READREG1_MUX|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\);

-- Location: FF_X46_Y29_N17
\DUT_REG|GEN_INS:20:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(4));

-- Location: FF_X47_Y29_N3
\DUT_REG|GEN_INS:28:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(4));

-- Location: LCCOMB_X46_Y29_N16
\DUT_REG|DUT_READREG1_MUX|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(4)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(4))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux27~4_combout\,
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~5_combout\);

-- Location: LCCOMB_X45_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~3_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\);

-- Location: LCCOMB_X45_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux27~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux27~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux27~8_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux27~1_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~9_combout\);

-- Location: LCCOMB_X45_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux27~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux27~19_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux27~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\);

-- Location: FF_X45_Y25_N23
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(4));

-- Location: LCCOMB_X45_Y25_N22
\DUT_ALU_IN0_MUX|OUTPUT[4]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux27~20_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(4),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\);

-- Location: LCCOMB_X45_Y25_N18
\DUT_ALU_IN0_MUX|OUTPUT[4]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\ & ((\DUT_WB_MUX|OUTPUT[4]~4_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4))))) # 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4),
	datac => \DUT_ALU_IN0_MUX|OUTPUT[4]~85_combout\,
	datad => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\);

-- Location: LCCOMB_X38_Y26_N2
\DUT_SEX|OUTPUT[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[3]~12_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(3)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	datab => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(3),
	datad => \Pipeline~input_o\,
	combout => \DUT_SEX|OUTPUT[3]~12_combout\);

-- Location: FF_X37_Y25_N7
\DUT_REG|GEN_INS:31:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(3));

-- Location: FF_X37_Y26_N13
\DUT_REG|GEN_INS:23:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(3));

-- Location: FF_X37_Y26_N31
\DUT_REG|GEN_INS:19:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(3));

-- Location: FF_X37_Y25_N21
\DUT_REG|GEN_INS:27:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(3));

-- Location: LCCOMB_X37_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(3)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(3) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(3),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\);

-- Location: LCCOMB_X37_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(3))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(3)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(3),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~8_combout\);

-- Location: FF_X43_Y25_N19
\DUT_REG|GEN_INS:17:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(3));

-- Location: FF_X38_Y29_N23
\DUT_REG|GEN_INS:25:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(3));

-- Location: LCCOMB_X38_Y29_N22
\DUT_REG|DUT_READREG1_MUX|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(3)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(3) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\);

-- Location: FF_X43_Y25_N17
\DUT_REG|GEN_INS:21:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(3));

-- Location: FF_X38_Y29_N25
\DUT_REG|GEN_INS:29:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(3));

-- Location: LCCOMB_X43_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~1_combout\);

-- Location: FF_X42_Y31_N15
\DUT_REG|GEN_INS:16:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(3));

-- Location: FF_X41_Y31_N23
\DUT_REG|GEN_INS:20:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(3));

-- Location: LCCOMB_X41_Y31_N22
\DUT_REG|DUT_READREG1_MUX|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(3)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\);

-- Location: FF_X42_Y31_N5
\DUT_REG|GEN_INS:24:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(3));

-- Location: FF_X41_Y31_N9
\DUT_REG|GEN_INS:28:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(3));

-- Location: LCCOMB_X42_Y31_N4
\DUT_REG|DUT_READREG1_MUX|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(3)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(3))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~5_combout\);

-- Location: FF_X45_Y26_N29
\DUT_REG|GEN_INS:22:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(3));

-- Location: LCCOMB_X46_Y26_N0
\DUT_REG|DUT_READREG1_MUX|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(3)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\);

-- Location: FF_X46_Y26_N23
\DUT_REG|GEN_INS:30:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(3));

-- Location: FF_X46_Y26_N29
\DUT_REG|GEN_INS:26:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(3));

-- Location: LCCOMB_X46_Y26_N22
\DUT_REG|DUT_READREG1_MUX|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~3_combout\);

-- Location: LCCOMB_X39_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~5_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\);

-- Location: LCCOMB_X39_Y24_N14
\DUT_REG|DUT_READREG1_MUX|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux28~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux28~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~9_combout\);

-- Location: FF_X44_Y30_N17
\DUT_REG|GEN_INS:3:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(3));

-- Location: FF_X45_Y30_N17
\DUT_REG|GEN_INS:1:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(3));

-- Location: FF_X44_Y30_N15
\DUT_REG|GEN_INS:2:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(3));

-- Location: FF_X45_Y30_N11
\DUT_REG|GEN_INS:0:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(3));

-- Location: LCCOMB_X44_Y30_N14
\DUT_REG|DUT_READREG1_MUX|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\);

-- Location: LCCOMB_X45_Y30_N16
\DUT_REG|DUT_READREG1_MUX|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(3))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\ & 
-- ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(3)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(3),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~15_combout\);

-- Location: FF_X51_Y29_N21
\DUT_REG|GEN_INS:10:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(3));

-- Location: FF_X51_Y26_N29
\DUT_REG|GEN_INS:8:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(3));

-- Location: LCCOMB_X51_Y26_N26
\DUT_REG|DUT_READREG1_MUX|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\);

-- Location: FF_X51_Y26_N11
\DUT_REG|GEN_INS:9:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(3));

-- Location: FF_X51_Y29_N31
\DUT_REG|GEN_INS:11:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(3));

-- Location: LCCOMB_X51_Y29_N30
\DUT_REG|DUT_READREG1_MUX|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(3)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(3) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~12_combout\,
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(3),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~13_combout\);

-- Location: LCCOMB_X39_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~15_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux28~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\);

-- Location: FF_X44_Y28_N11
\DUT_REG|GEN_INS:4:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(3));

-- Location: FF_X45_Y28_N21
\DUT_REG|GEN_INS:5:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(3));

-- Location: LCCOMB_X45_Y28_N20
\DUT_REG|DUT_READREG1_MUX|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(3)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(3),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\);

-- Location: FF_X39_Y24_N3
\DUT_REG|GEN_INS:6:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(3));

-- Location: FF_X44_Y28_N21
\DUT_REG|GEN_INS:7:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(3));

-- Location: LCCOMB_X39_Y24_N2
\DUT_REG|DUT_READREG1_MUX|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~11_combout\);

-- Location: FF_X44_Y24_N31
\DUT_REG|GEN_INS:15:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(3));

-- Location: FF_X40_Y24_N25
\DUT_REG|GEN_INS:14:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(3));

-- Location: FF_X44_Y24_N13
\DUT_REG|GEN_INS:13:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(3));

-- Location: FF_X40_Y24_N3
\DUT_REG|GEN_INS:12:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(3));

-- Location: LCCOMB_X44_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\);

-- Location: LCCOMB_X40_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(3))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(3)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(3),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~18_combout\);

-- Location: LCCOMB_X39_Y24_N18
\DUT_REG|DUT_READREG1_MUX|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux28~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux28~11_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~16_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~19_combout\);

-- Location: LCCOMB_X39_Y24_N10
\DUT_REG|DUT_READREG1_MUX|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux28~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux28~9_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux28~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\);

-- Location: FF_X39_Y24_N1
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(3));

-- Location: LCCOMB_X39_Y24_N0
\DUT_ALU_IN0_MUX|OUTPUT[3]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(3),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\);

-- Location: LCCOMB_X39_Y24_N6
\DUT_ALU_IN0_MUX|OUTPUT[3]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\ & (((\DUT_WB_MUX|OUTPUT[3]~3_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux28~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[3]~87_combout\,
	datac => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\);

-- Location: FF_X45_Y24_N17
\DUT_REG|GEN_INS:13:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(2));

-- Location: FF_X45_Y24_N27
\DUT_REG|GEN_INS:12:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(2));

-- Location: LCCOMB_X45_Y24_N26
\DUT_REG|DUT_READREG2_MUX|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(2)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(2) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(2),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\);

-- Location: FF_X44_Y26_N23
\DUT_REG|GEN_INS:15:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(2));

-- Location: FF_X44_Y26_N21
\DUT_REG|GEN_INS:14:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(2));

-- Location: LCCOMB_X44_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(2))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(2)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux29~17_combout\,
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~18_combout\);

-- Location: FF_X46_Y27_N13
\DUT_REG|GEN_INS:7:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(2));

-- Location: FF_X46_Y27_N11
\DUT_REG|GEN_INS:6:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(2));

-- Location: FF_X45_Y29_N5
\DUT_REG|GEN_INS:4:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(2));

-- Location: LCCOMB_X45_Y29_N18
\DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder_combout\);

-- Location: FF_X45_Y29_N19
\DUT_REG|GEN_INS:5:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(2));

-- Location: LCCOMB_X45_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(2))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\);

-- Location: LCCOMB_X46_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(2))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(2)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(2),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux29~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~11_combout\);

-- Location: FF_X43_Y28_N19
\DUT_REG|GEN_INS:0:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(2));

-- Location: FF_X43_Y28_N17
\DUT_REG|GEN_INS:2:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(2));

-- Location: LCCOMB_X43_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(2)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\);

-- Location: FF_X42_Y28_N9
\DUT_REG|GEN_INS:1:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(2));

-- Location: FF_X42_Y28_N3
\DUT_REG|GEN_INS:3:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(2));

-- Location: LCCOMB_X42_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(2)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(2) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~14_combout\,
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(2),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~15_combout\);

-- Location: FF_X49_Y28_N9
\DUT_REG|GEN_INS:8:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(2));

-- Location: FF_X50_Y28_N7
\DUT_REG|GEN_INS:10:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(2));

-- Location: LCCOMB_X49_Y28_N8
\DUT_REG|DUT_READREG2_MUX|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(2)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\);

-- Location: FF_X49_Y28_N3
\DUT_REG|GEN_INS:11:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(2));

-- Location: FF_X50_Y28_N29
\DUT_REG|GEN_INS:9:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(2));

-- Location: LCCOMB_X49_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(2))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(2)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux29~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~13_combout\);

-- Location: LCCOMB_X49_Y28_N12
\DUT_REG|DUT_READREG2_MUX|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux29~15_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux29~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\);

-- Location: LCCOMB_X49_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux29~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux29~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux29~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux29~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~19_combout\);

-- Location: FF_X50_Y27_N7
\DUT_REG|GEN_INS:18:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(2));

-- Location: FF_X50_Y27_N21
\DUT_REG|GEN_INS:22:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(2));

-- Location: LCCOMB_X50_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(2)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\);

-- Location: FF_X49_Y27_N19
\DUT_REG|GEN_INS:30:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(2));

-- Location: LCCOMB_X49_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~3_combout\);

-- Location: FF_X52_Y23_N13
\DUT_REG|GEN_INS:20:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(2));

-- Location: FF_X52_Y23_N31
\DUT_REG|GEN_INS:16:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(2));

-- Location: LCCOMB_X52_Y23_N30
\DUT_REG|DUT_READREG2_MUX|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(2)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(2) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\);

-- Location: FF_X55_Y23_N27
\DUT_REG|GEN_INS:28:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(2));

-- Location: FF_X55_Y23_N1
\DUT_REG|GEN_INS:24:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(2));

-- Location: LCCOMB_X55_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~5_combout\);

-- Location: LCCOMB_X45_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|DUT_READREG2_MUX|Mux29~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux29~3_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux29~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\);

-- Location: FF_X49_Y22_N9
\DUT_REG|GEN_INS:25:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(2));

-- Location: FF_X49_Y22_N19
\DUT_REG|GEN_INS:17:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(2));

-- Location: LCCOMB_X49_Y22_N18
\DUT_REG|DUT_READREG2_MUX|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(2)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(2) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(2),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\);

-- Location: FF_X50_Y23_N27
\DUT_REG|GEN_INS:21:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(2));

-- Location: FF_X50_Y23_N21
\DUT_REG|GEN_INS:29:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(2));

-- Location: LCCOMB_X50_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~1_combout\);

-- Location: FF_X40_Y26_N13
\DUT_REG|GEN_INS:27:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(2));

-- Location: FF_X40_Y26_N15
\DUT_REG|GEN_INS:19:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(2));

-- Location: LCCOMB_X40_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\);

-- Location: FF_X41_Y26_N23
\DUT_REG|GEN_INS:31:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(2));

-- Location: FF_X41_Y26_N21
\DUT_REG|GEN_INS:23:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(2));

-- Location: LCCOMB_X41_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~8_combout\);

-- Location: LCCOMB_X45_Y27_N20
\DUT_REG|DUT_READREG2_MUX|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux29~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux29~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux29~6_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux29~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux29~8_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~9_combout\);

-- Location: LCCOMB_X39_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux29~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux29~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux29~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\);

-- Location: LCCOMB_X39_Y23_N16
\DUT_SEX|OUTPUT[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[2]~13_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(2)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	datac => \Pipeline~input_o\,
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(2),
	combout => \DUT_SEX|OUTPUT[2]~13_combout\);

-- Location: LCCOMB_X39_Y23_N24
\DUT_ALU_IN1_MUX|OUTPUT[2]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_SEX|OUTPUT[2]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\,
	datad => \DUT_SEX|OUTPUT[2]~13_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\);

-- Location: LCCOMB_X36_Y21_N28
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder_combout\ = \DUT_ALU|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux31~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder_combout\);

-- Location: FF_X36_Y21_N29
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1));

-- Location: FF_X36_Y21_N3
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(1));

-- Location: LCCOMB_X36_Y21_N2
\DUT_WB_MUX|OUTPUT[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[1]~1_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux31~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(1),
	datad => \DUT_ALU|Mux31~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[1]~1_combout\);

-- Location: FF_X36_Y26_N17
\DUT_REG|GEN_INS:27:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(1));

-- Location: FF_X37_Y26_N3
\DUT_REG|GEN_INS:19:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(1));

-- Location: LCCOMB_X36_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\);

-- Location: FF_X37_Y26_N25
\DUT_REG|GEN_INS:23:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(1));

-- Location: FF_X36_Y26_N19
\DUT_REG|GEN_INS:31:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(1));

-- Location: LCCOMB_X37_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux30~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~8_combout\);

-- Location: FF_X46_Y30_N21
\DUT_REG|GEN_INS:26:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(1));

-- Location: FF_X46_Y30_N7
\DUT_REG|GEN_INS:30:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(1));

-- Location: FF_X47_Y26_N19
\DUT_REG|GEN_INS:18:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(1));

-- Location: FF_X47_Y26_N1
\DUT_REG|GEN_INS:22:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(1));

-- Location: LCCOMB_X47_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(1)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\);

-- Location: LCCOMB_X46_Y30_N6
\DUT_REG|DUT_READREG1_MUX|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~3_combout\);

-- Location: FF_X42_Y30_N29
\DUT_REG|GEN_INS:20:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(1));

-- Location: FF_X41_Y30_N31
\DUT_REG|GEN_INS:16:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(1));

-- Location: LCCOMB_X42_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\);

-- Location: FF_X41_Y30_N13
\DUT_REG|GEN_INS:24:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(1));

-- Location: FF_X42_Y30_N23
\DUT_REG|GEN_INS:28:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(1));

-- Location: LCCOMB_X41_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~5_combout\);

-- Location: LCCOMB_X41_Y29_N14
\DUT_REG|DUT_READREG1_MUX|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux30~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\);

-- Location: FF_X38_Y29_N29
\DUT_REG|GEN_INS:29:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(1));

-- Location: FF_X39_Y29_N13
\DUT_REG|GEN_INS:21:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(1));

-- Location: FF_X39_Y29_N15
\DUT_REG|GEN_INS:17:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(1));

-- Location: FF_X38_Y29_N19
\DUT_REG|GEN_INS:25:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(1));

-- Location: LCCOMB_X38_Y29_N18
\DUT_REG|DUT_READREG1_MUX|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(1)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(1) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\);

-- Location: LCCOMB_X39_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~1_combout\);

-- Location: LCCOMB_X41_Y29_N16
\DUT_REG|DUT_READREG1_MUX|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux30~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|DUT_READREG1_MUX|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux30~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~6_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~1_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~9_combout\);

-- Location: FF_X41_Y29_N13
\DUT_REG|GEN_INS:0:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(1));

-- Location: FF_X42_Y29_N1
\DUT_REG|GEN_INS:2:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(1));

-- Location: LCCOMB_X42_Y29_N0
\DUT_REG|DUT_READREG1_MUX|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(1)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(1) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\);

-- Location: FF_X41_Y29_N3
\DUT_REG|GEN_INS:1:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(1));

-- Location: FF_X42_Y29_N27
\DUT_REG|GEN_INS:3:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(1));

-- Location: LCCOMB_X41_Y29_N2
\DUT_REG|DUT_READREG1_MUX|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~14_combout\,
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~15_combout\);

-- Location: FF_X51_Y29_N17
\DUT_REG|GEN_INS:10:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(1));

-- Location: FF_X51_Y26_N25
\DUT_REG|GEN_INS:8:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(1));

-- Location: LCCOMB_X51_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(1),
	datab => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(1),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\);

-- Location: FF_X51_Y29_N11
\DUT_REG|GEN_INS:11:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(1));

-- Location: FF_X51_Y26_N31
\DUT_REG|GEN_INS:9:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(1));

-- Location: LCCOMB_X51_Y29_N10
\DUT_REG|DUT_READREG1_MUX|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~13_combout\);

-- Location: LCCOMB_X41_Y29_N26
\DUT_REG|DUT_READREG1_MUX|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux30~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux30~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux30~15_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux30~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\);

-- Location: FF_X40_Y27_N1
\DUT_REG|GEN_INS:15:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(1));

-- Location: FF_X40_Y24_N5
\DUT_REG|GEN_INS:14:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(1));

-- Location: FF_X40_Y27_N7
\DUT_REG|GEN_INS:13:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(1));

-- Location: FF_X40_Y24_N15
\DUT_REG|GEN_INS:12:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(1));

-- Location: LCCOMB_X40_Y27_N6
\DUT_REG|DUT_READREG1_MUX|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\);

-- Location: LCCOMB_X40_Y24_N4
\DUT_REG|DUT_READREG1_MUX|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~18_combout\);

-- Location: FF_X45_Y27_N9
\DUT_REG|GEN_INS:7:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(1));

-- Location: FF_X44_Y29_N15
\DUT_REG|GEN_INS:6:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(1));

-- Location: FF_X44_Y29_N13
\DUT_REG|GEN_INS:5:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(1));

-- Location: FF_X45_Y27_N7
\DUT_REG|GEN_INS:4:REGX|REG_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(1));

-- Location: LCCOMB_X44_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\);

-- Location: LCCOMB_X44_Y29_N14
\DUT_REG|DUT_READREG1_MUX|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~11_combout\);

-- Location: LCCOMB_X41_Y29_N28
\DUT_REG|DUT_READREG1_MUX|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux30~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux30~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux30~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~19_combout\);

-- Location: LCCOMB_X40_Y19_N26
\DUT_REG|DUT_READREG1_MUX|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux30~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux30~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux30~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\);

-- Location: FF_X40_Y19_N31
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(1));

-- Location: LCCOMB_X40_Y19_N30
\DUT_ALU_IN0_MUX|OUTPUT[1]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1)) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(1) & !\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1),
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(1),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\);

-- Location: LCCOMB_X40_Y19_N6
\DUT_ALU_IN0_MUX|OUTPUT[1]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\ & (((\DUT_WB_MUX|OUTPUT[1]~1_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[1]~91_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux30~20_combout\,
	datad => \DUT_WB_MUX|OUTPUT[1]~1_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\);

-- Location: FF_X40_Y19_N21
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(0));

-- Location: LCCOMB_X40_Y19_N20
\DUT_WB_MUX|OUTPUT[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[0]~0_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux32~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(0),
	datad => \DUT_ALU|Mux32~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[0]~0_combout\);

-- Location: FF_X45_Y24_N31
\DUT_REG|GEN_INS:12:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(0));

-- Location: FF_X45_Y24_N13
\DUT_REG|GEN_INS:13:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(0));

-- Location: LCCOMB_X45_Y24_N30
\DUT_REG|DUT_READREG2_MUX|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(0))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\);

-- Location: FF_X45_Y23_N15
\DUT_REG|GEN_INS:15:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(0));

-- Location: FF_X45_Y23_N13
\DUT_REG|GEN_INS:14:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(0));

-- Location: LCCOMB_X45_Y23_N14
\DUT_REG|DUT_READREG2_MUX|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~17_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~18_combout\);

-- Location: FF_X47_Y20_N5
\DUT_REG|GEN_INS:5:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(0));

-- Location: FF_X46_Y20_N7
\DUT_REG|GEN_INS:4:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(0));

-- Location: LCCOMB_X46_Y20_N6
\DUT_REG|DUT_READREG2_MUX|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\);

-- Location: FF_X46_Y20_N21
\DUT_REG|GEN_INS:6:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(0));

-- Location: FF_X47_Y20_N7
\DUT_REG|GEN_INS:7:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(0));

-- Location: LCCOMB_X46_Y20_N20
\DUT_REG|DUT_READREG2_MUX|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~11_combout\);

-- Location: FF_X49_Y24_N25
\DUT_REG|GEN_INS:2:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(0));

-- Location: FF_X49_Y24_N19
\DUT_REG|GEN_INS:0:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(0));

-- Location: LCCOMB_X49_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(0)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(0) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\);

-- Location: FF_X50_Y24_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(0));

-- Location: FF_X50_Y24_N25
\DUT_REG|GEN_INS:1:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(0));

-- Location: LCCOMB_X50_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~15_combout\);

-- Location: FF_X51_Y25_N29
\DUT_REG|GEN_INS:9:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(0));

-- Location: FF_X51_Y24_N21
\DUT_REG|GEN_INS:11:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(0));

-- Location: FF_X51_Y25_N31
\DUT_REG|GEN_INS:10:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(0));

-- Location: FF_X51_Y24_N19
\DUT_REG|GEN_INS:8:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(0));

-- Location: LCCOMB_X51_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(0)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(0) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\);

-- Location: LCCOMB_X51_Y24_N20
\DUT_REG|DUT_READREG2_MUX|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(0)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(0))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~13_combout\);

-- Location: LCCOMB_X51_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # (\DUT_REG|DUT_READREG2_MUX|Mux31~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux31~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\);

-- Location: LCCOMB_X50_Y23_N30
\DUT_REG|DUT_READREG2_MUX|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux31~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux31~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~19_combout\);

-- Location: FF_X50_Y25_N25
\DUT_REG|GEN_INS:23:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(0));

-- Location: FF_X50_Y25_N3
\DUT_REG|GEN_INS:31:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(0));

-- Location: FF_X49_Y25_N19
\DUT_REG|GEN_INS:19:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(0));

-- Location: FF_X49_Y25_N25
\DUT_REG|GEN_INS:27:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(0));

-- Location: LCCOMB_X49_Y25_N18
\DUT_REG|DUT_READREG2_MUX|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(0))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\);

-- Location: LCCOMB_X50_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(0)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(0))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~8_combout\);

-- Location: FF_X49_Y30_N27
\DUT_REG|GEN_INS:18:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(0));

-- Location: FF_X49_Y30_N1
\DUT_REG|GEN_INS:22:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(0));

-- Location: LCCOMB_X49_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(0))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\);

-- Location: FF_X49_Y27_N7
\DUT_REG|GEN_INS:30:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(0));

-- Location: FF_X49_Y27_N29
\DUT_REG|GEN_INS:26:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(0));

-- Location: LCCOMB_X49_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~3_combout\);

-- Location: FF_X54_Y23_N19
\DUT_REG|GEN_INS:16:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(0));

-- Location: FF_X54_Y23_N9
\DUT_REG|GEN_INS:20:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(0));

-- Location: LCCOMB_X54_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(0)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\);

-- Location: FF_X55_Y23_N31
\DUT_REG|GEN_INS:28:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(0));

-- Location: FF_X55_Y23_N29
\DUT_REG|GEN_INS:24:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(0));

-- Location: LCCOMB_X55_Y23_N30
\DUT_REG|DUT_READREG2_MUX|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(0))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(0)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~5_combout\);

-- Location: LCCOMB_X50_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|DUT_READREG2_MUX|Mux31~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux31~3_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\);

-- Location: LCCOMB_X51_Y22_N10
\DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder_combout\);

-- Location: FF_X51_Y22_N11
\DUT_REG|GEN_INS:25:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(0));

-- Location: FF_X51_Y22_N29
\DUT_REG|GEN_INS:17:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(0));

-- Location: LCCOMB_X51_Y22_N28
\DUT_REG|DUT_READREG2_MUX|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(0)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(0) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\);

-- Location: FF_X52_Y25_N19
\DUT_REG|GEN_INS:29:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(0));

-- Location: FF_X52_Y25_N17
\DUT_REG|GEN_INS:21:REGX|REG_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(0));

-- Location: LCCOMB_X52_Y25_N16
\DUT_REG|DUT_READREG2_MUX|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(0)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(0) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux31~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~1_combout\);

-- Location: LCCOMB_X52_Y25_N28
\DUT_REG|DUT_READREG2_MUX|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux31~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux31~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~8_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux31~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux31~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~9_combout\);

-- Location: LCCOMB_X40_Y19_N22
\DUT_REG|DUT_READREG2_MUX|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux31~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux31~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\);

-- Location: LCCOMB_X40_Y19_N18
\DUT_SEX|OUTPUT[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[0]~15_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(0)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	datab => \Pipeline~input_o\,
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(0),
	combout => \DUT_SEX|OUTPUT[0]~15_combout\);

-- Location: LCCOMB_X40_Y19_N16
\DUT_ALU_IN1_MUX|OUTPUT[0]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\)) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_SEX|OUTPUT[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_SEX|OUTPUT[0]~15_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\);

-- Location: LCCOMB_X46_Y20_N30
\DUT_REG|DUT_READREG1_MUX|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(0)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\);

-- Location: LCCOMB_X47_Y20_N6
\DUT_REG|DUT_READREG1_MUX|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(0)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(0))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~13_combout\);

-- Location: LCCOMB_X50_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(0)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\);

-- Location: LCCOMB_X49_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(0))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(0)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~15_combout\);

-- Location: LCCOMB_X49_Y24_N30
\DUT_REG|DUT_READREG1_MUX|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|DUT_READREG1_MUX|Mux31~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux31~13_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\);

-- Location: LCCOMB_X45_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(0)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\);

-- Location: LCCOMB_X45_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(0))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(0)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~18_combout\);

-- Location: LCCOMB_X51_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\);

-- Location: LCCOMB_X51_Y25_N30
\DUT_REG|DUT_READREG1_MUX|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(0))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(0)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~11_combout\);

-- Location: LCCOMB_X49_Y24_N0
\DUT_REG|DUT_READREG1_MUX|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux31~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux31~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux31~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~19_combout\);

-- Location: LCCOMB_X49_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(0))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\);

-- Location: LCCOMB_X49_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(0)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\ & 
-- (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(0) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux31~0_combout\,
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~1_combout\);

-- Location: LCCOMB_X50_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(0))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(0),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\);

-- Location: LCCOMB_X49_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(0)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\ & 
-- (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(0) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(0),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux31~7_combout\,
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~8_combout\);

-- Location: LCCOMB_X52_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(0)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(0),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(0),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\);

-- Location: LCCOMB_X52_Y25_N18
\DUT_REG|DUT_READREG1_MUX|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(0)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(0))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(0),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~3_combout\);

-- Location: LCCOMB_X55_Y23_N28
\DUT_REG|DUT_READREG1_MUX|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(0)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(0) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(0),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\);

-- Location: LCCOMB_X54_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(0))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(0)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(0),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(0),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~5_combout\);

-- Location: LCCOMB_X49_Y24_N2
\DUT_REG|DUT_READREG1_MUX|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux31~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux31~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\);

-- Location: LCCOMB_X49_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux31~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux31~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux31~1_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux31~8_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~9_combout\);

-- Location: LCCOMB_X49_Y24_N26
\DUT_REG|DUT_READREG1_MUX|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux31~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux31~19_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux31~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\);

-- Location: FF_X40_Y19_N15
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(0));

-- Location: LCCOMB_X40_Y19_N14
\DUT_ALU_IN0_MUX|OUTPUT[0]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(0) & !\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux31~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(0),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\);

-- Location: LCCOMB_X40_Y19_N8
\DUT_ALU_IN0_MUX|OUTPUT[0]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\ & ((\DUT_WB_MUX|OUTPUT[0]~0_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0))))) # 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[0]~93_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0),
	datad => \DUT_WB_MUX|OUTPUT[0]~0_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\);

-- Location: LCCOMB_X43_Y22_N0
\DUT_ALU|Add0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~31_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ $ (VCC))) # (!\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ & VCC))
-- \DUT_ALU|Add0~32\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\,
	datad => VCC,
	combout => \DUT_ALU|Add0~31_combout\,
	cout => \DUT_ALU|Add0~32\);

-- Location: LCCOMB_X43_Y22_N2
\DUT_ALU|Add0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~33_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & (\DUT_ALU|Add0~32\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & (!\DUT_ALU|Add0~32\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & 
-- ((\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & (!\DUT_ALU|Add0~32\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & ((\DUT_ALU|Add0~32\) # (GND)))))
-- \DUT_ALU|Add0~34\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & !\DUT_ALU|Add0~32\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & ((!\DUT_ALU|Add0~32\) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~32\,
	combout => \DUT_ALU|Add0~33_combout\,
	cout => \DUT_ALU|Add0~34\);

-- Location: LCCOMB_X43_Y22_N4
\DUT_ALU|Add0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~35_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ $ (!\DUT_ALU|Add0~34\)))) # (GND)
-- \DUT_ALU|Add0~36\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\) # (!\DUT_ALU|Add0~34\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ & !\DUT_ALU|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~34\,
	combout => \DUT_ALU|Add0~35_combout\,
	cout => \DUT_ALU|Add0~36\);

-- Location: LCCOMB_X42_Y22_N0
\DUT_ALU|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~30_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ & ((GND) # (!\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ $ (GND)))
-- \DUT_ALU|Add1~31\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\) # (!\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\,
	datad => VCC,
	combout => \DUT_ALU|Add1~30_combout\,
	cout => \DUT_ALU|Add1~31\);

-- Location: LCCOMB_X42_Y22_N2
\DUT_ALU|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~32_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & (!\DUT_ALU|Add1~31\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & ((\DUT_ALU|Add1~31\) # (GND))))) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & (\DUT_ALU|Add1~31\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & (!\DUT_ALU|Add1~31\))))
-- \DUT_ALU|Add1~33\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & ((!\DUT_ALU|Add1~31\) # (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\ & !\DUT_ALU|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~31\,
	combout => \DUT_ALU|Add1~32_combout\,
	cout => \DUT_ALU|Add1~33\);

-- Location: LCCOMB_X42_Y22_N4
\DUT_ALU|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~34_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ $ (\DUT_ALU|Add1~33\)))) # (GND)
-- \DUT_ALU|Add1~35\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ & ((!\DUT_ALU|Add1~33\) # (!\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ & !\DUT_ALU|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~33\,
	combout => \DUT_ALU|Add1~34_combout\,
	cout => \DUT_ALU|Add1~35\);

-- Location: LCCOMB_X41_Y22_N14
\DUT_ALU|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux30~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~34_combout\,
	combout => \DUT_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X45_Y22_N0
\DUT_ALU|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux30~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux30~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~35_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Add0~35_combout\,
	datad => \DUT_ALU|Mux30~0_combout\,
	combout => \DUT_ALU|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y23_N28
\DUT_ALU|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux30~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux30~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\) # (\DUT_ALU|Mux30~1_combout\))) # 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\ & \DUT_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\,
	datac => \DUT_ALU_IN1_MUX|OUTPUT[2]~56_combout\,
	datad => \DUT_ALU|Mux30~1_combout\,
	combout => \DUT_ALU|Mux30~2_combout\);

-- Location: LCCOMB_X42_Y23_N30
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder_combout\ = \DUT_ALU|Mux30~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux30~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder_combout\);

-- Location: FF_X42_Y23_N31
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2));

-- Location: FF_X42_Y23_N13
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(2));

-- Location: LCCOMB_X42_Y23_N12
\DUT_WB_MUX|OUTPUT[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[2]~2_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux30~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(2),
	datad => \DUT_ALU|Mux30~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[2]~2_combout\);

-- Location: FF_X49_Y27_N17
\DUT_REG|GEN_INS:26:REGX|REG_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(2));

-- Location: LCCOMB_X49_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\);

-- Location: LCCOMB_X50_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~1_combout\);

-- Location: LCCOMB_X55_Y23_N0
\DUT_REG|DUT_READREG1_MUX|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(2)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(2) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\);

-- Location: LCCOMB_X52_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(2)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\ & 
-- (((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(2) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~4_combout\,
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(2),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~5_combout\);

-- Location: LCCOMB_X49_Y22_N6
\DUT_REG|DUT_READREG1_MUX|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\);

-- Location: LCCOMB_X50_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(2)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(2) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(2),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~3_combout\);

-- Location: LCCOMB_X52_Y23_N28
\DUT_REG|DUT_READREG1_MUX|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux29~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux29~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\);

-- Location: LCCOMB_X41_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(2)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(2) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\);

-- Location: LCCOMB_X40_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~8_combout\);

-- Location: LCCOMB_X52_Y23_N14
\DUT_REG|DUT_READREG1_MUX|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux29~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux29~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~1_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~6_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux29~8_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~9_combout\);

-- Location: LCCOMB_X50_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\);

-- Location: LCCOMB_X50_Y28_N6
\DUT_REG|DUT_READREG1_MUX|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(2)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(2))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~11_combout\);

-- Location: LCCOMB_X42_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(2))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\);

-- Location: LCCOMB_X43_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(2))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(2)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(2),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(2),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux29~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~15_combout\);

-- Location: LCCOMB_X45_Y29_N10
\DUT_REG|DUT_READREG1_MUX|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(2))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\);

-- Location: LCCOMB_X46_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(2)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(2) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(2),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~13_combout\);

-- Location: LCCOMB_X43_Y28_N22
\DUT_REG|DUT_READREG1_MUX|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux29~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux29~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux29~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\);

-- Location: LCCOMB_X44_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(2))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(2),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(2),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\);

-- Location: LCCOMB_X45_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(2)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(2) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(2),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(2),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~18_combout\);

-- Location: LCCOMB_X42_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux29~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux29~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~16_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux29~18_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~19_combout\);

-- Location: LCCOMB_X42_Y23_N26
\DUT_REG|DUT_READREG1_MUX|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux29~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux29~9_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux29~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\);

-- Location: FF_X42_Y23_N19
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(2));

-- Location: LCCOMB_X42_Y23_N18
\DUT_ALU_IN0_MUX|OUTPUT[2]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(2) & !\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux29~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(2),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\);

-- Location: LCCOMB_X42_Y23_N20
\DUT_ALU_IN0_MUX|OUTPUT[2]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\ & ((\DUT_WB_MUX|OUTPUT[2]~2_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2))))) # 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[2]~89_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2),
	datad => \DUT_WB_MUX|OUTPUT[2]~2_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[2]~90_combout\);

-- Location: LCCOMB_X42_Y22_N6
\DUT_ALU|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~36_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (!\DUT_ALU|Add1~35\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & ((\DUT_ALU|Add1~35\) # (GND))))) # (!\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (\DUT_ALU|Add1~35\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (!\DUT_ALU|Add1~35\))))
-- \DUT_ALU|Add1~37\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & ((!\DUT_ALU|Add1~35\) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & !\DUT_ALU|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~35\,
	combout => \DUT_ALU|Add1~36_combout\,
	cout => \DUT_ALU|Add1~37\);

-- Location: LCCOMB_X41_Y21_N4
\DUT_ALU|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux29~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~36_combout\,
	combout => \DUT_ALU|Mux29~0_combout\);

-- Location: LCCOMB_X43_Y22_N6
\DUT_ALU|Add0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~37_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (\DUT_ALU|Add0~36\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (!\DUT_ALU|Add0~36\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & (!\DUT_ALU|Add0~36\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & ((\DUT_ALU|Add0~36\) # (GND)))))
-- \DUT_ALU|Add0~38\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\ & !\DUT_ALU|Add0~36\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & ((!\DUT_ALU|Add0~36\) # (!\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~36\,
	combout => \DUT_ALU|Add0~37_combout\,
	cout => \DUT_ALU|Add0~38\);

-- Location: LCCOMB_X41_Y21_N14
\DUT_ALU|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux29~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux29~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Mux29~0_combout\,
	datad => \DUT_ALU|Add0~37_combout\,
	combout => \DUT_ALU|Mux29~1_combout\);

-- Location: LCCOMB_X39_Y24_N30
\DUT_ALU|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux29~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & ((\DUT_ALU|Mux29~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ & (\DUT_ALU|Mux29~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux29~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[3]~88_combout\,
	combout => \DUT_ALU|Mux29~2_combout\);

-- Location: FF_X39_Y24_N31
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3));

-- Location: FF_X39_Y24_N23
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(3));

-- Location: LCCOMB_X39_Y24_N22
\DUT_WB_MUX|OUTPUT[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[3]~3_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux29~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(3),
	datad => \DUT_ALU|Mux29~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[3]~3_combout\);

-- Location: FF_X45_Y26_N15
\DUT_REG|GEN_INS:18:REGX|REG_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[3]~3_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(3));

-- Location: LCCOMB_X45_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\);

-- Location: LCCOMB_X45_Y26_N28
\DUT_REG|DUT_READREG2_MUX|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(3)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(3))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~0_combout\,
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~1_combout\);

-- Location: LCCOMB_X37_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\);

-- Location: LCCOMB_X37_Y25_N6
\DUT_REG|DUT_READREG2_MUX|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux28~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~8_combout\);

-- Location: LCCOMB_X43_Y25_N18
\DUT_REG|DUT_READREG2_MUX|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\);

-- Location: LCCOMB_X38_Y29_N24
\DUT_REG|DUT_READREG2_MUX|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(3)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(3))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(3),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~3_combout\);

-- Location: LCCOMB_X42_Y31_N14
\DUT_REG|DUT_READREG2_MUX|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(3)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(3) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(3),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\);

-- Location: LCCOMB_X41_Y31_N8
\DUT_REG|DUT_READREG2_MUX|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(3)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(3))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(3),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(3),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~5_combout\);

-- Location: LCCOMB_X38_Y28_N8
\DUT_REG|DUT_READREG2_MUX|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & \DUT_REG|DUT_READREG2_MUX|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\);

-- Location: LCCOMB_X39_Y28_N16
\DUT_REG|DUT_READREG2_MUX|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux28~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux28~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux28~1_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~9_combout\);

-- Location: LCCOMB_X44_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(3)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(3) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(3),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\);

-- Location: LCCOMB_X44_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux28~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~13_combout\);

-- Location: LCCOMB_X45_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\);

-- Location: LCCOMB_X44_Y30_N16
\DUT_REG|DUT_READREG2_MUX|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(3))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(3)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~15_combout\);

-- Location: LCCOMB_X44_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux28~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\);

-- Location: LCCOMB_X51_Y26_N28
\DUT_REG|DUT_READREG2_MUX|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\);

-- Location: LCCOMB_X51_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(3)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\ & 
-- (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(3) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(3),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(3),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~11_combout\);

-- Location: LCCOMB_X40_Y24_N2
\DUT_REG|DUT_READREG2_MUX|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(3))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\);

-- Location: LCCOMB_X44_Y24_N30
\DUT_REG|DUT_READREG2_MUX|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(3))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux28~17_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(3),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(3),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~18_combout\);

-- Location: LCCOMB_X44_Y30_N28
\DUT_REG|DUT_READREG2_MUX|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux28~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux28~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux28~16_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux28~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux28~18_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~19_combout\);

-- Location: LCCOMB_X38_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux28~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux28~9_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\);

-- Location: LCCOMB_X38_Y26_N20
\DUT_ALU_IN1_MUX|OUTPUT[3]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_SEX|OUTPUT[3]~12_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[3]~55_combout\);

-- Location: LCCOMB_X43_Y22_N8
\DUT_ALU|Add0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~39_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ $ (!\DUT_ALU|Add0~38\)))) # (GND)
-- \DUT_ALU|Add0~40\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\) # (!\DUT_ALU|Add0~38\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ & !\DUT_ALU|Add0~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~38\,
	combout => \DUT_ALU|Add0~39_combout\,
	cout => \DUT_ALU|Add0~40\);

-- Location: LCCOMB_X42_Y22_N8
\DUT_ALU|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~38_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ $ (\DUT_ALU|Add1~37\)))) # (GND)
-- \DUT_ALU|Add1~39\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\ & !\DUT_ALU|Add1~37\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\) # (!\DUT_ALU|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~37\,
	combout => \DUT_ALU|Add1~38_combout\,
	cout => \DUT_ALU|Add1~39\);

-- Location: LCCOMB_X41_Y22_N16
\DUT_ALU|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux28~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & (\DUT_ALU|Add1~38_combout\ & !\DUT_ALU_CONTROL|ALU_CONTROL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datab => \DUT_ALU|Add1~38_combout\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux28~0_combout\);

-- Location: LCCOMB_X45_Y25_N26
\DUT_ALU|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux28~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux28~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~39_combout\,
	datad => \DUT_ALU|Mux28~0_combout\,
	combout => \DUT_ALU|Mux28~1_combout\);

-- Location: LCCOMB_X45_Y25_N20
\DUT_ALU|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux28~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux28~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ & ((\DUT_ALU|Mux28~1_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ & (\DUT_ALU|Mux28~1_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\,
	datac => \DUT_ALU|Mux28~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[4]~86_combout\,
	combout => \DUT_ALU|Mux28~2_combout\);

-- Location: LCCOMB_X45_Y25_N14
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder_combout\ = \DUT_ALU|Mux28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux28~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder_combout\);

-- Location: FF_X45_Y25_N15
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4));

-- Location: FF_X45_Y25_N17
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(4));

-- Location: LCCOMB_X45_Y25_N16
\DUT_WB_MUX|OUTPUT[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[4]~4_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux28~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(4),
	datad => \DUT_ALU|Mux28~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[4]~4_combout\);

-- Location: FF_X36_Y25_N5
\DUT_REG|GEN_INS:19:REGX|REG_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[4]~4_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(4));

-- Location: LCCOMB_X36_Y25_N4
\DUT_REG|DUT_READREG2_MUX|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\);

-- Location: LCCOMB_X37_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(4))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~8_combout\);

-- Location: LCCOMB_X42_Y31_N18
\DUT_REG|DUT_READREG2_MUX|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\);

-- Location: LCCOMB_X47_Y29_N2
\DUT_REG|DUT_READREG2_MUX|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(4))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(4)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~5_combout\);

-- Location: LCCOMB_X47_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\);

-- Location: LCCOMB_X49_Y26_N16
\DUT_REG|DUT_READREG2_MUX|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(4)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(4) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(4),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~2_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~3_combout\);

-- Location: LCCOMB_X47_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # (\DUT_REG|DUT_READREG2_MUX|Mux27~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux27~5_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\);

-- Location: LCCOMB_X43_Y25_N14
\DUT_REG|DUT_READREG2_MUX|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\);

-- Location: LCCOMB_X43_Y25_N4
\DUT_REG|DUT_READREG2_MUX|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(4))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(4)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(4),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~1_combout\);

-- Location: LCCOMB_X47_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux27~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux27~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux27~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~9_combout\);

-- Location: LCCOMB_X45_Y24_N6
\DUT_REG|DUT_READREG2_MUX|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(4)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(4) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\);

-- Location: LCCOMB_X44_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(4)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(4) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~17_combout\,
	datab => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~18_combout\);

-- Location: LCCOMB_X44_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(4)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\);

-- Location: LCCOMB_X44_Y29_N0
\DUT_REG|DUT_READREG2_MUX|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(4)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\ & 
-- (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(4))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~11_combout\);

-- Location: LCCOMB_X51_Y26_N8
\DUT_REG|DUT_READREG2_MUX|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(4))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\);

-- Location: LCCOMB_X46_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(4)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(4))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(4),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(4),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~13_combout\);

-- Location: LCCOMB_X41_Y27_N16
\DUT_REG|DUT_READREG2_MUX|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(4))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(4),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(4),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\);

-- Location: LCCOMB_X42_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(4)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(4) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~14_combout\,
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(4),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(4),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~15_combout\);

-- Location: LCCOMB_X42_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux27~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~13_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux27~15_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\);

-- Location: LCCOMB_X42_Y26_N28
\DUT_REG|DUT_READREG2_MUX|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux27~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux27~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux27~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~19_combout\);

-- Location: LCCOMB_X42_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux27~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~9_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux27~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\);

-- Location: LCCOMB_X36_Y22_N2
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder_combout\);

-- Location: FF_X36_Y22_N3
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(4));

-- Location: LCCOMB_X36_Y22_N28
\DUT_SEX|OUTPUT[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[4]~11_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(4)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	datac => \Pipeline~input_o\,
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(4),
	combout => \DUT_SEX|OUTPUT[4]~11_combout\);

-- Location: LCCOMB_X36_Y22_N14
\DUT_ALU_IN1_MUX|OUTPUT[4]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\)) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_SEX|OUTPUT[4]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\,
	datac => \DUT_SEX|OUTPUT[4]~11_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[4]~54_combout\);

-- Location: LCCOMB_X42_Y22_N10
\DUT_ALU|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~40_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & (!\DUT_ALU|Add1~39\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & (\DUT_ALU|Add1~39\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & 
-- ((\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & ((\DUT_ALU|Add1~39\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & (!\DUT_ALU|Add1~39\))))
-- \DUT_ALU|Add1~41\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & !\DUT_ALU|Add1~39\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\) # (!\DUT_ALU|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~39\,
	combout => \DUT_ALU|Add1~40_combout\,
	cout => \DUT_ALU|Add1~41\);

-- Location: LCCOMB_X41_Y22_N2
\DUT_ALU|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux27~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU|Add1~40_combout\) # (\DUT_ALU_CONTROL|ALU_CONTROL\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datab => \DUT_ALU|Add1~40_combout\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X43_Y22_N10
\DUT_ALU|Add0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~41_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & (\DUT_ALU|Add0~40\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & (!\DUT_ALU|Add0~40\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & (!\DUT_ALU|Add0~40\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & ((\DUT_ALU|Add0~40\) # (GND)))))
-- \DUT_ALU|Add0~42\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ & !\DUT_ALU|Add0~40\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & ((!\DUT_ALU|Add0~40\) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~40\,
	combout => \DUT_ALU|Add0~41_combout\,
	cout => \DUT_ALU|Add0~42\);

-- Location: LCCOMB_X41_Y22_N4
\DUT_ALU|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux27~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux27~0_combout\) # ((!\DUT_ALU|Mux18~0_combout\)))) # (!\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux18~0_combout\ & \DUT_ALU|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux27~0_combout\,
	datac => \DUT_ALU|Mux18~0_combout\,
	datad => \DUT_ALU|Add0~41_combout\,
	combout => \DUT_ALU|Mux27~1_combout\);

-- Location: LCCOMB_X44_Y21_N8
\DUT_ALU|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux27~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (\DUT_ALU|Mux27~1_combout\)) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU|Mux27~1_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\))) # 
-- (!\DUT_ALU|Mux27~1_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU|Mux27~1_combout\,
	datac => \DUT_ALU_IN1_MUX|OUTPUT[5]~84_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\,
	combout => \DUT_ALU|Mux27~2_combout\);

-- Location: FF_X44_Y21_N15
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_ALU|Mux27~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5));

-- Location: FF_X44_Y21_N13
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(5));

-- Location: LCCOMB_X44_Y21_N12
\DUT_WB_MUX|OUTPUT[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[5]~5_combout\ = (\Pipeline~input_o\ & (\DUT_ALU|Mux27~2_combout\)) # (!\Pipeline~input_o\ & ((\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_ALU|Mux27~2_combout\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(5),
	combout => \DUT_WB_MUX|OUTPUT[5]~5_combout\);

-- Location: FF_X44_Y24_N17
\DUT_REG|GEN_INS:15:REGX|REG_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(5));

-- Location: LCCOMB_X44_Y24_N6
\DUT_REG|DUT_READREG1_MUX|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(5)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\);

-- Location: LCCOMB_X40_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~18_combout\);

-- Location: LCCOMB_X45_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(5)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\);

-- Location: LCCOMB_X45_Y28_N10
\DUT_REG|DUT_READREG1_MUX|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(5),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~11_combout\);

-- Location: LCCOMB_X51_Y29_N0
\DUT_REG|DUT_READREG1_MUX|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(5)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(5) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(5),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\);

-- Location: LCCOMB_X50_Y29_N2
\DUT_REG|DUT_READREG1_MUX|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(5)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(5))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux26~12_combout\,
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~13_combout\);

-- Location: LCCOMB_X44_Y30_N30
\DUT_REG|DUT_READREG1_MUX|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(5))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\);

-- Location: LCCOMB_X43_Y29_N18
\DUT_REG|DUT_READREG1_MUX|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(5))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~15_combout\);

-- Location: LCCOMB_X43_Y26_N6
\DUT_REG|DUT_READREG1_MUX|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~15_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~13_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux26~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\);

-- Location: LCCOMB_X43_Y26_N0
\DUT_REG|DUT_READREG1_MUX|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux26~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux26~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux26~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~19_combout\);

-- Location: LCCOMB_X38_Y29_N2
\DUT_REG|DUT_READREG1_MUX|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(5)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(5) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\);

-- Location: LCCOMB_X39_Y29_N0
\DUT_REG|DUT_READREG1_MUX|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(5)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(5) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(5),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~1_combout\);

-- Location: LCCOMB_X37_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(5))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(5),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(5),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\);

-- Location: LCCOMB_X36_Y25_N22
\DUT_REG|DUT_READREG1_MUX|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~8_combout\);

-- Location: LCCOMB_X41_Y31_N18
\DUT_REG|DUT_READREG1_MUX|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(5)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\);

-- Location: LCCOMB_X42_Y31_N20
\DUT_REG|DUT_READREG1_MUX|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(5),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~5_combout\);

-- Location: LCCOMB_X47_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(5)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(5) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(5),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\);

-- Location: LCCOMB_X46_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(5))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\ & 
-- ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(5)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(5),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(5),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~3_combout\);

-- Location: LCCOMB_X43_Y26_N18
\DUT_REG|DUT_READREG1_MUX|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux26~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux26~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\);

-- Location: LCCOMB_X43_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux26~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux26~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux26~1_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux26~8_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~9_combout\);

-- Location: LCCOMB_X43_Y26_N26
\DUT_REG|DUT_READREG1_MUX|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux26~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux26~19_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux26~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\);

-- Location: FF_X43_Y26_N9
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(5));

-- Location: LCCOMB_X43_Y26_N8
\DUT_ALU_IN0_MUX|OUTPUT[5]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5)) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(5) & !\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(5),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\);

-- Location: LCCOMB_X43_Y26_N4
\DUT_ALU_IN0_MUX|OUTPUT[5]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\ & (((\DUT_WB_MUX|OUTPUT[5]~5_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux26~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[5]~83_combout\,
	datac => \DUT_WB_MUX|OUTPUT[5]~5_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[5]~84_combout\);

-- Location: LCCOMB_X42_Y22_N12
\DUT_ALU|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~42_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ $ (\DUT_ALU|Add1~41\)))) # (GND)
-- \DUT_ALU|Add1~43\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ & !\DUT_ALU|Add1~41\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\) # (!\DUT_ALU|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~41\,
	combout => \DUT_ALU|Add1~42_combout\,
	cout => \DUT_ALU|Add1~43\);

-- Location: LCCOMB_X44_Y22_N20
\DUT_ALU|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux26~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~42_combout\,
	combout => \DUT_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X43_Y22_N12
\DUT_ALU|Add0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~43_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ $ (!\DUT_ALU|Add0~42\)))) # (GND)
-- \DUT_ALU|Add0~44\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\) # (!\DUT_ALU|Add0~42\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ & !\DUT_ALU|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~42\,
	combout => \DUT_ALU|Add0~43_combout\,
	cout => \DUT_ALU|Add0~44\);

-- Location: LCCOMB_X44_Y22_N22
\DUT_ALU|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux26~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux26~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~43_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux26~0_combout\,
	datac => \DUT_ALU|Mux18~1_combout\,
	datad => \DUT_ALU|Add0~43_combout\,
	combout => \DUT_ALU|Mux26~1_combout\);

-- Location: LCCOMB_X44_Y20_N0
\DUT_ALU|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux26~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux26~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\) # (\DUT_ALU|Mux26~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\ & \DUT_ALU|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[6]~82_combout\,
	datad => \DUT_ALU|Mux26~1_combout\,
	combout => \DUT_ALU|Mux26~2_combout\);

-- Location: LCCOMB_X44_Y20_N8
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder_combout\ = \DUT_ALU|Mux26~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux26~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder_combout\);

-- Location: FF_X44_Y20_N9
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6));

-- Location: FF_X44_Y20_N5
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(6));

-- Location: LCCOMB_X44_Y20_N4
\DUT_WB_MUX|OUTPUT[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[6]~6_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux26~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(6),
	datad => \DUT_ALU|Mux26~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[6]~6_combout\);

-- Location: FF_X45_Y24_N5
\DUT_REG|GEN_INS:12:REGX|REG_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[6]~6_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(6));

-- Location: LCCOMB_X45_Y24_N4
\DUT_REG|DUT_READREG2_MUX|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(6))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\);

-- Location: LCCOMB_X44_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(6))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(6)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~17_combout\,
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~18_combout\);

-- Location: LCCOMB_X41_Y27_N12
\DUT_REG|DUT_READREG2_MUX|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(6))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\);

-- Location: LCCOMB_X42_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux25~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~15_combout\);

-- Location: LCCOMB_X51_Y26_N12
\DUT_REG|DUT_READREG2_MUX|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(6)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\);

-- Location: LCCOMB_X50_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(6)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(6) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux25~12_combout\,
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(6),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~13_combout\);

-- Location: LCCOMB_X42_Y26_N4
\DUT_REG|DUT_READREG2_MUX|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux25~15_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux25~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\);

-- Location: LCCOMB_X44_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\);

-- Location: LCCOMB_X44_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(6)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\ & 
-- (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(6))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~11_combout\);

-- Location: LCCOMB_X42_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux25~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & \DUT_REG|DUT_READREG2_MUX|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux25~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~16_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux25~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~19_combout\);

-- Location: LCCOMB_X39_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(6)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(6) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\);

-- Location: LCCOMB_X39_Y29_N8
\DUT_REG|DUT_READREG2_MUX|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(6)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(6) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux25~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(6),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~1_combout\);

-- Location: LCCOMB_X47_Y26_N6
\DUT_REG|DUT_READREG2_MUX|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(6)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\);

-- Location: LCCOMB_X49_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(6))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux25~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~3_combout\);

-- Location: LCCOMB_X42_Y31_N2
\DUT_REG|DUT_READREG2_MUX|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(6)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(6) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(6),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(6),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\);

-- Location: LCCOMB_X47_Y29_N24
\DUT_REG|DUT_READREG2_MUX|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(6))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(6)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~5_combout\);

-- Location: LCCOMB_X39_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux25~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux25~3_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux25~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\);

-- Location: LCCOMB_X40_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(6)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\);

-- Location: LCCOMB_X41_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(6))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(6)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~7_combout\,
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(6),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(6),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~8_combout\);

-- Location: LCCOMB_X39_Y29_N6
\DUT_REG|DUT_READREG2_MUX|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux25~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux25~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux25~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux25~8_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~9_combout\);

-- Location: LCCOMB_X42_Y26_N8
\DUT_REG|DUT_READREG2_MUX|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux25~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux25~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux25~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\);

-- Location: LCCOMB_X42_Y26_N2
\DUT_ALU_IN1_MUX|OUTPUT[6]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_SEX|OUTPUT[6]~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[6]~83_combout\);

-- Location: LCCOMB_X42_Y22_N14
\DUT_ALU|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~44_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & (!\DUT_ALU|Add1~43\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & (\DUT_ALU|Add1~43\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & 
-- ((\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & ((\DUT_ALU|Add1~43\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & (!\DUT_ALU|Add1~43\))))
-- \DUT_ALU|Add1~45\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & !\DUT_ALU|Add1~43\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\) # (!\DUT_ALU|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~43\,
	combout => \DUT_ALU|Add1~44_combout\,
	cout => \DUT_ALU|Add1~45\);

-- Location: LCCOMB_X44_Y22_N0
\DUT_ALU|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux25~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU|Add1~44_combout\) # (\DUT_ALU_CONTROL|ALU_CONTROL\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU|Add1~44_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux25~0_combout\);

-- Location: LCCOMB_X43_Y22_N14
\DUT_ALU|Add0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~45_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & (\DUT_ALU|Add0~44\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & (!\DUT_ALU|Add0~44\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & (!\DUT_ALU|Add0~44\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & ((\DUT_ALU|Add0~44\) # (GND)))))
-- \DUT_ALU|Add0~46\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\ & !\DUT_ALU|Add0~44\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & ((!\DUT_ALU|Add0~44\) # (!\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~44\,
	combout => \DUT_ALU|Add0~45_combout\,
	cout => \DUT_ALU|Add0~46\);

-- Location: LCCOMB_X44_Y22_N10
\DUT_ALU|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux25~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux25~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~45_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux25~0_combout\,
	datac => \DUT_ALU|Mux18~1_combout\,
	datad => \DUT_ALU|Add0~45_combout\,
	combout => \DUT_ALU|Mux25~1_combout\);

-- Location: LCCOMB_X47_Y23_N16
\DUT_ALU|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux25~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & ((\DUT_ALU|Mux25~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\ & (\DUT_ALU|Mux25~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[7]~82_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux25~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[7]~80_combout\,
	combout => \DUT_ALU|Mux25~2_combout\);

-- Location: LCCOMB_X47_Y23_N10
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder_combout\ = \DUT_ALU|Mux25~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux25~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder_combout\);

-- Location: FF_X47_Y23_N11
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7));

-- Location: LCCOMB_X38_Y22_N2
\DUT_BRANCH_ADDER|OUTPUT[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[2]~0_combout\ = (\DUT_PC_ADD4|PC_OUT[2]~0_combout\ & (\DUT_SEX|OUTPUT[2]~13_combout\ $ (VCC))) # (!\DUT_PC_ADD4|PC_OUT[2]~0_combout\ & (\DUT_SEX|OUTPUT[2]~13_combout\ & VCC))
-- \DUT_BRANCH_ADDER|OUTPUT[2]~1\ = CARRY((\DUT_PC_ADD4|PC_OUT[2]~0_combout\ & \DUT_SEX|OUTPUT[2]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[2]~0_combout\,
	datab => \DUT_SEX|OUTPUT[2]~13_combout\,
	datad => VCC,
	combout => \DUT_BRANCH_ADDER|OUTPUT[2]~0_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[2]~1\);

-- Location: LCCOMB_X38_Y22_N4
\DUT_BRANCH_ADDER|OUTPUT[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[3]~2_combout\ = (\DUT_PC_ADD4|PC_OUT[3]~2_combout\ & ((\DUT_SEX|OUTPUT[3]~12_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[2]~1\ & VCC)) # (!\DUT_SEX|OUTPUT[3]~12_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[2]~1\)))) # 
-- (!\DUT_PC_ADD4|PC_OUT[3]~2_combout\ & ((\DUT_SEX|OUTPUT[3]~12_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[2]~1\)) # (!\DUT_SEX|OUTPUT[3]~12_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[2]~1\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[3]~3\ = CARRY((\DUT_PC_ADD4|PC_OUT[3]~2_combout\ & (!\DUT_SEX|OUTPUT[3]~12_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[2]~1\)) # (!\DUT_PC_ADD4|PC_OUT[3]~2_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[2]~1\) # 
-- (!\DUT_SEX|OUTPUT[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[3]~2_combout\,
	datab => \DUT_SEX|OUTPUT[3]~12_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[2]~1\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[3]~2_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[3]~3\);

-- Location: LCCOMB_X38_Y22_N6
\DUT_BRANCH_ADDER|OUTPUT[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[4]~4_combout\ = ((\DUT_SEX|OUTPUT[4]~11_combout\ $ (\DUT_PC_ADD4|PC_OUT[4]~4_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[3]~3\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[4]~5\ = CARRY((\DUT_SEX|OUTPUT[4]~11_combout\ & ((\DUT_PC_ADD4|PC_OUT[4]~4_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[3]~3\))) # (!\DUT_SEX|OUTPUT[4]~11_combout\ & (\DUT_PC_ADD4|PC_OUT[4]~4_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[4]~11_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[4]~4_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[3]~3\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[4]~4_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[4]~5\);

-- Location: LCCOMB_X38_Y22_N8
\DUT_BRANCH_ADDER|OUTPUT[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[5]~6_combout\ = (\DUT_SEX|OUTPUT[5]~10_combout\ & ((\DUT_PC_ADD4|PC_OUT[5]~6_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[4]~5\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[5]~6_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[4]~5\)))) # 
-- (!\DUT_SEX|OUTPUT[5]~10_combout\ & ((\DUT_PC_ADD4|PC_OUT[5]~6_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[4]~5\)) # (!\DUT_PC_ADD4|PC_OUT[5]~6_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[4]~5\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[5]~7\ = CARRY((\DUT_SEX|OUTPUT[5]~10_combout\ & (!\DUT_PC_ADD4|PC_OUT[5]~6_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[4]~5\)) # (!\DUT_SEX|OUTPUT[5]~10_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[4]~5\) # 
-- (!\DUT_PC_ADD4|PC_OUT[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[5]~10_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[5]~6_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[4]~5\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[5]~6_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[5]~7\);

-- Location: LCCOMB_X38_Y22_N10
\DUT_BRANCH_ADDER|OUTPUT[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[6]~8_combout\ = ((\DUT_SEX|OUTPUT[6]~9_combout\ $ (\DUT_PC_ADD4|PC_OUT[6]~8_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[5]~7\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[6]~9\ = CARRY((\DUT_SEX|OUTPUT[6]~9_combout\ & ((\DUT_PC_ADD4|PC_OUT[6]~8_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[5]~7\))) # (!\DUT_SEX|OUTPUT[6]~9_combout\ & (\DUT_PC_ADD4|PC_OUT[6]~8_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[6]~9_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[6]~8_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[5]~7\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[6]~8_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[6]~9\);

-- Location: LCCOMB_X38_Y22_N12
\DUT_BRANCH_ADDER|OUTPUT[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[7]~10_combout\ = (\DUT_SEX|OUTPUT[7]~8_combout\ & ((\DUT_PC_ADD4|PC_OUT[7]~10_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[6]~9\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[7]~10_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[6]~9\)))) # 
-- (!\DUT_SEX|OUTPUT[7]~8_combout\ & ((\DUT_PC_ADD4|PC_OUT[7]~10_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[6]~9\)) # (!\DUT_PC_ADD4|PC_OUT[7]~10_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[6]~9\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[7]~11\ = CARRY((\DUT_SEX|OUTPUT[7]~8_combout\ & (!\DUT_PC_ADD4|PC_OUT[7]~10_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[6]~9\)) # (!\DUT_SEX|OUTPUT[7]~8_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[6]~9\) # 
-- (!\DUT_PC_ADD4|PC_OUT[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[7]~8_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[7]~10_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[6]~9\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[7]~10_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[7]~11\);

-- Location: LCCOMB_X43_Y20_N20
\DUT_JUMP_MUX|OUTPUT[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[7]~17_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(7),
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[7]~10_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[7]~17_combout\);

-- Location: LCCOMB_X43_Y20_N30
\DUT_JUMP_MUX|OUTPUT[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[7]~18_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[7]~17_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(7)))) # (!\DUT_JUMP_MUX|OUTPUT[7]~17_combout\ & (\DUT_PC_ADD4|PC_OUT[7]~10_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[7]~10_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(7),
	datad => \DUT_JUMP_MUX|OUTPUT[7]~17_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[7]~18_combout\);

-- Location: LCCOMB_X43_Y20_N28
\DUT_JUMP_MUX|OUTPUT[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[7]~19_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[7]~18_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(5),
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_JUMP_MUX|OUTPUT[7]~18_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[7]~19_combout\);

-- Location: FF_X43_Y20_N29
\DUT_PC|PC_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(7));

-- Location: LCCOMB_X39_Y23_N2
\DUT_JUMP_MUX|OUTPUT[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[6]~14_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[6]~8_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(6),
	combout => \DUT_JUMP_MUX|OUTPUT[6]~14_combout\);

-- Location: FF_X39_Y22_N11
\DUT_IF_DE_REG|IF_DE_PC_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[6]~8_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(6));

-- Location: FF_X39_Y23_N23
\DUT_DE_EX_REG|DE_EX_PC_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(6));

-- Location: FF_X39_Y23_N13
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(6));

-- Location: LCCOMB_X39_Y23_N12
\DUT_JUMP_MUX|OUTPUT[6]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[6]~15_combout\ = (\DUT_JUMP_MUX|OUTPUT[6]~14_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(6)) # (!\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[6]~14_combout\ & (\DUT_PC_ADD4|PC_OUT[6]~8_combout\ & 
-- ((\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[6]~8_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[6]~14_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(6),
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[6]~15_combout\);

-- Location: LCCOMB_X39_Y23_N8
\DUT_JUMP_MUX|OUTPUT[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[6]~16_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[6]~15_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(4),
	datac => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[6]~15_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[6]~16_combout\);

-- Location: FF_X39_Y23_N9
\DUT_PC|PC_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(6));

-- Location: LCCOMB_X47_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\);

-- Location: LCCOMB_X47_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~1_combout\);

-- Location: LCCOMB_X37_Y26_N2
\DUT_REG|DUT_READREG2_MUX|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\);

-- Location: LCCOMB_X36_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(1)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(1) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux30~7_combout\,
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~8_combout\);

-- Location: LCCOMB_X39_Y29_N14
\DUT_REG|DUT_READREG2_MUX|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\);

-- Location: LCCOMB_X38_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(1))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\ & 
-- ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(1)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux30~2_combout\,
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~3_combout\);

-- Location: LCCOMB_X41_Y30_N30
\DUT_REG|DUT_READREG2_MUX|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\);

-- Location: LCCOMB_X42_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux30~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~5_combout\);

-- Location: LCCOMB_X42_Y27_N12
\DUT_REG|DUT_READREG2_MUX|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux30~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux30~3_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\);

-- Location: LCCOMB_X42_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux30~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux30~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux30~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux30~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~9_combout\);

-- Location: LCCOMB_X45_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\);

-- Location: LCCOMB_X45_Y27_N8
\DUT_REG|DUT_READREG2_MUX|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(1),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~13_combout\);

-- Location: LCCOMB_X41_Y29_N12
\DUT_REG|DUT_READREG2_MUX|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(1))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\);

-- Location: LCCOMB_X42_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(1),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~15_combout\);

-- Location: LCCOMB_X42_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux30~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux30~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux30~15_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\);

-- Location: LCCOMB_X40_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(1)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(1) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(1),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\);

-- Location: LCCOMB_X40_Y27_N0
\DUT_REG|DUT_READREG2_MUX|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(1)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\ & 
-- (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(1) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(1),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux30~17_combout\,
	datac => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(1),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~18_combout\);

-- Location: LCCOMB_X51_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(1))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\);

-- Location: LCCOMB_X51_Y29_N16
\DUT_REG|DUT_READREG2_MUX|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(1)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(1))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux30~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(1),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(1),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~11_combout\);

-- Location: LCCOMB_X42_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux30~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux30~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux30~16_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux30~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~19_combout\);

-- Location: LCCOMB_X38_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux30~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux30~9_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux30~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\);

-- Location: LCCOMB_X34_Y18_N18
\DUT_SEX|OUTPUT[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[1]~14_combout\ = (\Pipeline~input_o\ & (\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(1))) # (!\Pipeline~input_o\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(1),
	datab => \Pipeline~input_o\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	combout => \DUT_SEX|OUTPUT[1]~14_combout\);

-- Location: LCCOMB_X38_Y26_N8
\DUT_ALU_IN1_MUX|OUTPUT[1]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\)) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_SEX|OUTPUT[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_SEX|OUTPUT[1]~14_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\);

-- Location: LCCOMB_X41_Y21_N28
\DUT_ALU|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux31~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~32_combout\,
	combout => \DUT_ALU|Mux31~0_combout\);

-- Location: LCCOMB_X41_Y21_N30
\DUT_ALU|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux31~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux31~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~33_combout\,
	datad => \DUT_ALU|Mux31~0_combout\,
	combout => \DUT_ALU|Mux31~1_combout\);

-- Location: LCCOMB_X36_Y21_N16
\DUT_ALU|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux31~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & ((\DUT_ALU|Mux31~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\ & (\DUT_ALU|Mux31~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[1]~57_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[1]~92_combout\,
	datad => \DUT_ALU|Mux31~1_combout\,
	combout => \DUT_ALU|Mux31~2_combout\);

-- Location: LCCOMB_X36_Y19_N8
\DUT_SEX|OUTPUT[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[14]~1_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(14)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(14),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(14),
	combout => \DUT_SEX|OUTPUT[14]~1_combout\);

-- Location: LCCOMB_X39_Y26_N8
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder_combout\ = \DUT_ALU|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux18~5_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder_combout\);

-- Location: FF_X39_Y26_N9
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14));

-- Location: FF_X39_Y26_N27
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(14));

-- Location: LCCOMB_X39_Y26_N26
\DUT_WB_MUX|OUTPUT[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[14]~14_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux18~5_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(14),
	datad => \DUT_ALU|Mux18~5_combout\,
	combout => \DUT_WB_MUX|OUTPUT[14]~14_combout\);

-- Location: FF_X36_Y26_N7
\DUT_REG|GEN_INS:27:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(14));

-- Location: FF_X36_Y26_N25
\DUT_REG|GEN_INS:31:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(14));

-- Location: FF_X36_Y25_N31
\DUT_REG|GEN_INS:23:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(14));

-- Location: FF_X36_Y25_N1
\DUT_REG|GEN_INS:19:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(14));

-- Location: LCCOMB_X36_Y25_N0
\DUT_REG|DUT_READREG2_MUX|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(14)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(14) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\);

-- Location: LCCOMB_X36_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(14),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~8_combout\);

-- Location: LCCOMB_X51_Y27_N8
\DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	combout => \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder_combout\);

-- Location: FF_X51_Y27_N9
\DUT_REG|GEN_INS:26:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(14));

-- Location: FF_X45_Y26_N7
\DUT_REG|GEN_INS:18:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(14));

-- Location: LCCOMB_X45_Y26_N6
\DUT_REG|DUT_READREG2_MUX|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\);

-- Location: FF_X45_Y26_N13
\DUT_REG|GEN_INS:22:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(14));

-- Location: FF_X46_Y26_N3
\DUT_REG|GEN_INS:30:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(14));

-- Location: LCCOMB_X45_Y26_N12
\DUT_REG|DUT_READREG2_MUX|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~1_combout\);

-- Location: FF_X52_Y23_N17
\DUT_REG|GEN_INS:20:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(14));

-- Location: FF_X42_Y31_N27
\DUT_REG|GEN_INS:24:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(14));

-- Location: FF_X52_Y23_N3
\DUT_REG|GEN_INS:16:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(14));

-- Location: LCCOMB_X52_Y23_N2
\DUT_REG|DUT_READREG2_MUX|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\);

-- Location: FF_X47_Y29_N27
\DUT_REG|GEN_INS:28:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(14));

-- Location: LCCOMB_X47_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(14)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(14) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(14),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~5_combout\);

-- Location: FF_X39_Y29_N11
\DUT_REG|GEN_INS:17:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(14));

-- Location: FF_X39_Y29_N17
\DUT_REG|GEN_INS:21:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(14));

-- Location: LCCOMB_X39_Y29_N10
\DUT_REG|DUT_READREG2_MUX|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(14)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\);

-- Location: FF_X38_Y29_N27
\DUT_REG|GEN_INS:29:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(14));

-- Location: FF_X38_Y29_N9
\DUT_REG|GEN_INS:25:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(14));

-- Location: LCCOMB_X38_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~3_combout\);

-- Location: LCCOMB_X45_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\);

-- Location: LCCOMB_X45_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux17~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux17~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~9_combout\);

-- Location: LCCOMB_X39_Y26_N0
\DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder_combout\);

-- Location: FF_X39_Y26_N1
\DUT_REG|GEN_INS:15:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(14));

-- Location: FF_X40_Y27_N13
\DUT_REG|GEN_INS:13:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(14));

-- Location: FF_X40_Y24_N19
\DUT_REG|GEN_INS:12:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(14));

-- Location: FF_X40_Y24_N1
\DUT_REG|GEN_INS:14:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(14));

-- Location: LCCOMB_X40_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(14))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\);

-- Location: LCCOMB_X40_Y27_N12
\DUT_REG|DUT_READREG2_MUX|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(14))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(14)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(14),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~18_combout\);

-- Location: LCCOMB_X52_Y28_N6
\DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	combout => \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder_combout\);

-- Location: FF_X52_Y28_N7
\DUT_REG|GEN_INS:9:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(14));

-- Location: FF_X51_Y26_N17
\DUT_REG|GEN_INS:8:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(14));

-- Location: LCCOMB_X51_Y26_N16
\DUT_REG|DUT_READREG2_MUX|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(14)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(14) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(14),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\);

-- Location: FF_X51_Y29_N5
\DUT_REG|GEN_INS:10:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(14));

-- Location: FF_X51_Y29_N7
\DUT_REG|GEN_INS:11:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(14));

-- Location: LCCOMB_X51_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~11_combout\);

-- Location: FF_X43_Y27_N13
\DUT_REG|GEN_INS:0:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(14));

-- Location: FF_X42_Y27_N15
\DUT_REG|GEN_INS:1:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(14));

-- Location: LCCOMB_X43_Y27_N12
\DUT_REG|DUT_READREG2_MUX|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(14)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\);

-- Location: FF_X42_Y27_N9
\DUT_REG|GEN_INS:3:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(14));

-- Location: FF_X43_Y27_N3
\DUT_REG|GEN_INS:2:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(14));

-- Location: LCCOMB_X42_Y27_N8
\DUT_REG|DUT_READREG2_MUX|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(14))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(14)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~15_combout\);

-- Location: FF_X45_Y28_N19
\DUT_REG|GEN_INS:6:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(14));

-- Location: FF_X44_Y28_N27
\DUT_REG|GEN_INS:4:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(14));

-- Location: LCCOMB_X44_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(14)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(14) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(14),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\);

-- Location: FF_X44_Y28_N29
\DUT_REG|GEN_INS:7:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(14));

-- Location: FF_X45_Y28_N25
\DUT_REG|GEN_INS:5:REGX|REG_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(14));

-- Location: LCCOMB_X44_Y28_N28
\DUT_REG|DUT_READREG2_MUX|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~13_combout\);

-- Location: LCCOMB_X40_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # (\DUT_REG|DUT_READREG2_MUX|Mux17~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux17~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\);

-- Location: LCCOMB_X40_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux17~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux17~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux17~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~11_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~19_combout\);

-- Location: LCCOMB_X36_Y22_N24
\DUT_REG|DUT_READREG2_MUX|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux17~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux17~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux17~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\);

-- Location: LCCOMB_X36_Y22_N20
\DUT_ALU_IN1_MUX|OUTPUT[14]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[14]~1_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\);

-- Location: LCCOMB_X36_Y26_N6
\DUT_REG|DUT_READREG1_MUX|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(14))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\);

-- Location: LCCOMB_X36_Y25_N30
\DUT_REG|DUT_READREG1_MUX|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux17~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~8_combout\);

-- Location: LCCOMB_X38_Y29_N8
\DUT_REG|DUT_READREG1_MUX|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(14)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(14) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\);

-- Location: LCCOMB_X39_Y29_N16
\DUT_REG|DUT_READREG1_MUX|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(14))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(14)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(14),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~1_combout\);

-- Location: LCCOMB_X45_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(14))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(14) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\);

-- Location: LCCOMB_X46_Y26_N2
\DUT_REG|DUT_READREG1_MUX|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(14),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(14),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~3_combout\);

-- Location: LCCOMB_X52_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(14))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\);

-- Location: LCCOMB_X42_Y31_N26
\DUT_REG|DUT_READREG1_MUX|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~5_combout\);

-- Location: LCCOMB_X39_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|DUT_READREG1_MUX|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\);

-- Location: LCCOMB_X39_Y26_N22
\DUT_REG|DUT_READREG1_MUX|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux17~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux17~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux17~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~9_combout\);

-- Location: LCCOMB_X40_Y27_N14
\DUT_REG|DUT_READREG1_MUX|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(14)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\);

-- Location: LCCOMB_X40_Y24_N0
\DUT_REG|DUT_READREG1_MUX|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(14)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(14) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux17~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(14),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~18_combout\);

-- Location: LCCOMB_X45_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\);

-- Location: LCCOMB_X45_Y28_N18
\DUT_REG|DUT_READREG1_MUX|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\ & 
-- (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~11_combout\);

-- Location: LCCOMB_X51_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(14)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|GEN_INS:8:REGX|REG_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(14),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\);

-- Location: LCCOMB_X51_Y29_N6
\DUT_REG|DUT_READREG1_MUX|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(14)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(14))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(14),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(14),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~13_combout\);

-- Location: LCCOMB_X43_Y27_N2
\DUT_REG|DUT_READREG1_MUX|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(14))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(14),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(14),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\);

-- Location: LCCOMB_X42_Y27_N14
\DUT_REG|DUT_READREG1_MUX|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(14)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\ & 
-- (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(14) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux17~14_combout\,
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(14),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(14),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~15_combout\);

-- Location: LCCOMB_X42_Y30_N2
\DUT_REG|DUT_READREG1_MUX|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux17~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\);

-- Location: LCCOMB_X42_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux17~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux17~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux17~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux17~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~19_combout\);

-- Location: LCCOMB_X39_Y26_N14
\DUT_REG|DUT_READREG1_MUX|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux17~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux17~9_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux17~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\);

-- Location: FF_X39_Y26_N15
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(14));

-- Location: LCCOMB_X39_Y26_N2
\DUT_ALU_IN0_MUX|OUTPUT[14]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14)) # (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(14) & ((!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(14),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\);

-- Location: LCCOMB_X39_Y26_N28
\DUT_ALU_IN0_MUX|OUTPUT[14]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\ & ((\DUT_WB_MUX|OUTPUT[14]~14_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux17~20_combout\,
	datac => \DUT_WB_MUX|OUTPUT[14]~14_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[14]~65_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\);

-- Location: FF_X40_Y24_N23
\DUT_REG|GEN_INS:12:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(13));

-- Location: FF_X40_Y24_N21
\DUT_REG|GEN_INS:14:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(13));

-- Location: LCCOMB_X40_Y24_N22
\DUT_REG|DUT_READREG2_MUX|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\);

-- Location: LCCOMB_X46_Y23_N14
\DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder_combout\);

-- Location: FF_X46_Y23_N15
\DUT_REG|GEN_INS:15:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(13));

-- Location: FF_X40_Y27_N19
\DUT_REG|GEN_INS:13:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(13));

-- Location: LCCOMB_X40_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(13)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(13) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(13),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~18_combout\);

-- Location: FF_X50_Y28_N13
\DUT_REG|GEN_INS:10:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(13));

-- Location: FF_X49_Y28_N27
\DUT_REG|GEN_INS:11:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(13));

-- Location: FF_X49_Y28_N25
\DUT_REG|GEN_INS:8:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(13));

-- Location: FF_X50_Y28_N23
\DUT_REG|GEN_INS:9:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(13));

-- Location: LCCOMB_X49_Y28_N24
\DUT_REG|DUT_READREG2_MUX|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\);

-- Location: LCCOMB_X49_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(13)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(13))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(13),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~11_combout\);

-- Location: FF_X43_Y27_N15
\DUT_REG|GEN_INS:2:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(13));

-- Location: FF_X42_Y27_N21
\DUT_REG|GEN_INS:3:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(13));

-- Location: FF_X43_Y27_N25
\DUT_REG|GEN_INS:0:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(13));

-- Location: FF_X42_Y27_N3
\DUT_REG|GEN_INS:1:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(13));

-- Location: LCCOMB_X43_Y27_N24
\DUT_REG|DUT_READREG2_MUX|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(13)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\);

-- Location: LCCOMB_X42_Y27_N20
\DUT_REG|DUT_READREG2_MUX|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(13)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(13))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(13),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(13),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~15_combout\);

-- Location: FF_X45_Y28_N5
\DUT_REG|GEN_INS:5:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(13));

-- Location: FF_X45_Y28_N31
\DUT_REG|GEN_INS:6:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(13));

-- Location: FF_X44_Y28_N15
\DUT_REG|GEN_INS:4:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(13));

-- Location: LCCOMB_X44_Y28_N14
\DUT_REG|DUT_READREG2_MUX|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(13)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(13) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\);

-- Location: LCCOMB_X44_Y28_N16
\DUT_REG|DUT_READREG2_MUX|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(13)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(13) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(13),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux18~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~13_combout\);

-- Location: LCCOMB_X40_Y27_N16
\DUT_REG|DUT_READREG2_MUX|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # (\DUT_REG|DUT_READREG2_MUX|Mux18~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux18~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\);

-- Location: LCCOMB_X40_Y27_N28
\DUT_REG|DUT_READREG2_MUX|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux18~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux18~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux18~11_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~19_combout\);

-- Location: FF_X36_Y25_N11
\DUT_REG|GEN_INS:23:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(13));

-- Location: FF_X36_Y25_N21
\DUT_REG|GEN_INS:19:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(13));

-- Location: LCCOMB_X36_Y25_N20
\DUT_REG|DUT_READREG2_MUX|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(13)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(13) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\);

-- Location: FF_X36_Y26_N21
\DUT_REG|GEN_INS:31:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(13));

-- Location: FF_X36_Y26_N3
\DUT_REG|GEN_INS:27:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(13));

-- Location: LCCOMB_X36_Y26_N20
\DUT_REG|DUT_READREG2_MUX|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~8_combout\);

-- Location: FF_X50_Y27_N1
\DUT_REG|GEN_INS:22:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(13));

-- Location: FF_X51_Y27_N13
\DUT_REG|GEN_INS:30:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(13));

-- Location: FF_X50_Y27_N11
\DUT_REG|GEN_INS:18:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(13));

-- Location: FF_X51_Y27_N27
\DUT_REG|GEN_INS:26:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(13));

-- Location: LCCOMB_X50_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\);

-- Location: LCCOMB_X51_Y27_N12
\DUT_REG|DUT_READREG2_MUX|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(13)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(13))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(13),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~1_combout\);

-- Location: FF_X51_Y23_N25
\DUT_REG|GEN_INS:24:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(13));

-- Location: FF_X52_Y23_N7
\DUT_REG|GEN_INS:16:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(13));

-- Location: LCCOMB_X52_Y23_N6
\DUT_REG|DUT_READREG2_MUX|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\);

-- Location: FF_X51_Y23_N19
\DUT_REG|GEN_INS:28:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(13));

-- Location: FF_X52_Y23_N21
\DUT_REG|GEN_INS:20:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(13));

-- Location: LCCOMB_X51_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~5_combout\);

-- Location: FF_X49_Y22_N3
\DUT_REG|GEN_INS:17:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(13));

-- Location: FF_X50_Y22_N27
\DUT_REG|GEN_INS:21:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(13));

-- Location: LCCOMB_X49_Y22_N2
\DUT_REG|DUT_READREG2_MUX|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(13)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\);

-- Location: FF_X50_Y22_N21
\DUT_REG|GEN_INS:29:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(13));

-- Location: FF_X49_Y22_N25
\DUT_REG|GEN_INS:25:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(13));

-- Location: LCCOMB_X50_Y22_N20
\DUT_REG|DUT_READREG2_MUX|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~3_combout\);

-- Location: LCCOMB_X50_Y21_N30
\DUT_REG|DUT_READREG2_MUX|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|DUT_READREG2_MUX|Mux18~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux18~5_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\);

-- Location: LCCOMB_X50_Y21_N0
\DUT_REG|DUT_READREG2_MUX|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux18~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\ & 
-- (((\DUT_REG|DUT_READREG2_MUX|Mux18~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux18~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux18~6_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~9_combout\);

-- Location: LCCOMB_X36_Y22_N12
\DUT_REG|DUT_READREG2_MUX|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux18~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux18~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux18~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\);

-- Location: LCCOMB_X36_Y22_N18
\DUT_SEX|OUTPUT[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[13]~2_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(13)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(13),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(13),
	combout => \DUT_SEX|OUTPUT[13]~2_combout\);

-- Location: LCCOMB_X36_Y22_N6
\DUT_ALU_IN1_MUX|OUTPUT[13]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\)) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_SEX|OUTPUT[13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_SEX|OUTPUT[13]~2_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\);

-- Location: LCCOMB_X35_Y20_N4
\DUT_SEX|OUTPUT[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[12]~3_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(12)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(12),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(12),
	combout => \DUT_SEX|OUTPUT[12]~3_combout\);

-- Location: FF_X45_Y29_N13
\DUT_REG|GEN_INS:4:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(12));

-- Location: LCCOMB_X45_Y29_N2
\DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder_combout\);

-- Location: FF_X45_Y29_N3
\DUT_REG|GEN_INS:5:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(12));

-- Location: LCCOMB_X45_Y29_N12
\DUT_REG|DUT_READREG2_MUX|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(12))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\);

-- Location: FF_X46_Y27_N3
\DUT_REG|GEN_INS:6:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(12));

-- Location: FF_X46_Y27_N29
\DUT_REG|GEN_INS:7:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(12));

-- Location: LCCOMB_X46_Y27_N2
\DUT_REG|DUT_READREG2_MUX|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux19~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~11_combout\);

-- Location: FF_X49_Y28_N29
\DUT_REG|GEN_INS:8:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(12));

-- Location: FF_X50_Y28_N19
\DUT_REG|GEN_INS:10:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(12));

-- Location: LCCOMB_X49_Y28_N28
\DUT_REG|DUT_READREG2_MUX|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(12)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\);

-- Location: FF_X49_Y28_N23
\DUT_REG|GEN_INS:11:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(12));

-- Location: FF_X50_Y28_N25
\DUT_REG|GEN_INS:9:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(12));

-- Location: LCCOMB_X49_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux19~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~13_combout\);

-- Location: FF_X41_Y27_N11
\DUT_REG|GEN_INS:0:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(12));

-- Location: FF_X43_Y28_N13
\DUT_REG|GEN_INS:2:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(12));

-- Location: LCCOMB_X41_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(12))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\);

-- Location: FF_X42_Y28_N23
\DUT_REG|GEN_INS:3:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(12));

-- Location: FF_X42_Y28_N13
\DUT_REG|GEN_INS:1:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(12));

-- Location: LCCOMB_X42_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux19~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~15_combout\);

-- Location: LCCOMB_X37_Y26_N8
\DUT_REG|DUT_READREG2_MUX|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux19~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~13_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\);

-- Location: LCCOMB_X41_Y23_N12
\DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder_combout\);

-- Location: FF_X41_Y23_N13
\DUT_REG|GEN_INS:15:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(12));

-- Location: FF_X43_Y24_N27
\DUT_REG|GEN_INS:14:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(12));

-- Location: FF_X45_Y24_N1
\DUT_REG|GEN_INS:13:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(12));

-- Location: FF_X45_Y24_N3
\DUT_REG|GEN_INS:12:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(12));

-- Location: LCCOMB_X45_Y24_N2
\DUT_REG|DUT_READREG2_MUX|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(12)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(12) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\);

-- Location: LCCOMB_X43_Y24_N26
\DUT_REG|DUT_READREG2_MUX|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~18_combout\);

-- Location: LCCOMB_X37_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux19~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux19~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux19~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~18_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~19_combout\);

-- Location: FF_X55_Y23_N9
\DUT_REG|GEN_INS:24:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(12));

-- Location: FF_X55_Y23_N11
\DUT_REG|GEN_INS:28:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(12));

-- Location: FF_X52_Y23_N25
\DUT_REG|GEN_INS:20:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(12));

-- Location: FF_X52_Y23_N27
\DUT_REG|GEN_INS:16:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(12));

-- Location: LCCOMB_X52_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(12)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(12) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\);

-- Location: LCCOMB_X55_Y23_N10
\DUT_REG|DUT_READREG2_MUX|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(12)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(12))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~5_combout\);

-- Location: FF_X49_Y27_N13
\DUT_REG|GEN_INS:26:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(12));

-- Location: FF_X49_Y27_N15
\DUT_REG|GEN_INS:30:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(12));

-- Location: FF_X50_Y27_N5
\DUT_REG|GEN_INS:22:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(12));

-- Location: FF_X50_Y27_N31
\DUT_REG|GEN_INS:18:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(12));

-- Location: LCCOMB_X50_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\);

-- Location: LCCOMB_X49_Y27_N14
\DUT_REG|DUT_READREG2_MUX|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(12)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(12))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~3_combout\);

-- Location: LCCOMB_X41_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|DUT_READREG2_MUX|Mux19~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~5_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\);

-- Location: FF_X36_Y25_N17
\DUT_REG|GEN_INS:19:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(12));

-- Location: FF_X37_Y25_N25
\DUT_REG|GEN_INS:27:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(12));

-- Location: LCCOMB_X36_Y25_N16
\DUT_REG|DUT_READREG2_MUX|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(12))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\);

-- Location: FF_X36_Y25_N15
\DUT_REG|GEN_INS:23:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(12));

-- Location: LCCOMB_X37_Y25_N18
\DUT_REG|DUT_READREG2_MUX|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(12)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(12) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux19~7_combout\,
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~8_combout\);

-- Location: LCCOMB_X49_Y22_N12
\DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder_combout\);

-- Location: FF_X49_Y22_N13
\DUT_REG|GEN_INS:25:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(12));

-- Location: FF_X49_Y22_N15
\DUT_REG|GEN_INS:17:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(12));

-- Location: LCCOMB_X49_Y22_N14
\DUT_REG|DUT_READREG2_MUX|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\);

-- Location: FF_X50_Y23_N9
\DUT_REG|GEN_INS:29:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(12));

-- Location: FF_X50_Y23_N7
\DUT_REG|GEN_INS:21:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(12));

-- Location: LCCOMB_X50_Y23_N6
\DUT_REG|DUT_READREG2_MUX|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(12)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(12) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux19~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~1_combout\);

-- Location: LCCOMB_X41_Y27_N24
\DUT_REG|DUT_READREG2_MUX|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux19~8_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux19~6_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux19~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~9_combout\);

-- Location: LCCOMB_X36_Y22_N22
\DUT_REG|DUT_READREG2_MUX|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux19~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux19~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\);

-- Location: LCCOMB_X36_Y22_N8
\DUT_ALU_IN1_MUX|OUTPUT[12]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[12]~3_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\);

-- Location: LCCOMB_X39_Y20_N8
\DUT_SEX|OUTPUT[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[11]~4_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(11)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(11),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(11),
	datad => \Pipeline~input_o\,
	combout => \DUT_SEX|OUTPUT[11]~4_combout\);

-- Location: FF_X49_Y22_N11
\DUT_REG|GEN_INS:17:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(11));

-- Location: FF_X50_Y22_N23
\DUT_REG|GEN_INS:21:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(11));

-- Location: LCCOMB_X49_Y22_N10
\DUT_REG|DUT_READREG2_MUX|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(11)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\);

-- Location: FF_X50_Y22_N1
\DUT_REG|GEN_INS:29:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(11));

-- Location: FF_X49_Y22_N17
\DUT_REG|GEN_INS:25:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(11));

-- Location: LCCOMB_X50_Y22_N0
\DUT_REG|DUT_READREG2_MUX|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux20~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~3_combout\);

-- Location: FF_X52_Y23_N5
\DUT_REG|GEN_INS:20:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(11));

-- Location: FF_X51_Y23_N31
\DUT_REG|GEN_INS:28:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(11));

-- Location: FF_X51_Y23_N21
\DUT_REG|GEN_INS:24:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(11));

-- Location: FF_X52_Y23_N23
\DUT_REG|GEN_INS:16:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(11));

-- Location: LCCOMB_X52_Y23_N22
\DUT_REG|DUT_READREG2_MUX|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\);

-- Location: LCCOMB_X51_Y23_N30
\DUT_REG|DUT_READREG2_MUX|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(11)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(11))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~5_combout\);

-- Location: LCCOMB_X46_Y23_N24
\DUT_REG|DUT_READREG2_MUX|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux20~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux20~3_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux20~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\);

-- Location: FF_X36_Y25_N27
\DUT_REG|GEN_INS:23:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(11));

-- Location: FF_X36_Y25_N13
\DUT_REG|GEN_INS:19:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(11));

-- Location: LCCOMB_X36_Y25_N12
\DUT_REG|DUT_READREG2_MUX|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(11)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(11) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\);

-- Location: FF_X37_Y25_N29
\DUT_REG|GEN_INS:27:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(11));

-- Location: FF_X37_Y25_N23
\DUT_REG|GEN_INS:31:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(11));

-- Location: LCCOMB_X37_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(11)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(11) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux20~7_combout\,
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(11),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~8_combout\);

-- Location: FF_X50_Y27_N17
\DUT_REG|GEN_INS:22:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(11));

-- Location: FF_X51_Y27_N25
\DUT_REG|GEN_INS:30:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(11));

-- Location: FF_X50_Y27_N19
\DUT_REG|GEN_INS:18:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(11));

-- Location: FF_X51_Y27_N23
\DUT_REG|GEN_INS:26:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(11));

-- Location: LCCOMB_X50_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(11))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\);

-- Location: LCCOMB_X51_Y27_N24
\DUT_REG|DUT_READREG2_MUX|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(11)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(11))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~1_combout\);

-- Location: LCCOMB_X46_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux20~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux20~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux20~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux20~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~9_combout\);

-- Location: FF_X45_Y28_N1
\DUT_REG|GEN_INS:5:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(11));

-- Location: FF_X43_Y29_N21
\DUT_REG|GEN_INS:7:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(11));

-- Location: FF_X45_Y29_N23
\DUT_REG|GEN_INS:4:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(11));

-- Location: FF_X45_Y28_N3
\DUT_REG|GEN_INS:6:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(11));

-- Location: LCCOMB_X45_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(11)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\);

-- Location: LCCOMB_X43_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(11)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(11))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(11),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~13_combout\);

-- Location: FF_X45_Y30_N25
\DUT_REG|GEN_INS:1:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(11));

-- Location: LCCOMB_X45_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(11))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\);

-- Location: FF_X44_Y30_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(11));

-- Location: FF_X44_Y30_N1
\DUT_REG|GEN_INS:2:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(11));

-- Location: LCCOMB_X44_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(11))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(11)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux20~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~15_combout\);

-- Location: LCCOMB_X43_Y29_N6
\DUT_REG|DUT_READREG2_MUX|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & \DUT_REG|DUT_READREG2_MUX|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux20~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\);

-- Location: FF_X50_Y29_N31
\DUT_REG|GEN_INS:8:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(11));

-- Location: FF_X50_Y29_N13
\DUT_REG|GEN_INS:9:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(11));

-- Location: LCCOMB_X50_Y29_N30
\DUT_REG|DUT_READREG2_MUX|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(11))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\);

-- Location: FF_X49_Y28_N17
\DUT_REG|GEN_INS:11:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(11));

-- Location: FF_X50_Y28_N5
\DUT_REG|GEN_INS:10:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(11));

-- Location: LCCOMB_X49_Y28_N16
\DUT_REG|DUT_READREG2_MUX|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux20~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~11_combout\);

-- Location: FF_X45_Y24_N15
\DUT_REG|GEN_INS:12:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(11));

-- Location: FF_X46_Y24_N5
\DUT_REG|GEN_INS:14:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(11));

-- Location: LCCOMB_X45_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(11)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\);

-- Location: FF_X45_Y24_N21
\DUT_REG|GEN_INS:13:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(11));

-- Location: LCCOMB_X41_Y23_N24
\DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder_combout\);

-- Location: FF_X41_Y23_N25
\DUT_REG|GEN_INS:15:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(11));

-- Location: LCCOMB_X45_Y24_N20
\DUT_REG|DUT_READREG2_MUX|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(11)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\ & 
-- (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(11))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux20~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~18_combout\);

-- Location: LCCOMB_X42_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux20~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux20~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux20~11_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~18_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~19_combout\);

-- Location: LCCOMB_X42_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux20~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux20~9_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\);

-- Location: LCCOMB_X42_Y26_N16
\DUT_ALU_IN1_MUX|OUTPUT[11]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[11]~4_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\);

-- Location: FF_X46_Y27_N15
\DUT_REG|GEN_INS:6:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(10));

-- Location: FF_X45_Y29_N1
\DUT_REG|GEN_INS:4:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(10));

-- Location: LCCOMB_X45_Y29_N14
\DUT_REG|DUT_READREG1_MUX|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(10))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\);

-- Location: LCCOMB_X44_Y29_N2
\DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder_combout\);

-- Location: FF_X44_Y29_N3
\DUT_REG|GEN_INS:5:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(10));

-- Location: LCCOMB_X46_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(10)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(10) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~13_combout\);

-- Location: FF_X45_Y30_N21
\DUT_REG|GEN_INS:1:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(10));

-- Location: FF_X45_Y30_N7
\DUT_REG|GEN_INS:0:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(10));

-- Location: LCCOMB_X45_Y30_N20
\DUT_REG|DUT_READREG1_MUX|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\);

-- Location: FF_X41_Y27_N21
\DUT_REG|GEN_INS:2:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(10));

-- Location: FF_X42_Y27_N23
\DUT_REG|GEN_INS:3:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(10));

-- Location: LCCOMB_X41_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~15_combout\);

-- Location: LCCOMB_X41_Y27_N26
\DUT_REG|DUT_READREG1_MUX|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & \DUT_REG|DUT_READREG1_MUX|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\);

-- Location: FF_X46_Y24_N23
\DUT_REG|GEN_INS:14:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(10));

-- Location: FF_X45_Y24_N11
\DUT_REG|GEN_INS:12:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(10));

-- Location: LCCOMB_X46_Y24_N30
\DUT_REG|DUT_READREG1_MUX|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\);

-- Location: LCCOMB_X45_Y22_N16
\DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder_combout\);

-- Location: FF_X45_Y22_N17
\DUT_REG|GEN_INS:15:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(10));

-- Location: FF_X45_Y24_N9
\DUT_REG|GEN_INS:13:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(10));

-- Location: LCCOMB_X45_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(10)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(10) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~18_combout\);

-- Location: FF_X49_Y28_N5
\DUT_REG|GEN_INS:11:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(10));

-- Location: FF_X50_Y28_N17
\DUT_REG|GEN_INS:10:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(10));

-- Location: FF_X50_Y28_N15
\DUT_REG|GEN_INS:9:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(10));

-- Location: FF_X49_Y28_N19
\DUT_REG|GEN_INS:8:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(10));

-- Location: LCCOMB_X50_Y28_N14
\DUT_REG|DUT_READREG1_MUX|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\);

-- Location: LCCOMB_X50_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~11_combout\);

-- Location: LCCOMB_X45_Y22_N14
\DUT_REG|DUT_READREG1_MUX|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux21~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\ & 
-- (((\DUT_REG|DUT_READREG1_MUX|Mux21~11_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~16_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux21~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux21~11_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~19_combout\);

-- Location: FF_X49_Y27_N11
\DUT_REG|GEN_INS:30:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(10));

-- Location: FF_X50_Y27_N29
\DUT_REG|GEN_INS:22:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(10));

-- Location: FF_X50_Y27_N15
\DUT_REG|GEN_INS:18:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(10));

-- Location: FF_X49_Y27_N25
\DUT_REG|GEN_INS:26:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(10));

-- Location: LCCOMB_X49_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\);

-- Location: LCCOMB_X50_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~1_combout\);

-- Location: FF_X41_Y26_N19
\DUT_REG|GEN_INS:31:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(10));

-- Location: FF_X40_Y26_N21
\DUT_REG|GEN_INS:27:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(10));

-- Location: FF_X40_Y26_N23
\DUT_REG|GEN_INS:19:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(10));

-- Location: FF_X41_Y26_N25
\DUT_REG|GEN_INS:23:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(10));

-- Location: LCCOMB_X41_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\);

-- Location: LCCOMB_X40_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~8_combout\);

-- Location: FF_X55_Y23_N7
\DUT_REG|GEN_INS:28:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(10));

-- Location: FF_X52_Y23_N1
\DUT_REG|GEN_INS:20:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(10));

-- Location: FF_X52_Y23_N19
\DUT_REG|GEN_INS:16:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(10));

-- Location: FF_X55_Y23_N21
\DUT_REG|GEN_INS:24:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(10));

-- Location: LCCOMB_X55_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(10)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(10) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\);

-- Location: LCCOMB_X52_Y23_N0
\DUT_REG|DUT_READREG1_MUX|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~5_combout\);

-- Location: LCCOMB_X49_Y22_N20
\DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder_combout\);

-- Location: FF_X49_Y22_N21
\DUT_REG|GEN_INS:25:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(10));

-- Location: FF_X52_Y25_N7
\DUT_REG|GEN_INS:29:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(10));

-- Location: FF_X49_Y22_N23
\DUT_REG|GEN_INS:17:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(10));

-- Location: FF_X52_Y25_N13
\DUT_REG|GEN_INS:21:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(10));

-- Location: LCCOMB_X52_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(10))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\);

-- Location: LCCOMB_X52_Y25_N6
\DUT_REG|DUT_READREG1_MUX|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(10)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(10))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~3_combout\);

-- Location: LCCOMB_X52_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux21~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux21~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux21~5_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux21~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\);

-- Location: LCCOMB_X52_Y23_N10
\DUT_REG|DUT_READREG1_MUX|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux21~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux21~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux21~1_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux21~8_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux21~6_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~9_combout\);

-- Location: LCCOMB_X45_Y22_N18
\DUT_REG|DUT_READREG1_MUX|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux21~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux21~19_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux21~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\);

-- Location: FF_X45_Y22_N19
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(10));

-- Location: LCCOMB_X45_Y22_N26
\DUT_ALU_IN0_MUX|OUTPUT[10]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux21~20_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(10),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\);

-- Location: LCCOMB_X45_Y22_N12
\DUT_ALU_IN0_MUX|OUTPUT[10]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\ & (((\DUT_WB_MUX|OUTPUT[10]~10_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10) & (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[10]~73_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10),
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\);

-- Location: FF_X42_Y23_N1
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(9));

-- Location: LCCOMB_X42_Y23_N0
\DUT_SEX|OUTPUT[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[9]~6_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(9)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(9),
	datab => \Pipeline~input_o\,
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(9),
	combout => \DUT_SEX|OUTPUT[9]~6_combout\);

-- Location: FF_X44_Y20_N31
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9));

-- Location: FF_X44_Y23_N7
\DUT_REG|GEN_INS:13:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(9));

-- Location: LCCOMB_X44_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\);

-- Location: FF_X46_Y24_N9
\DUT_REG|GEN_INS:14:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(9));

-- Location: LCCOMB_X44_Y20_N12
\DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder_combout\);

-- Location: FF_X44_Y20_N13
\DUT_REG|GEN_INS:15:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(9));

-- Location: LCCOMB_X46_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(9)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(9))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~18_combout\);

-- Location: FF_X46_Y28_N21
\DUT_REG|GEN_INS:7:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(9));

-- Location: FF_X46_Y28_N27
\DUT_REG|GEN_INS:6:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(9));

-- Location: FF_X45_Y29_N27
\DUT_REG|GEN_INS:5:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(9));

-- Location: FF_X45_Y29_N29
\DUT_REG|GEN_INS:4:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(9));

-- Location: LCCOMB_X45_Y29_N26
\DUT_REG|DUT_READREG1_MUX|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\);

-- Location: LCCOMB_X46_Y28_N26
\DUT_REG|DUT_READREG1_MUX|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(9))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(9)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(9),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(9),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux22~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~11_combout\);

-- Location: FF_X44_Y30_N13
\DUT_REG|GEN_INS:2:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(9));

-- Location: FF_X45_Y30_N27
\DUT_REG|GEN_INS:0:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(9));

-- Location: LCCOMB_X44_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\);

-- Location: FF_X45_Y30_N1
\DUT_REG|GEN_INS:1:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(9));

-- Location: FF_X44_Y30_N23
\DUT_REG|GEN_INS:3:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(9));

-- Location: LCCOMB_X45_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux22~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~15_combout\);

-- Location: FF_X50_Y28_N3
\DUT_REG|GEN_INS:10:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(9));

-- Location: FF_X49_Y28_N11
\DUT_REG|GEN_INS:8:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(9));

-- Location: LCCOMB_X50_Y28_N2
\DUT_REG|DUT_READREG1_MUX|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\);

-- Location: FF_X50_Y28_N21
\DUT_REG|GEN_INS:9:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(9));

-- Location: FF_X49_Y28_N21
\DUT_REG|GEN_INS:11:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(9));

-- Location: LCCOMB_X50_Y28_N20
\DUT_REG|DUT_READREG1_MUX|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(9)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(9))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~12_combout\,
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~13_combout\);

-- Location: LCCOMB_X46_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux22~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux22~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\);

-- Location: LCCOMB_X46_Y28_N10
\DUT_REG|DUT_READREG1_MUX|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux22~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux22~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux22~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux22~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~19_combout\);

-- Location: FF_X36_Y26_N23
\DUT_REG|GEN_INS:27:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(9));

-- Location: FF_X37_Y26_N15
\DUT_REG|GEN_INS:19:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(9));

-- Location: LCCOMB_X36_Y26_N22
\DUT_REG|DUT_READREG1_MUX|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\);

-- Location: FF_X37_Y26_N21
\DUT_REG|GEN_INS:23:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(9));

-- Location: FF_X42_Y26_N23
\DUT_REG|GEN_INS:31:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(9));

-- Location: LCCOMB_X37_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux22~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~8_combout\);

-- Location: FF_X38_Y29_N5
\DUT_REG|GEN_INS:29:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(9));

-- Location: FF_X49_Y22_N27
\DUT_REG|GEN_INS:17:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(9));

-- Location: FF_X49_Y22_N1
\DUT_REG|GEN_INS:25:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(9));

-- Location: LCCOMB_X49_Y22_N0
\DUT_REG|DUT_READREG1_MUX|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(9)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(9) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\);

-- Location: FF_X43_Y25_N1
\DUT_REG|GEN_INS:21:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(9));

-- Location: LCCOMB_X43_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(9)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(9) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(9),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~1_combout\);

-- Location: FF_X41_Y31_N29
\DUT_REG|GEN_INS:28:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(9));

-- Location: FF_X42_Y31_N29
\DUT_REG|GEN_INS:24:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(9));

-- Location: FF_X42_Y31_N23
\DUT_REG|GEN_INS:16:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(9));

-- Location: FF_X41_Y31_N11
\DUT_REG|GEN_INS:20:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(9));

-- Location: LCCOMB_X41_Y31_N10
\DUT_REG|DUT_READREG1_MUX|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(9)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\);

-- Location: LCCOMB_X42_Y31_N28
\DUT_REG|DUT_READREG1_MUX|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(9))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(9)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(9),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(9),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux22~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~5_combout\);

-- Location: FF_X50_Y27_N27
\DUT_REG|GEN_INS:18:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(9));

-- Location: FF_X50_Y27_N25
\DUT_REG|GEN_INS:22:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(9));

-- Location: LCCOMB_X50_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(9)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(9) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\);

-- Location: FF_X51_Y27_N19
\DUT_REG|GEN_INS:26:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(9));

-- Location: FF_X51_Y27_N21
\DUT_REG|GEN_INS:30:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(9));

-- Location: LCCOMB_X51_Y27_N18
\DUT_REG|DUT_READREG1_MUX|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux22~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~3_combout\);

-- Location: LCCOMB_X44_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux22~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux22~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux22~5_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\);

-- Location: LCCOMB_X44_Y26_N10
\DUT_REG|DUT_READREG1_MUX|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux22~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux22~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux22~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux22~1_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux22~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~9_combout\);

-- Location: LCCOMB_X44_Y20_N20
\DUT_REG|DUT_READREG1_MUX|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux22~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux22~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux22~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\);

-- Location: FF_X44_Y20_N21
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(9));

-- Location: LCCOMB_X44_Y20_N14
\DUT_ALU_IN0_MUX|OUTPUT[9]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(9),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\);

-- Location: LCCOMB_X44_Y20_N26
\DUT_ALU_IN0_MUX|OUTPUT[9]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\ & ((\DUT_WB_MUX|OUTPUT[9]~9_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[9]~75_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux22~20_combout\,
	datad => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\);

-- Location: FF_X38_Y18_N17
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(8));

-- Location: LCCOMB_X38_Y18_N16
\DUT_SEX|OUTPUT[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[8]~7_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(8)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(8),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(8),
	datad => \Pipeline~input_o\,
	combout => \DUT_SEX|OUTPUT[8]~7_combout\);

-- Location: FF_X40_Y26_N27
\DUT_REG|GEN_INS:19:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(8));

-- Location: FF_X41_Y26_N5
\DUT_REG|GEN_INS:23:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(8));

-- Location: LCCOMB_X41_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(8)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(8) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(8),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\);

-- Location: FF_X40_Y26_N25
\DUT_REG|GEN_INS:27:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(8));

-- Location: FF_X41_Y26_N31
\DUT_REG|GEN_INS:31:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(8));

-- Location: LCCOMB_X40_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux23~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~8_combout\);

-- Location: FF_X49_Y26_N5
\DUT_REG|GEN_INS:30:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(8));

-- Location: FF_X49_Y30_N29
\DUT_REG|GEN_INS:22:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(8));

-- Location: FF_X49_Y26_N11
\DUT_REG|GEN_INS:26:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(8));

-- Location: FF_X49_Y30_N23
\DUT_REG|GEN_INS:18:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(8));

-- Location: LCCOMB_X49_Y26_N10
\DUT_REG|DUT_READREG1_MUX|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\);

-- Location: LCCOMB_X49_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(8),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~1_combout\);

-- Location: FF_X49_Y22_N31
\DUT_REG|GEN_INS:17:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(8));

-- Location: FF_X43_Y25_N27
\DUT_REG|GEN_INS:21:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(8));

-- Location: LCCOMB_X49_Y22_N4
\DUT_REG|DUT_READREG1_MUX|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(8)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(8) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(8),
	datab => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(8),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\);

-- Location: FF_X49_Y22_N29
\DUT_REG|GEN_INS:25:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(8));

-- Location: LCCOMB_X44_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(8)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(8) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux23~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(8),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(8),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~3_combout\);

-- Location: FF_X47_Y29_N29
\DUT_REG|GEN_INS:28:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(8));

-- Location: FF_X46_Y29_N25
\DUT_REG|GEN_INS:20:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(8));

-- Location: FF_X42_Y31_N25
\DUT_REG|GEN_INS:24:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(8));

-- Location: FF_X42_Y31_N11
\DUT_REG|GEN_INS:16:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(8));

-- Location: LCCOMB_X42_Y31_N24
\DUT_REG|DUT_READREG1_MUX|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\);

-- Location: LCCOMB_X46_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(8),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~5_combout\);

-- Location: LCCOMB_X46_Y29_N6
\DUT_REG|DUT_READREG1_MUX|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux23~3_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\);

-- Location: LCCOMB_X46_Y29_N8
\DUT_REG|DUT_READREG1_MUX|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux23~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux23~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux23~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux23~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~9_combout\);

-- Location: FF_X50_Y28_N31
\DUT_REG|GEN_INS:9:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(8));

-- Location: FF_X50_Y29_N21
\DUT_REG|GEN_INS:8:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(8));

-- Location: LCCOMB_X50_Y28_N30
\DUT_REG|DUT_READREG1_MUX|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\);

-- Location: FF_X50_Y28_N1
\DUT_REG|GEN_INS:10:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(8));

-- Location: FF_X46_Y29_N19
\DUT_REG|GEN_INS:11:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(8));

-- Location: LCCOMB_X50_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux23~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~11_combout\);

-- Location: FF_X44_Y29_N23
\DUT_REG|GEN_INS:5:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(8));

-- Location: FF_X43_Y29_N25
\DUT_REG|GEN_INS:7:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(8));

-- Location: FF_X44_Y29_N21
\DUT_REG|GEN_INS:6:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(8));

-- Location: FF_X45_Y29_N7
\DUT_REG|GEN_INS:4:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(8));

-- Location: LCCOMB_X45_Y29_N16
\DUT_REG|DUT_READREG1_MUX|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\);

-- Location: LCCOMB_X43_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~13_combout\);

-- Location: FF_X42_Y27_N25
\DUT_REG|GEN_INS:1:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(8));

-- Location: FF_X41_Y27_N9
\DUT_REG|GEN_INS:0:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(8));

-- Location: LCCOMB_X42_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\);

-- Location: FF_X41_Y27_N23
\DUT_REG|GEN_INS:2:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(8));

-- Location: FF_X42_Y27_N11
\DUT_REG|GEN_INS:3:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(8));

-- Location: LCCOMB_X41_Y27_N22
\DUT_REG|DUT_READREG1_MUX|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux23~14_combout\,
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~15_combout\);

-- Location: LCCOMB_X37_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux23~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux23~13_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\);

-- Location: FF_X40_Y22_N1
\DUT_REG|GEN_INS:15:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(8));

-- Location: FF_X43_Y24_N29
\DUT_REG|GEN_INS:14:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(8));

-- Location: FF_X44_Y23_N13
\DUT_REG|GEN_INS:12:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(8));

-- Location: LCCOMB_X44_Y23_N14
\DUT_REG|DUT_READREG1_MUX|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\);

-- Location: FF_X44_Y23_N11
\DUT_REG|GEN_INS:13:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(8));

-- Location: LCCOMB_X44_Y23_N10
\DUT_REG|DUT_READREG1_MUX|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(8)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(8) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(8),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux23~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(8),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~18_combout\);

-- Location: LCCOMB_X37_Y25_N26
\DUT_REG|DUT_READREG1_MUX|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux23~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux23~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux23~11_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux23~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~19_combout\);

-- Location: LCCOMB_X40_Y22_N12
\DUT_REG|DUT_READREG1_MUX|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux23~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux23~9_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux23~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\);

-- Location: FF_X40_Y22_N23
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(8));

-- Location: LCCOMB_X40_Y22_N22
\DUT_ALU_IN0_MUX|OUTPUT[8]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(8),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux23~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\);

-- Location: LCCOMB_X40_Y22_N6
\DUT_ALU_IN0_MUX|OUTPUT[8]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\ & (((\DUT_WB_MUX|OUTPUT[8]~8_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8) & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[8]~77_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8),
	datac => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\);

-- Location: LCCOMB_X42_Y22_N16
\DUT_ALU|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~46_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ $ (\DUT_ALU|Add1~45\)))) # (GND)
-- \DUT_ALU|Add1~47\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ & ((!\DUT_ALU|Add1~45\) # (!\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ & !\DUT_ALU|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~45\,
	combout => \DUT_ALU|Add1~46_combout\,
	cout => \DUT_ALU|Add1~47\);

-- Location: LCCOMB_X41_Y22_N22
\DUT_ALU|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux24~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & \DUT_ALU|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~46_combout\,
	combout => \DUT_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y22_N16
\DUT_ALU|Add0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~47_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ $ (!\DUT_ALU|Add0~46\)))) # (GND)
-- \DUT_ALU|Add0~48\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\) # (!\DUT_ALU|Add0~46\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\ & !\DUT_ALU|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~46\,
	combout => \DUT_ALU|Add0~47_combout\,
	cout => \DUT_ALU|Add0~48\);

-- Location: LCCOMB_X41_Y22_N0
\DUT_ALU|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux24~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux24~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Mux24~0_combout\,
	datad => \DUT_ALU|Add0~47_combout\,
	combout => \DUT_ALU|Mux24~1_combout\);

-- Location: LCCOMB_X40_Y22_N18
\DUT_ALU|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux24~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ & ((\DUT_ALU|Mux24~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ & (\DUT_ALU|Mux24~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux24~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[8]~78_combout\,
	combout => \DUT_ALU|Mux24~2_combout\);

-- Location: LCCOMB_X40_Y22_N2
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder_combout\ = \DUT_ALU|Mux24~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux24~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder_combout\);

-- Location: FF_X40_Y22_N3
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8));

-- Location: FF_X40_Y22_N9
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(8));

-- Location: LCCOMB_X40_Y22_N8
\DUT_WB_MUX|OUTPUT[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[8]~8_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux24~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(8),
	datad => \DUT_ALU|Mux24~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[8]~8_combout\);

-- Location: FF_X44_Y25_N21
\DUT_REG|GEN_INS:29:REGX|REG_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[8]~8_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(8));

-- Location: LCCOMB_X49_Y22_N30
\DUT_REG|DUT_READREG2_MUX|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(8)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(8) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(8),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(8),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\);

-- Location: LCCOMB_X43_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~1_combout\);

-- Location: LCCOMB_X49_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\);

-- Location: LCCOMB_X49_Y26_N4
\DUT_REG|DUT_READREG2_MUX|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~3_combout\);

-- Location: LCCOMB_X42_Y31_N10
\DUT_REG|DUT_READREG2_MUX|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(8)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\);

-- Location: LCCOMB_X47_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~5_combout\);

-- Location: LCCOMB_X47_Y29_N30
\DUT_REG|DUT_READREG2_MUX|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & \DUT_REG|DUT_READREG2_MUX|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux23~3_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\);

-- Location: LCCOMB_X40_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(8)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\);

-- Location: LCCOMB_X41_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~7_combout\,
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~8_combout\);

-- Location: LCCOMB_X41_Y28_N24
\DUT_REG|DUT_READREG2_MUX|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux23~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux23~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux23~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux23~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~8_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~9_combout\);

-- Location: LCCOMB_X45_Y29_N6
\DUT_REG|DUT_READREG2_MUX|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\);

-- Location: LCCOMB_X44_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(8))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(8)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(8),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~11_combout\);

-- Location: LCCOMB_X50_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(8)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\);

-- Location: LCCOMB_X46_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(8),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~13_combout\);

-- Location: LCCOMB_X41_Y27_N8
\DUT_REG|DUT_READREG2_MUX|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(8))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\);

-- Location: LCCOMB_X42_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux23~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~15_combout\);

-- Location: LCCOMB_X44_Y29_N8
\DUT_REG|DUT_READREG2_MUX|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux23~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\);

-- Location: LCCOMB_X44_Y23_N12
\DUT_REG|DUT_READREG2_MUX|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(8))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(8),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(8),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\);

-- Location: LCCOMB_X43_Y24_N28
\DUT_REG|DUT_READREG2_MUX|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(8)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(8))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(8),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(8),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~18_combout\);

-- Location: LCCOMB_X44_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux23~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux23~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux23~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~18_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~19_combout\);

-- Location: LCCOMB_X36_Y22_N16
\DUT_REG|DUT_READREG2_MUX|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux23~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux23~9_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux23~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\);

-- Location: LCCOMB_X36_Y22_N26
\DUT_ALU_IN1_MUX|OUTPUT[8]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[8]~7_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[8]~81_combout\);

-- Location: LCCOMB_X43_Y22_N18
\DUT_ALU|Add0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~49_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (\DUT_ALU|Add0~48\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (!\DUT_ALU|Add0~48\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (!\DUT_ALU|Add0~48\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & ((\DUT_ALU|Add0~48\) # (GND)))))
-- \DUT_ALU|Add0~50\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & !\DUT_ALU|Add0~48\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & ((!\DUT_ALU|Add0~48\) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~48\,
	combout => \DUT_ALU|Add0~49_combout\,
	cout => \DUT_ALU|Add0~50\);

-- Location: LCCOMB_X42_Y22_N18
\DUT_ALU|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~48_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (!\DUT_ALU|Add1~47\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & ((\DUT_ALU|Add1~47\) # (GND))))) # (!\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (\DUT_ALU|Add1~47\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & (!\DUT_ALU|Add1~47\))))
-- \DUT_ALU|Add1~49\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & ((!\DUT_ALU|Add1~47\) # (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & !\DUT_ALU|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~47\,
	combout => \DUT_ALU|Add1~48_combout\,
	cout => \DUT_ALU|Add1~49\);

-- Location: LCCOMB_X44_Y22_N28
\DUT_ALU|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux23~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~48_combout\,
	combout => \DUT_ALU|Mux23~0_combout\);

-- Location: LCCOMB_X44_Y22_N30
\DUT_ALU|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux23~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux23~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~49_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Add0~49_combout\,
	datac => \DUT_ALU|Mux18~1_combout\,
	datad => \DUT_ALU|Mux23~0_combout\,
	combout => \DUT_ALU|Mux23~1_combout\);

-- Location: LCCOMB_X44_Y20_N30
\DUT_ALU|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux23~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux23~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\) # (\DUT_ALU|Mux23~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\ & \DUT_ALU|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[9]~76_combout\,
	datad => \DUT_ALU|Mux23~1_combout\,
	combout => \DUT_ALU|Mux23~2_combout\);

-- Location: FF_X44_Y20_N3
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(9));

-- Location: LCCOMB_X44_Y20_N2
\DUT_WB_MUX|OUTPUT[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[9]~9_combout\ = (\Pipeline~input_o\ & (\DUT_ALU|Mux23~2_combout\)) # (!\Pipeline~input_o\ & ((\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux23~2_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(9),
	combout => \DUT_WB_MUX|OUTPUT[9]~9_combout\);

-- Location: FF_X44_Y23_N1
\DUT_REG|GEN_INS:12:REGX|REG_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[9]~9_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(9));

-- Location: LCCOMB_X44_Y23_N0
\DUT_REG|DUT_READREG2_MUX|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(9)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\);

-- Location: LCCOMB_X44_Y23_N6
\DUT_REG|DUT_READREG2_MUX|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(9)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(9) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(9),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~18_combout\);

-- Location: LCCOMB_X45_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\);

-- Location: LCCOMB_X44_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(9))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(9)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux22~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~15_combout\);

-- Location: LCCOMB_X45_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(9)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\);

-- Location: LCCOMB_X46_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~13_combout\);

-- Location: LCCOMB_X44_Y30_N8
\DUT_REG|DUT_READREG2_MUX|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux22~15_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\);

-- Location: LCCOMB_X49_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\);

-- Location: LCCOMB_X49_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~11_combout\);

-- Location: LCCOMB_X49_Y28_N14
\DUT_REG|DUT_READREG2_MUX|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux22~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & \DUT_REG|DUT_READREG2_MUX|Mux22~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux22~16_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~19_combout\);

-- Location: LCCOMB_X42_Y31_N22
\DUT_REG|DUT_READREG2_MUX|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\);

-- Location: LCCOMB_X41_Y31_N28
\DUT_REG|DUT_READREG2_MUX|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(9)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(9))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(9),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~5_combout\);

-- Location: LCCOMB_X49_Y22_N26
\DUT_REG|DUT_READREG2_MUX|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(9)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(9) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(9),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\);

-- Location: LCCOMB_X38_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~3_combout\);

-- Location: LCCOMB_X42_Y26_N20
\DUT_REG|DUT_READREG2_MUX|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux22~5_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\);

-- Location: LCCOMB_X37_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\);

-- Location: LCCOMB_X42_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(9)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(9))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(9),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(9),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~8_combout\);

-- Location: LCCOMB_X50_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(9))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\);

-- Location: LCCOMB_X51_Y27_N20
\DUT_REG|DUT_READREG2_MUX|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(9))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux22~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(9),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(9),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~1_combout\);

-- Location: LCCOMB_X42_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux22~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux22~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux22~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux22~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~9_combout\);

-- Location: LCCOMB_X42_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux22~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux22~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\);

-- Location: LCCOMB_X36_Y21_N12
\DUT_ALU_IN1_MUX|OUTPUT[9]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_SEX|OUTPUT[9]~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[9]~80_combout\);

-- Location: LCCOMB_X42_Y22_N20
\DUT_ALU|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~50_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ $ (\DUT_ALU|Add1~49\)))) # (GND)
-- \DUT_ALU|Add1~51\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ & !\DUT_ALU|Add1~49\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\) # (!\DUT_ALU|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~49\,
	combout => \DUT_ALU|Add1~50_combout\,
	cout => \DUT_ALU|Add1~51\);

-- Location: LCCOMB_X44_Y22_N8
\DUT_ALU|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux22~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU|Add1~50_combout\) # (\DUT_ALU_CONTROL|ALU_CONTROL\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU|Add1~50_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux22~0_combout\);

-- Location: LCCOMB_X43_Y22_N20
\DUT_ALU|Add0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~51_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ $ (!\DUT_ALU|Add0~50\)))) # (GND)
-- \DUT_ALU|Add0~52\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\) # (!\DUT_ALU|Add0~50\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\ & !\DUT_ALU|Add0~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~50\,
	combout => \DUT_ALU|Add0~51_combout\,
	cout => \DUT_ALU|Add0~52\);

-- Location: LCCOMB_X44_Y22_N2
\DUT_ALU|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux22~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux22~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~51_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Mux22~0_combout\,
	datad => \DUT_ALU|Add0~51_combout\,
	combout => \DUT_ALU|Mux22~1_combout\);

-- Location: LCCOMB_X45_Y22_N8
\DUT_ALU|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux22~2_combout\ = (\DUT_ALU|Mux22~1_combout\ & ((\DUT_ALU|Mux18~2_combout\) # ((\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\)))) # (!\DUT_ALU|Mux22~1_combout\ & (!\DUT_ALU|Mux18~2_combout\ & 
-- (\DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux22~1_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[10]~74_combout\,
	combout => \DUT_ALU|Mux22~2_combout\);

-- Location: FF_X45_Y22_N9
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10));

-- Location: FF_X45_Y22_N3
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(10));

-- Location: LCCOMB_X45_Y22_N2
\DUT_WB_MUX|OUTPUT[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[10]~10_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux22~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(10),
	datad => \DUT_ALU|Mux22~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[10]~10_combout\);

-- Location: FF_X46_Y27_N25
\DUT_REG|GEN_INS:7:REGX|REG_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[10]~10_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(10));

-- Location: LCCOMB_X45_Y29_N0
\DUT_REG|DUT_READREG2_MUX|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(10))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\);

-- Location: LCCOMB_X46_Y27_N14
\DUT_REG|DUT_READREG2_MUX|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~11_combout\);

-- Location: LCCOMB_X45_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(10)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(10) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\);

-- Location: LCCOMB_X46_Y24_N22
\DUT_REG|DUT_READREG2_MUX|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(10)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(10) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(10),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~18_combout\);

-- Location: LCCOMB_X49_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\);

-- Location: LCCOMB_X49_Y28_N4
\DUT_REG|DUT_READREG2_MUX|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~13_combout\);

-- Location: LCCOMB_X45_Y30_N6
\DUT_REG|DUT_READREG2_MUX|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\);

-- Location: LCCOMB_X42_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(10)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(10))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~15_combout\);

-- Location: LCCOMB_X49_Y28_N6
\DUT_REG|DUT_READREG2_MUX|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux21~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux21~13_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\);

-- Location: LCCOMB_X49_Y28_N0
\DUT_REG|DUT_READREG2_MUX|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux21~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux21~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux21~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~18_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~19_combout\);

-- Location: LCCOMB_X52_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(10)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(10) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(10),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\);

-- Location: LCCOMB_X55_Y23_N6
\DUT_REG|DUT_READREG2_MUX|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux21~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~5_combout\);

-- Location: LCCOMB_X50_Y27_N14
\DUT_REG|DUT_READREG2_MUX|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\);

-- Location: LCCOMB_X49_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(10)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(10))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(10),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~3_combout\);

-- Location: LCCOMB_X50_Y29_N8
\DUT_REG|DUT_READREG2_MUX|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\);

-- Location: LCCOMB_X49_Y22_N22
\DUT_REG|DUT_READREG2_MUX|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(10)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(10) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(10),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(10),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\);

-- Location: LCCOMB_X52_Y25_N12
\DUT_REG|DUT_READREG2_MUX|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(10))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux21~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~1_combout\);

-- Location: LCCOMB_X40_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(10)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\);

-- Location: LCCOMB_X41_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(10))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(10)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~7_combout\,
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(10),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(10),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~8_combout\);

-- Location: LCCOMB_X50_Y29_N10
\DUT_REG|DUT_READREG2_MUX|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux21~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux21~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux21~1_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux21~8_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~9_combout\);

-- Location: LCCOMB_X38_Y26_N12
\DUT_REG|DUT_READREG2_MUX|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux21~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux21~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux21~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\);

-- Location: FF_X40_Y21_N23
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(10));

-- Location: LCCOMB_X40_Y21_N22
\DUT_SEX|OUTPUT[10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[10]~5_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(10)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(10),
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(10),
	combout => \DUT_SEX|OUTPUT[10]~5_combout\);

-- Location: LCCOMB_X38_Y26_N26
\DUT_ALU_IN1_MUX|OUTPUT[10]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\)) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_SEX|OUTPUT[10]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_SEX|OUTPUT[10]~5_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[10]~79_combout\);

-- Location: LCCOMB_X43_Y22_N22
\DUT_ALU|Add0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~53_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & (\DUT_ALU|Add0~52\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & (!\DUT_ALU|Add0~52\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & (!\DUT_ALU|Add0~52\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & ((\DUT_ALU|Add0~52\) # (GND)))))
-- \DUT_ALU|Add0~54\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & !\DUT_ALU|Add0~52\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & ((!\DUT_ALU|Add0~52\) # (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~52\,
	combout => \DUT_ALU|Add0~53_combout\,
	cout => \DUT_ALU|Add0~54\);

-- Location: LCCOMB_X42_Y22_N22
\DUT_ALU|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~52_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & (!\DUT_ALU|Add1~51\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & ((\DUT_ALU|Add1~51\) # (GND))))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & (\DUT_ALU|Add1~51\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & (!\DUT_ALU|Add1~51\))))
-- \DUT_ALU|Add1~53\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & ((!\DUT_ALU|Add1~51\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & !\DUT_ALU|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~51\,
	combout => \DUT_ALU|Add1~52_combout\,
	cout => \DUT_ALU|Add1~53\);

-- Location: LCCOMB_X41_Y21_N0
\DUT_ALU|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux21~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~52_combout\,
	combout => \DUT_ALU|Mux21~0_combout\);

-- Location: LCCOMB_X41_Y21_N26
\DUT_ALU|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux21~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux21~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~53_combout\,
	datad => \DUT_ALU|Mux21~0_combout\,
	combout => \DUT_ALU|Mux21~1_combout\);

-- Location: LCCOMB_X41_Y23_N22
\DUT_ALU|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux21~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux21~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\) # (\DUT_ALU|Mux21~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ & \DUT_ALU|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[11]~78_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\,
	datad => \DUT_ALU|Mux21~1_combout\,
	combout => \DUT_ALU|Mux21~2_combout\);

-- Location: FF_X41_Y23_N23
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11));

-- Location: FF_X41_Y23_N7
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(11));

-- Location: LCCOMB_X41_Y23_N6
\DUT_WB_MUX|OUTPUT[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[11]~11_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux21~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(11),
	datad => \DUT_ALU|Mux21~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[11]~11_combout\);

-- Location: FF_X45_Y30_N19
\DUT_REG|GEN_INS:0:REGX|REG_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(11));

-- Location: LCCOMB_X44_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(11)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(11) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\);

-- Location: LCCOMB_X45_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~15_combout\);

-- Location: LCCOMB_X50_Y28_N4
\DUT_REG|DUT_READREG1_MUX|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(11)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(11) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\);

-- Location: LCCOMB_X50_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(11))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(11)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~13_combout\);

-- Location: LCCOMB_X52_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # (\DUT_REG|DUT_READREG1_MUX|Mux20~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux20~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux20~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\);

-- Location: LCCOMB_X44_Y29_N4
\DUT_REG|DUT_READREG1_MUX|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(11),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\);

-- Location: LCCOMB_X46_Y24_N4
\DUT_REG|DUT_READREG1_MUX|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(11))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(11)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~18_combout\);

-- Location: LCCOMB_X45_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(11)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(11) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\);

-- Location: LCCOMB_X45_Y28_N2
\DUT_REG|DUT_READREG1_MUX|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(11)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(11) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(11),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux20~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~11_combout\);

-- Location: LCCOMB_X52_Y25_N22
\DUT_REG|DUT_READREG1_MUX|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux20~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux20~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux20~16_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux20~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~19_combout\);

-- Location: LCCOMB_X37_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(11)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(11) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(11),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\);

-- Location: LCCOMB_X36_Y25_N26
\DUT_REG|DUT_READREG1_MUX|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(11))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(11)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(11),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~8_combout\);

-- Location: LCCOMB_X49_Y22_N16
\DUT_REG|DUT_READREG1_MUX|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\);

-- Location: LCCOMB_X50_Y22_N22
\DUT_REG|DUT_READREG1_MUX|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~1_combout\);

-- Location: LCCOMB_X52_Y23_N4
\DUT_REG|DUT_READREG1_MUX|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(11)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(11),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\);

-- Location: LCCOMB_X51_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(11)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\ & 
-- (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(11) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(11),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux20~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(11),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~5_combout\);

-- Location: LCCOMB_X50_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(11))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\);

-- Location: LCCOMB_X51_Y27_N22
\DUT_REG|DUT_READREG1_MUX|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(11))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(11),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(11),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~3_combout\);

-- Location: LCCOMB_X44_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux20~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\);

-- Location: LCCOMB_X44_Y29_N10
\DUT_REG|DUT_READREG1_MUX|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux20~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux20~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux20~1_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux20~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~9_combout\);

-- Location: LCCOMB_X41_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux20~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux20~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux20~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\);

-- Location: FF_X41_Y23_N21
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(11));

-- Location: LCCOMB_X41_Y23_N4
\DUT_ALU_IN0_MUX|OUTPUT[11]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(11),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\);

-- Location: LCCOMB_X41_Y23_N30
\DUT_ALU_IN0_MUX|OUTPUT[11]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\ & ((\DUT_WB_MUX|OUTPUT[11]~11_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux20~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~71_combout\,
	datad => \DUT_WB_MUX|OUTPUT[11]~11_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[11]~72_combout\);

-- Location: LCCOMB_X43_Y22_N24
\DUT_ALU|Add0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~55_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ $ (!\DUT_ALU|Add0~54\)))) # (GND)
-- \DUT_ALU|Add0~56\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\) # (!\DUT_ALU|Add0~54\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ & !\DUT_ALU|Add0~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~54\,
	combout => \DUT_ALU|Add0~55_combout\,
	cout => \DUT_ALU|Add0~56\);

-- Location: LCCOMB_X42_Y22_N24
\DUT_ALU|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~54_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ $ (\DUT_ALU|Add1~53\)))) # (GND)
-- \DUT_ALU|Add1~55\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ & ((!\DUT_ALU|Add1~53\) # (!\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ & !\DUT_ALU|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~53\,
	combout => \DUT_ALU|Add1~54_combout\,
	cout => \DUT_ALU|Add1~55\);

-- Location: LCCOMB_X41_Y21_N12
\DUT_ALU|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux20~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~54_combout\,
	combout => \DUT_ALU|Mux20~0_combout\);

-- Location: LCCOMB_X41_Y21_N22
\DUT_ALU|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux20~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux20~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~55_combout\,
	datad => \DUT_ALU|Mux20~0_combout\,
	combout => \DUT_ALU|Mux20~1_combout\);

-- Location: LCCOMB_X41_Y23_N2
\DUT_ALU|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux20~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ & ((\DUT_ALU|Mux20~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\ & (\DUT_ALU|Mux20~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[12]~77_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux20~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\,
	combout => \DUT_ALU|Mux20~2_combout\);

-- Location: FF_X41_Y23_N3
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12));

-- Location: FF_X41_Y23_N1
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(12));

-- Location: LCCOMB_X41_Y23_N0
\DUT_WB_MUX|OUTPUT[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[12]~12_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux20~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(12),
	datad => \DUT_ALU|Mux20~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[12]~12_combout\);

-- Location: FF_X37_Y25_N19
\DUT_REG|GEN_INS:31:REGX|REG_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(12));

-- Location: LCCOMB_X36_Y25_N14
\DUT_REG|DUT_READREG1_MUX|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(12))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\);

-- Location: LCCOMB_X37_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~8_combout\);

-- Location: LCCOMB_X49_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\);

-- Location: LCCOMB_X50_Y27_N4
\DUT_REG|DUT_READREG1_MUX|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~1_combout\);

-- Location: LCCOMB_X50_Y23_N14
\DUT_REG|DUT_READREG1_MUX|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(12)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(12) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\);

-- Location: LCCOMB_X50_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(12)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(12) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(12),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~2_combout\,
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~3_combout\);

-- Location: LCCOMB_X55_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\);

-- Location: LCCOMB_X52_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~5_combout\);

-- Location: LCCOMB_X44_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux19~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux19~3_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\);

-- Location: LCCOMB_X44_Y27_N14
\DUT_REG|DUT_READREG1_MUX|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux19~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux19~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux19~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~9_combout\);

-- Location: LCCOMB_X42_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\);

-- Location: LCCOMB_X43_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux19~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~15_combout\);

-- Location: LCCOMB_X44_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(12)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\);

-- Location: LCCOMB_X46_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(12)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(12) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux19~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~13_combout\);

-- Location: LCCOMB_X52_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux19~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~15_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux19~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\);

-- Location: LCCOMB_X50_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(12),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\);

-- Location: LCCOMB_X50_Y28_N18
\DUT_REG|DUT_READREG1_MUX|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(12))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(12)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(12),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(12),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~11_combout\);

-- Location: LCCOMB_X44_Y27_N26
\DUT_REG|DUT_READREG1_MUX|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(12))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(12),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(12),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\);

-- Location: LCCOMB_X45_Y24_N0
\DUT_REG|DUT_READREG1_MUX|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(12)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(12) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(12),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(12),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~18_combout\);

-- Location: LCCOMB_X52_Y25_N2
\DUT_REG|DUT_READREG1_MUX|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux19~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux19~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~16_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux19~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux19~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~19_combout\);

-- Location: LCCOMB_X41_Y23_N18
\DUT_REG|DUT_READREG1_MUX|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux19~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~9_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux19~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\);

-- Location: FF_X41_Y23_N19
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(12));

-- Location: LCCOMB_X41_Y23_N14
\DUT_ALU_IN0_MUX|OUTPUT[12]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux19~20_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(12),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\);

-- Location: LCCOMB_X41_Y23_N16
\DUT_ALU_IN0_MUX|OUTPUT[12]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\ & ((\DUT_WB_MUX|OUTPUT[12]~12_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[12]~69_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12),
	datad => \DUT_WB_MUX|OUTPUT[12]~12_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[12]~70_combout\);

-- Location: LCCOMB_X42_Y22_N26
\DUT_ALU|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~56_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & (!\DUT_ALU|Add1~55\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & (\DUT_ALU|Add1~55\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & ((\DUT_ALU|Add1~55\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & (!\DUT_ALU|Add1~55\))))
-- \DUT_ALU|Add1~57\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & !\DUT_ALU|Add1~55\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\) # (!\DUT_ALU|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~55\,
	combout => \DUT_ALU|Add1~56_combout\,
	cout => \DUT_ALU|Add1~57\);

-- Location: LCCOMB_X41_Y22_N26
\DUT_ALU|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux19~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~56_combout\,
	combout => \DUT_ALU|Mux19~0_combout\);

-- Location: LCCOMB_X43_Y22_N26
\DUT_ALU|Add0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~57_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & (\DUT_ALU|Add0~56\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & (!\DUT_ALU|Add0~56\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & (!\DUT_ALU|Add0~56\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & ((\DUT_ALU|Add0~56\) # (GND)))))
-- \DUT_ALU|Add0~58\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ & !\DUT_ALU|Add0~56\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & ((!\DUT_ALU|Add0~56\) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~56\,
	combout => \DUT_ALU|Add0~57_combout\,
	cout => \DUT_ALU|Add0~58\);

-- Location: LCCOMB_X40_Y23_N4
\DUT_ALU|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux19~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux19~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Add0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Mux19~0_combout\,
	datad => \DUT_ALU|Add0~57_combout\,
	combout => \DUT_ALU|Mux19~1_combout\);

-- Location: LCCOMB_X40_Y23_N14
\DUT_ALU|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux19~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & ((\DUT_ALU|Mux19~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\ & (\DUT_ALU|Mux19~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[13]~76_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux19~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\,
	combout => \DUT_ALU|Mux19~2_combout\);

-- Location: FF_X40_Y23_N15
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13));

-- Location: LCCOMB_X39_Y20_N0
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder_combout\ = \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13),
	combout => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder_combout\);

-- Location: FF_X39_Y20_N1
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(13));

-- Location: LCCOMB_X46_Y23_N28
\DUT_WB_MUX|OUTPUT[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[13]~13_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux19~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(13),
	datab => \Pipeline~input_o\,
	datad => \DUT_ALU|Mux19~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[13]~13_combout\);

-- Location: FF_X44_Y28_N17
\DUT_REG|GEN_INS:7:REGX|REG_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(13));

-- Location: LCCOMB_X45_Y28_N4
\DUT_REG|DUT_READREG1_MUX|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\);

-- Location: LCCOMB_X45_Y28_N30
\DUT_REG|DUT_READREG1_MUX|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(13)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(13) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(13),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~11_combout\);

-- Location: LCCOMB_X43_Y27_N14
\DUT_REG|DUT_READREG1_MUX|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\);

-- Location: LCCOMB_X42_Y27_N2
\DUT_REG|DUT_READREG1_MUX|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(13)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\ & 
-- (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(13) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~14_combout\,
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(13),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~15_combout\);

-- Location: LCCOMB_X50_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\);

-- Location: LCCOMB_X50_Y28_N22
\DUT_REG|DUT_READREG1_MUX|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(13))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(13)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(13),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux18~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~13_combout\);

-- Location: LCCOMB_X50_Y24_N30
\DUT_REG|DUT_READREG1_MUX|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux18~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux18~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux18~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\);

-- Location: LCCOMB_X40_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(13)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\);

-- Location: LCCOMB_X40_Y24_N20
\DUT_REG|DUT_READREG1_MUX|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~17_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~18_combout\);

-- Location: LCCOMB_X50_Y23_N4
\DUT_REG|DUT_READREG1_MUX|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux18~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux18~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~16_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux18~18_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~19_combout\);

-- Location: LCCOMB_X36_Y26_N2
\DUT_REG|DUT_READREG1_MUX|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\);

-- Location: LCCOMB_X36_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~8_combout\);

-- Location: LCCOMB_X49_Y22_N24
\DUT_REG|DUT_READREG1_MUX|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\);

-- Location: LCCOMB_X50_Y22_N26
\DUT_REG|DUT_READREG1_MUX|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~1_combout\);

-- Location: LCCOMB_X52_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(13)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(13),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\);

-- Location: LCCOMB_X51_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(13)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\ & 
-- (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(13) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~4_combout\,
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(13),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(13),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~5_combout\);

-- Location: LCCOMB_X50_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(13))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\);

-- Location: LCCOMB_X51_Y27_N26
\DUT_REG|DUT_READREG1_MUX|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(13))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(13),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(13),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~3_combout\);

-- Location: LCCOMB_X51_Y23_N26
\DUT_REG|DUT_READREG1_MUX|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux18~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux18~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\);

-- Location: LCCOMB_X40_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux18~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux18~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux18~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux18~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~9_combout\);

-- Location: LCCOMB_X40_Y23_N2
\DUT_REG|DUT_READREG1_MUX|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux18~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux18~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\);

-- Location: FF_X40_Y23_N3
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(13));

-- Location: LCCOMB_X40_Y23_N10
\DUT_ALU_IN0_MUX|OUTPUT[13]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(13),
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\);

-- Location: LCCOMB_X40_Y23_N20
\DUT_ALU_IN0_MUX|OUTPUT[13]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\ & ((\DUT_WB_MUX|OUTPUT[13]~13_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux18~20_combout\,
	datac => \DUT_WB_MUX|OUTPUT[13]~13_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[13]~67_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[13]~68_combout\);

-- Location: LCCOMB_X42_Y22_N28
\DUT_ALU|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~58_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ $ (\DUT_ALU|Add1~57\)))) # (GND)
-- \DUT_ALU|Add1~59\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ & !\DUT_ALU|Add1~57\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\) # (!\DUT_ALU|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~57\,
	combout => \DUT_ALU|Add1~58_combout\,
	cout => \DUT_ALU|Add1~59\);

-- Location: LCCOMB_X41_Y22_N24
\DUT_ALU|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~3_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & \DUT_ALU|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~58_combout\,
	combout => \DUT_ALU|Mux18~3_combout\);

-- Location: LCCOMB_X43_Y22_N28
\DUT_ALU|Add0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~59_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ $ (!\DUT_ALU|Add0~58\)))) # (GND)
-- \DUT_ALU|Add0~60\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\) # (!\DUT_ALU|Add0~58\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ & !\DUT_ALU|Add0~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~58\,
	combout => \DUT_ALU|Add0~59_combout\,
	cout => \DUT_ALU|Add0~60\);

-- Location: LCCOMB_X39_Y26_N18
\DUT_ALU|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~4_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~3_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~59_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Mux18~3_combout\,
	datad => \DUT_ALU|Add0~59_combout\,
	combout => \DUT_ALU|Mux18~4_combout\);

-- Location: LCCOMB_X39_Y26_N20
\DUT_ALU|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~5_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & ((\DUT_ALU|Mux18~4_combout\) # ((\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\ & !\DUT_ALU|Mux18~2_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\ & (\DUT_ALU|Mux18~4_combout\ & 
-- ((\DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\) # (\DUT_ALU|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[14]~75_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[14]~66_combout\,
	datac => \DUT_ALU|Mux18~2_combout\,
	datad => \DUT_ALU|Mux18~4_combout\,
	combout => \DUT_ALU|Mux18~5_combout\);

-- Location: LCCOMB_X35_Y19_N24
\DUT_SEX|OUTPUT[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_SEX|OUTPUT[31]~0_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(15)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(15),
	datab => \Pipeline~input_o\,
	datac => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(15),
	combout => \DUT_SEX|OUTPUT[31]~0_combout\);

-- Location: FF_X51_Y22_N19
\DUT_REG|GEN_INS:17:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(30));

-- Location: FF_X50_Y23_N1
\DUT_REG|GEN_INS:21:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(30));

-- Location: LCCOMB_X50_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(30)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(30),
	datab => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(30),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\);

-- Location: FF_X50_Y23_N19
\DUT_REG|GEN_INS:29:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(30));

-- Location: LCCOMB_X51_Y22_N0
\DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder_combout\);

-- Location: FF_X51_Y22_N1
\DUT_REG|GEN_INS:25:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(30));

-- Location: LCCOMB_X50_Y23_N18
\DUT_REG|DUT_READREG1_MUX|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux1~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~3_combout\);

-- Location: FF_X55_Y23_N19
\DUT_REG|GEN_INS:28:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(30));

-- Location: FF_X54_Y23_N17
\DUT_REG|GEN_INS:20:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(30));

-- Location: FF_X54_Y23_N27
\DUT_REG|GEN_INS:16:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(30));

-- Location: FF_X55_Y23_N25
\DUT_REG|GEN_INS:24:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(30));

-- Location: LCCOMB_X55_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(30)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(30) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(30),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\);

-- Location: LCCOMB_X54_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(30))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(30)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(30),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~5_combout\);

-- Location: LCCOMB_X49_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # ((\DUT_REG|DUT_READREG1_MUX|Mux1~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux1~3_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\);

-- Location: FF_X50_Y25_N19
\DUT_REG|GEN_INS:31:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(30));

-- Location: FF_X46_Y25_N25
\DUT_REG|GEN_INS:27:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(30));

-- Location: FF_X50_Y25_N9
\DUT_REG|GEN_INS:23:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(30));

-- Location: FF_X46_Y25_N11
\DUT_REG|GEN_INS:19:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(30));

-- Location: LCCOMB_X50_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(30))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\);

-- Location: LCCOMB_X46_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(30))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(30)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(30),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~8_combout\);

-- Location: FF_X49_Y27_N27
\DUT_REG|GEN_INS:30:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(30));

-- Location: FF_X50_Y27_N9
\DUT_REG|GEN_INS:22:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(30));

-- Location: FF_X49_Y27_N9
\DUT_REG|GEN_INS:26:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(30));

-- Location: FF_X50_Y27_N3
\DUT_REG|GEN_INS:18:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(30));

-- Location: LCCOMB_X49_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(30))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(30)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(30),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(30),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~1_combout\);

-- Location: LCCOMB_X49_Y23_N22
\DUT_REG|DUT_READREG1_MUX|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux1~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux1~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux1~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~1_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~9_combout\);

-- Location: FF_X52_Y28_N1
\DUT_REG|GEN_INS:9:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(30));

-- Location: FF_X51_Y24_N25
\DUT_REG|GEN_INS:8:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(30));

-- Location: LCCOMB_X52_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\);

-- Location: FF_X51_Y29_N9
\DUT_REG|GEN_INS:10:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(30));

-- Location: FF_X51_Y24_N11
\DUT_REG|GEN_INS:11:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(30));

-- Location: LCCOMB_X51_Y29_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(30)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(30))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux1~10_combout\,
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~11_combout\);

-- Location: FF_X45_Y24_N25
\DUT_REG|GEN_INS:13:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(30));

-- Location: FF_X46_Y23_N1
\DUT_REG|GEN_INS:14:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(30));

-- Location: FF_X45_Y24_N19
\DUT_REG|GEN_INS:12:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(30));

-- Location: LCCOMB_X49_Y24_N22
\DUT_REG|DUT_READREG1_MUX|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(30)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|GEN_INS:12:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(30),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\);

-- Location: LCCOMB_X45_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(30))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(30)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(30),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(30),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~18_combout\);

-- Location: FF_X46_Y20_N11
\DUT_REG|GEN_INS:4:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(30));

-- Location: FF_X46_Y20_N25
\DUT_REG|GEN_INS:6:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(30));

-- Location: LCCOMB_X46_Y20_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(30)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(30),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\);

-- Location: FF_X47_Y20_N19
\DUT_REG|GEN_INS:7:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(30));

-- Location: LCCOMB_X47_Y20_N24
\DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder_combout\);

-- Location: FF_X47_Y20_N25
\DUT_REG|GEN_INS:5:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(30));

-- Location: LCCOMB_X47_Y20_N18
\DUT_REG|DUT_READREG1_MUX|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux1~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~13_combout\);

-- Location: FF_X49_Y24_N15
\DUT_REG|GEN_INS:0:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(30));

-- Location: FF_X49_Y23_N25
\DUT_REG|GEN_INS:1:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(30));

-- Location: LCCOMB_X49_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(30)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(30) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\);

-- Location: FF_X49_Y24_N21
\DUT_REG|GEN_INS:2:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(30));

-- Location: FF_X49_Y23_N11
\DUT_REG|GEN_INS:3:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(30));

-- Location: LCCOMB_X49_Y24_N20
\DUT_REG|DUT_READREG1_MUX|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(30)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(30))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux1~14_combout\,
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~15_combout\);

-- Location: LCCOMB_X49_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|DUT_READREG1_MUX|Mux1~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux1~13_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\);

-- Location: LCCOMB_X49_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux1~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux1~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux1~11_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux1~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~19_combout\);

-- Location: LCCOMB_X47_Y23_N4
\DUT_REG|DUT_READREG1_MUX|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux1~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux1~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux1~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\);

-- Location: FF_X47_Y23_N5
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(30));

-- Location: LCCOMB_X47_Y23_N28
\DUT_ALU_IN0_MUX|OUTPUT[30]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux1~20_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(30),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\);

-- Location: LCCOMB_X47_Y23_N30
\DUT_ALU_IN0_MUX|OUTPUT[30]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\ & ((\DUT_WB_MUX|OUTPUT[30]~30_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[30]~33_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30),
	datad => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\);

-- Location: FF_X46_Y20_N23
\DUT_REG|GEN_INS:4:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(29));

-- Location: FF_X47_Y20_N21
\DUT_REG|GEN_INS:5:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(29));

-- Location: LCCOMB_X47_Y20_N20
\DUT_REG|DUT_READREG1_MUX|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(29)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\);

-- Location: FF_X46_Y20_N5
\DUT_REG|GEN_INS:6:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(29));

-- Location: FF_X47_Y20_N15
\DUT_REG|GEN_INS:7:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(29));

-- Location: LCCOMB_X46_Y20_N4
\DUT_REG|DUT_READREG1_MUX|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~11_combout\);

-- Location: LCCOMB_X47_Y21_N20
\DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder_combout\);

-- Location: FF_X47_Y21_N21
\DUT_REG|GEN_INS:15:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(29));

-- Location: FF_X40_Y24_N17
\DUT_REG|GEN_INS:14:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(29));

-- Location: FF_X46_Y24_N25
\DUT_REG|GEN_INS:13:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(29));

-- Location: FF_X40_Y24_N27
\DUT_REG|GEN_INS:12:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(29));

-- Location: LCCOMB_X50_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(29),
	datab => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(29),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\);

-- Location: LCCOMB_X40_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(29))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(29)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~18_combout\);

-- Location: FF_X43_Y27_N17
\DUT_REG|GEN_INS:2:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(29));

-- Location: FF_X43_Y27_N11
\DUT_REG|GEN_INS:0:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(29));

-- Location: LCCOMB_X43_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\);

-- Location: FF_X44_Y27_N17
\DUT_REG|GEN_INS:1:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(29));

-- Location: FF_X44_Y27_N3
\DUT_REG|GEN_INS:3:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(29));

-- Location: LCCOMB_X44_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~15_combout\);

-- Location: FF_X51_Y24_N13
\DUT_REG|GEN_INS:11:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(29));

-- Location: FF_X51_Y25_N3
\DUT_REG|GEN_INS:9:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(29));

-- Location: FF_X51_Y25_N1
\DUT_REG|GEN_INS:10:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(29));

-- Location: LCCOMB_X51_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(29))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\);

-- Location: LCCOMB_X51_Y25_N2
\DUT_REG|DUT_READREG1_MUX|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(29))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(29)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~13_combout\);

-- Location: LCCOMB_X52_Y25_N30
\DUT_REG|DUT_READREG1_MUX|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # (\DUT_REG|DUT_READREG1_MUX|Mux2~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux2~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux2~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\);

-- Location: LCCOMB_X50_Y24_N26
\DUT_REG|DUT_READREG1_MUX|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux2~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux2~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux2~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux2~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~19_combout\);

-- Location: FF_X47_Y30_N25
\DUT_REG|GEN_INS:22:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(29));

-- Location: FF_X47_Y30_N19
\DUT_REG|GEN_INS:18:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(29));

-- Location: LCCOMB_X47_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\);

-- Location: FF_X46_Y26_N25
\DUT_REG|GEN_INS:26:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(29));

-- Location: FF_X46_Y26_N19
\DUT_REG|GEN_INS:30:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(29));

-- Location: LCCOMB_X46_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~3_combout\);

-- Location: FF_X51_Y23_N3
\DUT_REG|GEN_INS:28:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(29));

-- Location: FF_X51_Y23_N9
\DUT_REG|GEN_INS:24:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(29));

-- Location: FF_X54_Y23_N15
\DUT_REG|GEN_INS:16:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(29));

-- Location: FF_X54_Y23_N21
\DUT_REG|GEN_INS:20:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(29));

-- Location: LCCOMB_X54_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(29)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(29),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\);

-- Location: LCCOMB_X51_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(29))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(29)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(29),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~5_combout\);

-- Location: LCCOMB_X50_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux2~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~3_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux2~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\);

-- Location: FF_X50_Y25_N23
\DUT_REG|GEN_INS:31:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(29));

-- Location: FF_X50_Y25_N21
\DUT_REG|GEN_INS:23:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(29));

-- Location: FF_X49_Y25_N17
\DUT_REG|GEN_INS:27:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(29));

-- Location: FF_X49_Y25_N3
\DUT_REG|GEN_INS:19:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(29));

-- Location: LCCOMB_X49_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(29))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\);

-- Location: LCCOMB_X50_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(29))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(29)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~8_combout\);

-- Location: FF_X51_Y22_N23
\DUT_REG|GEN_INS:17:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(29));

-- Location: FF_X51_Y22_N5
\DUT_REG|GEN_INS:25:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(29));

-- Location: LCCOMB_X51_Y22_N4
\DUT_REG|DUT_READREG1_MUX|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(29)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(29) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\);

-- Location: FF_X50_Y22_N9
\DUT_REG|GEN_INS:21:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(29));

-- Location: FF_X50_Y22_N3
\DUT_REG|GEN_INS:29:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(29));

-- Location: LCCOMB_X50_Y22_N8
\DUT_REG|DUT_READREG1_MUX|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y24_N22
\DUT_REG|DUT_READREG1_MUX|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux2~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\ & 
-- (((\DUT_REG|DUT_READREG1_MUX|Mux2~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux2~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux2~8_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux2~1_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~9_combout\);

-- Location: LCCOMB_X47_Y21_N6
\DUT_REG|DUT_READREG1_MUX|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux2~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux2~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux2~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\);

-- Location: FF_X47_Y21_N7
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(29));

-- Location: LCCOMB_X47_Y21_N30
\DUT_ALU_IN0_MUX|OUTPUT[29]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(29),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\);

-- Location: LCCOMB_X47_Y21_N2
\DUT_ALU_IN0_MUX|OUTPUT[29]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\ & (((\DUT_WB_MUX|OUTPUT[29]~29_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\ & 
-- (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[29]~35_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux2~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\);

-- Location: LCCOMB_X47_Y21_N10
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder_combout\ = \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28),
	combout => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder_combout\);

-- Location: FF_X47_Y21_N11
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(28));

-- Location: LCCOMB_X46_Y23_N30
\DUT_WB_MUX|OUTPUT[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[28]~28_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux4~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(28),
	datad => \DUT_ALU|Mux4~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[28]~28_combout\);

-- Location: FF_X44_Y23_N3
\DUT_REG|GEN_INS:12:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(28));

-- Location: FF_X44_Y23_N9
\DUT_REG|GEN_INS:13:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(28));

-- Location: LCCOMB_X44_Y23_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(28))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\);

-- Location: FF_X46_Y23_N13
\DUT_REG|GEN_INS:14:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(28));

-- Location: LCCOMB_X46_Y23_N22
\DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder_combout\);

-- Location: FF_X46_Y23_N23
\DUT_REG|GEN_INS:15:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(28));

-- Location: LCCOMB_X46_Y23_N12
\DUT_REG|DUT_READREG2_MUX|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(28)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(28))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux3~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~18_combout\);

-- Location: FF_X43_Y28_N3
\DUT_REG|GEN_INS:0:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(28));

-- Location: FF_X43_Y28_N25
\DUT_REG|GEN_INS:2:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(28));

-- Location: LCCOMB_X43_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(28)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\);

-- Location: FF_X42_Y28_N11
\DUT_REG|GEN_INS:3:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(28));

-- Location: FF_X42_Y28_N1
\DUT_REG|GEN_INS:1:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(28));

-- Location: LCCOMB_X42_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~15_combout\);

-- Location: FF_X52_Y28_N3
\DUT_REG|GEN_INS:9:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(28));

-- Location: FF_X51_Y24_N29
\DUT_REG|GEN_INS:11:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(28));

-- Location: FF_X51_Y29_N3
\DUT_REG|GEN_INS:10:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(28));

-- Location: FF_X51_Y24_N3
\DUT_REG|GEN_INS:8:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(28));

-- Location: LCCOMB_X51_Y24_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(28)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(28) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\);

-- Location: LCCOMB_X51_Y24_N28
\DUT_REG|DUT_READREG2_MUX|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(28)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(28))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~13_combout\);

-- Location: LCCOMB_X51_Y24_N22
\DUT_REG|DUT_READREG2_MUX|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # (\DUT_REG|DUT_READREG2_MUX|Mux3~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux3~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux3~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\);

-- Location: FF_X47_Y20_N3
\DUT_REG|GEN_INS:7:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(28));

-- Location: FF_X46_Y20_N1
\DUT_REG|GEN_INS:6:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(28));

-- Location: LCCOMB_X47_Y20_N16
\DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder_combout\);

-- Location: FF_X47_Y20_N17
\DUT_REG|GEN_INS:5:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(28));

-- Location: FF_X46_Y20_N3
\DUT_REG|GEN_INS:4:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(28));

-- Location: LCCOMB_X46_Y20_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\);

-- Location: LCCOMB_X46_Y20_N0
\DUT_REG|DUT_READREG2_MUX|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(28))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(28)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~11_combout\);

-- Location: LCCOMB_X51_Y24_N8
\DUT_REG|DUT_READREG2_MUX|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux3~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux3~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux3~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~19_combout\);

-- Location: FF_X50_Y23_N23
\DUT_REG|GEN_INS:29:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(28));

-- Location: LCCOMB_X51_Y22_N8
\DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder_combout\);

-- Location: FF_X51_Y22_N9
\DUT_REG|GEN_INS:25:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(28));

-- Location: FF_X51_Y22_N27
\DUT_REG|GEN_INS:17:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(28));

-- Location: LCCOMB_X51_Y22_N26
\DUT_REG|DUT_READREG2_MUX|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(28)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(28) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\);

-- Location: FF_X50_Y23_N13
\DUT_REG|GEN_INS:21:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(28));

-- Location: LCCOMB_X50_Y23_N12
\DUT_REG|DUT_READREG2_MUX|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(28)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(28) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(28),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux3~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~1_combout\);

-- Location: FF_X50_Y25_N1
\DUT_REG|GEN_INS:23:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(28));

-- Location: FF_X50_Y25_N27
\DUT_REG|GEN_INS:31:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(28));

-- Location: FF_X46_Y25_N31
\DUT_REG|GEN_INS:19:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(28));

-- Location: FF_X46_Y25_N13
\DUT_REG|GEN_INS:27:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(28));

-- Location: LCCOMB_X46_Y25_N30
\DUT_REG|DUT_READREG2_MUX|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(28)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\);

-- Location: LCCOMB_X50_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(28)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(28))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~8_combout\);

-- Location: FF_X54_Y23_N3
\DUT_REG|GEN_INS:16:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(28));

-- Location: FF_X54_Y23_N25
\DUT_REG|GEN_INS:20:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(28));

-- Location: LCCOMB_X54_Y23_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(28)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\);

-- Location: FF_X55_Y23_N5
\DUT_REG|GEN_INS:24:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(28));

-- Location: FF_X55_Y23_N23
\DUT_REG|GEN_INS:28:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(28));

-- Location: LCCOMB_X55_Y23_N22
\DUT_REG|DUT_READREG2_MUX|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(28)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(28) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~4_combout\,
	datab => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~5_combout\);

-- Location: FF_X49_Y30_N3
\DUT_REG|GEN_INS:18:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(28));

-- Location: FF_X49_Y30_N25
\DUT_REG|GEN_INS:22:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(28));

-- Location: LCCOMB_X49_Y30_N2
\DUT_REG|DUT_READREG2_MUX|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(28))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\);

-- Location: FF_X49_Y27_N5
\DUT_REG|GEN_INS:26:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(28));

-- Location: FF_X49_Y27_N31
\DUT_REG|GEN_INS:30:REGX|REG_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(28));

-- Location: LCCOMB_X49_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(28)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(28) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~2_combout\,
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux3~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~5_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux3~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\);

-- Location: LCCOMB_X50_Y24_N4
\DUT_REG|DUT_READREG2_MUX|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux3~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux3~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux3~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux3~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~9_combout\);

-- Location: LCCOMB_X50_Y21_N16
\DUT_REG|DUT_READREG2_MUX|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux3~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux3~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux3~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\);

-- Location: LCCOMB_X50_Y21_N22
\DUT_ALU_IN1_MUX|OUTPUT[28]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\)) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\);

-- Location: FF_X47_Y30_N13
\DUT_REG|GEN_INS:22:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(27));

-- Location: FF_X46_Y26_N7
\DUT_REG|GEN_INS:30:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(27));

-- Location: FF_X47_Y30_N7
\DUT_REG|GEN_INS:18:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(27));

-- Location: FF_X46_Y26_N21
\DUT_REG|GEN_INS:26:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(27));

-- Location: LCCOMB_X47_Y30_N6
\DUT_REG|DUT_READREG2_MUX|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\);

-- Location: LCCOMB_X46_Y26_N6
\DUT_REG|DUT_READREG2_MUX|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(27)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(27))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~1_combout\);

-- Location: FF_X49_Y25_N15
\DUT_REG|GEN_INS:19:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(27));

-- Location: FF_X50_Y25_N29
\DUT_REG|GEN_INS:23:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(27));

-- Location: LCCOMB_X49_Y25_N14
\DUT_REG|DUT_READREG2_MUX|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\);

-- Location: FF_X50_Y25_N7
\DUT_REG|GEN_INS:31:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(27));

-- Location: FF_X49_Y25_N21
\DUT_REG|GEN_INS:27:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(27));

-- Location: LCCOMB_X50_Y25_N6
\DUT_REG|DUT_READREG2_MUX|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(27))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~8_combout\);

-- Location: FF_X54_Y23_N29
\DUT_REG|GEN_INS:20:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(27));

-- Location: FF_X54_Y23_N23
\DUT_REG|GEN_INS:16:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(27));

-- Location: FF_X51_Y23_N13
\DUT_REG|GEN_INS:24:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(27));

-- Location: LCCOMB_X54_Y23_N22
\DUT_REG|DUT_READREG2_MUX|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(27))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\);

-- Location: LCCOMB_X51_Y23_N14
\DUT_REG|DUT_READREG2_MUX|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(27)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(27))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~5_combout\);

-- Location: FF_X51_Y22_N7
\DUT_REG|GEN_INS:17:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(27));

-- Location: FF_X50_Y22_N13
\DUT_REG|GEN_INS:21:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(27));

-- Location: LCCOMB_X51_Y22_N6
\DUT_REG|DUT_READREG2_MUX|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\);

-- Location: FF_X50_Y22_N7
\DUT_REG|GEN_INS:29:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(27));

-- Location: FF_X51_Y22_N21
\DUT_REG|GEN_INS:25:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(27));

-- Location: LCCOMB_X50_Y22_N6
\DUT_REG|DUT_READREG2_MUX|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(27))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~3_combout\);

-- Location: LCCOMB_X50_Y21_N10
\DUT_REG|DUT_READREG2_MUX|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux4~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\);

-- Location: LCCOMB_X50_Y21_N4
\DUT_REG|DUT_READREG2_MUX|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux4~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux4~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux4~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~9_combout\);

-- Location: FF_X44_Y23_N23
\DUT_REG|GEN_INS:12:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(27));

-- Location: FF_X45_Y23_N25
\DUT_REG|GEN_INS:14:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(27));

-- Location: LCCOMB_X44_Y23_N22
\DUT_REG|DUT_READREG2_MUX|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\);

-- Location: LCCOMB_X43_Y20_N16
\DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder_combout\);

-- Location: FF_X43_Y20_N17
\DUT_REG|GEN_INS:15:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(27));

-- Location: FF_X44_Y23_N29
\DUT_REG|GEN_INS:13:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(27));

-- Location: LCCOMB_X44_Y23_N28
\DUT_REG|DUT_READREG2_MUX|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(27)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(27) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~18_combout\);

-- Location: FF_X43_Y27_N29
\DUT_REG|GEN_INS:2:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(27));

-- Location: FF_X44_Y27_N31
\DUT_REG|GEN_INS:3:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(27));

-- Location: FF_X43_Y27_N23
\DUT_REG|GEN_INS:0:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(27));

-- Location: FF_X44_Y27_N21
\DUT_REG|GEN_INS:1:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(27));

-- Location: LCCOMB_X43_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\);

-- Location: LCCOMB_X44_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(27)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(27))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~15_combout\);

-- Location: FF_X46_Y20_N15
\DUT_REG|GEN_INS:4:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(27));

-- Location: FF_X46_Y20_N29
\DUT_REG|GEN_INS:6:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(27));

-- Location: LCCOMB_X46_Y20_N14
\DUT_REG|DUT_READREG2_MUX|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\);

-- Location: FF_X47_Y20_N31
\DUT_REG|GEN_INS:7:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(27));

-- Location: FF_X47_Y20_N29
\DUT_REG|GEN_INS:5:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(27));

-- Location: LCCOMB_X47_Y20_N30
\DUT_REG|DUT_READREG2_MUX|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\ & 
-- ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux4~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~13_combout\);

-- Location: LCCOMB_X50_Y21_N14
\DUT_REG|DUT_READREG2_MUX|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux4~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\);

-- Location: FF_X51_Y28_N11
\DUT_REG|GEN_INS:8:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(27));

-- Location: FF_X52_Y28_N29
\DUT_REG|GEN_INS:9:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(27));

-- Location: LCCOMB_X51_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(27))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\);

-- Location: FF_X52_Y28_N23
\DUT_REG|GEN_INS:11:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(27));

-- Location: FF_X51_Y28_N25
\DUT_REG|GEN_INS:10:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(27));

-- Location: LCCOMB_X52_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux4~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~11_combout\);

-- Location: LCCOMB_X50_Y21_N24
\DUT_REG|DUT_READREG2_MUX|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux4~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & \DUT_REG|DUT_READREG2_MUX|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux4~18_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux4~16_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~19_combout\);

-- Location: LCCOMB_X50_Y21_N2
\DUT_REG|DUT_READREG2_MUX|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux4~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux4~9_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux4~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\);

-- Location: LCCOMB_X50_Y21_N8
\DUT_ALU_IN1_MUX|OUTPUT[27]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\);

-- Location: FF_X50_Y27_N23
\DUT_REG|GEN_INS:18:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(26));

-- Location: FF_X50_Y27_N13
\DUT_REG|GEN_INS:22:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(26));

-- Location: LCCOMB_X50_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(26)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\);

-- Location: FF_X49_Y26_N27
\DUT_REG|GEN_INS:30:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(26));

-- Location: FF_X49_Y26_N25
\DUT_REG|GEN_INS:26:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(26));

-- Location: LCCOMB_X49_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~3_combout\);

-- Location: FF_X54_Y23_N11
\DUT_REG|GEN_INS:16:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(26));

-- Location: FF_X54_Y23_N1
\DUT_REG|GEN_INS:20:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(26));

-- Location: LCCOMB_X54_Y23_N10
\DUT_REG|DUT_READREG2_MUX|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(26)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\);

-- Location: FF_X55_Y23_N3
\DUT_REG|GEN_INS:28:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(26));

-- Location: FF_X55_Y23_N17
\DUT_REG|GEN_INS:24:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(26));

-- Location: LCCOMB_X55_Y23_N2
\DUT_REG|DUT_READREG2_MUX|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~5_combout\);

-- Location: LCCOMB_X49_Y26_N20
\DUT_REG|DUT_READREG2_MUX|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|DUT_READREG2_MUX|Mux5~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux5~3_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\);

-- Location: LCCOMB_X51_Y22_N24
\DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder_combout\);

-- Location: FF_X51_Y22_N25
\DUT_REG|GEN_INS:25:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(26));

-- Location: FF_X51_Y22_N3
\DUT_REG|GEN_INS:17:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(26));

-- Location: LCCOMB_X51_Y22_N2
\DUT_REG|DUT_READREG2_MUX|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(26)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(26) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\);

-- Location: FF_X50_Y23_N3
\DUT_REG|GEN_INS:29:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(26));

-- Location: FF_X50_Y23_N25
\DUT_REG|GEN_INS:21:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(26));

-- Location: LCCOMB_X50_Y23_N24
\DUT_REG|DUT_READREG2_MUX|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(26)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(26) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~1_combout\);

-- Location: FF_X46_Y25_N17
\DUT_REG|GEN_INS:27:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(26));

-- Location: FF_X46_Y25_N27
\DUT_REG|GEN_INS:19:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(26));

-- Location: LCCOMB_X46_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\);

-- Location: FF_X50_Y25_N17
\DUT_REG|GEN_INS:23:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(26));

-- Location: LCCOMB_X50_Y25_N10
\DUT_REG|DUT_READREG2_MUX|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~8_combout\);

-- Location: LCCOMB_X49_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux5~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux5~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux5~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux5~1_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~8_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~9_combout\);

-- Location: LCCOMB_X44_Y21_N18
\DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder_combout\);

-- Location: FF_X44_Y21_N19
\DUT_REG|GEN_INS:15:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(26));

-- Location: FF_X44_Y23_N25
\DUT_REG|GEN_INS:13:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(26));

-- Location: FF_X44_Y23_N19
\DUT_REG|GEN_INS:12:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(26));

-- Location: LCCOMB_X44_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\);

-- Location: FF_X46_Y23_N17
\DUT_REG|GEN_INS:14:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(26));

-- Location: LCCOMB_X46_Y23_N16
\DUT_REG|DUT_READREG2_MUX|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(26)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(26) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(26),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux5~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~18_combout\);

-- Location: FF_X51_Y28_N15
\DUT_REG|GEN_INS:8:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(26));

-- Location: FF_X51_Y28_N21
\DUT_REG|GEN_INS:10:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(26));

-- Location: LCCOMB_X51_Y28_N14
\DUT_REG|DUT_READREG2_MUX|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(26)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\);

-- Location: FF_X52_Y28_N19
\DUT_REG|GEN_INS:11:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(26));

-- Location: FF_X52_Y28_N25
\DUT_REG|GEN_INS:9:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(26));

-- Location: LCCOMB_X52_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~13_combout\);

-- Location: FF_X43_Y28_N29
\DUT_REG|GEN_INS:2:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(26));

-- Location: FF_X43_Y28_N31
\DUT_REG|GEN_INS:0:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(26));

-- Location: LCCOMB_X43_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\);

-- Location: FF_X42_Y28_N29
\DUT_REG|GEN_INS:1:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(26));

-- Location: FF_X42_Y28_N15
\DUT_REG|GEN_INS:3:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(26));

-- Location: LCCOMB_X42_Y28_N14
\DUT_REG|DUT_READREG2_MUX|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(26)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(26) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~14_combout\,
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~15_combout\);

-- Location: LCCOMB_X54_Y23_N4
\DUT_REG|DUT_READREG2_MUX|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux5~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & \DUT_REG|DUT_READREG2_MUX|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux5~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\);

-- Location: FF_X47_Y20_N11
\DUT_REG|GEN_INS:7:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(26));

-- Location: FF_X46_Y20_N17
\DUT_REG|GEN_INS:6:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(26));

-- Location: LCCOMB_X47_Y20_N0
\DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder_combout\);

-- Location: FF_X47_Y20_N1
\DUT_REG|GEN_INS:5:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(26));

-- Location: FF_X46_Y20_N19
\DUT_REG|GEN_INS:4:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(26));

-- Location: LCCOMB_X46_Y20_N18
\DUT_REG|DUT_READREG2_MUX|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\);

-- Location: LCCOMB_X46_Y20_N16
\DUT_REG|DUT_READREG2_MUX|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(26))) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(26)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(26),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~11_combout\);

-- Location: LCCOMB_X54_Y23_N6
\DUT_REG|DUT_READREG2_MUX|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux5~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux5~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux5~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux5~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~19_combout\);

-- Location: LCCOMB_X49_Y21_N12
\DUT_REG|DUT_READREG2_MUX|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux5~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux5~9_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\);

-- Location: LCCOMB_X49_Y21_N4
\DUT_ALU_IN1_MUX|OUTPUT[26]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\);

-- Location: FF_X45_Y23_N19
\DUT_REG|GEN_INS:14:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(25));

-- Location: FF_X44_Y23_N5
\DUT_REG|GEN_INS:12:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(25));

-- Location: LCCOMB_X44_Y23_N4
\DUT_REG|DUT_READREG2_MUX|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\);

-- Location: LCCOMB_X45_Y21_N14
\DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder_combout\);

-- Location: FF_X45_Y21_N15
\DUT_REG|GEN_INS:15:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(25));

-- Location: LCCOMB_X44_Y24_N0
\DUT_REG|DUT_READREG2_MUX|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(25)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(25) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~18_combout\);

-- Location: FF_X46_Y28_N1
\DUT_REG|GEN_INS:6:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(25));

-- Location: FF_X47_Y28_N19
\DUT_REG|GEN_INS:4:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(25));

-- Location: LCCOMB_X47_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\);

-- Location: FF_X47_Y28_N9
\DUT_REG|GEN_INS:5:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(25));

-- Location: FF_X46_Y28_N3
\DUT_REG|GEN_INS:7:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(25));

-- Location: LCCOMB_X46_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(25)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(25) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~13_combout\);

-- Location: FF_X43_Y27_N9
\DUT_REG|GEN_INS:2:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(25));

-- Location: FF_X44_Y27_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(25));

-- Location: FF_X44_Y27_N9
\DUT_REG|GEN_INS:1:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(25));

-- Location: FF_X43_Y27_N19
\DUT_REG|GEN_INS:0:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(25));

-- Location: LCCOMB_X43_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\);

-- Location: LCCOMB_X44_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(25)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(25))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(25),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~15_combout\);

-- Location: LCCOMB_X49_Y30_N4
\DUT_REG|DUT_READREG2_MUX|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux6~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux6~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\);

-- Location: FF_X52_Y28_N13
\DUT_REG|GEN_INS:9:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(25));

-- Location: FF_X51_Y28_N3
\DUT_REG|GEN_INS:8:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(25));

-- Location: LCCOMB_X51_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\);

-- Location: FF_X52_Y28_N31
\DUT_REG|GEN_INS:11:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(25));

-- Location: FF_X51_Y28_N9
\DUT_REG|GEN_INS:10:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(25));

-- Location: LCCOMB_X52_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(25))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(25)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux6~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~11_combout\);

-- Location: LCCOMB_X49_Y30_N30
\DUT_REG|DUT_READREG2_MUX|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux6~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux6~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux6~18_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux6~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~19_combout\);

-- Location: FF_X50_Y25_N13
\DUT_REG|GEN_INS:23:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(25));

-- Location: FF_X49_Y25_N27
\DUT_REG|GEN_INS:19:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(25));

-- Location: LCCOMB_X49_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\);

-- Location: FF_X50_Y25_N15
\DUT_REG|GEN_INS:31:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(25));

-- Location: FF_X49_Y25_N1
\DUT_REG|GEN_INS:27:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(25));

-- Location: LCCOMB_X50_Y25_N14
\DUT_REG|DUT_READREG2_MUX|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~8_combout\);

-- Location: FF_X51_Y22_N31
\DUT_REG|GEN_INS:17:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(25));

-- Location: FF_X50_Y22_N25
\DUT_REG|GEN_INS:21:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(25));

-- Location: LCCOMB_X51_Y22_N30
\DUT_REG|DUT_READREG2_MUX|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(25)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\);

-- Location: FF_X50_Y22_N11
\DUT_REG|GEN_INS:29:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(25));

-- Location: FF_X51_Y22_N13
\DUT_REG|GEN_INS:25:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(25));

-- Location: LCCOMB_X50_Y22_N10
\DUT_REG|DUT_READREG2_MUX|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~3_combout\);

-- Location: FF_X47_Y27_N25
\DUT_REG|GEN_INS:20:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(25));

-- Location: FF_X51_Y23_N11
\DUT_REG|GEN_INS:28:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(25));

-- Location: FF_X51_Y23_N17
\DUT_REG|GEN_INS:24:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(25));

-- Location: FF_X47_Y27_N11
\DUT_REG|GEN_INS:16:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(25));

-- Location: LCCOMB_X47_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\);

-- Location: LCCOMB_X51_Y23_N10
\DUT_REG|DUT_READREG2_MUX|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(25)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(25))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(25),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~5_combout\);

-- Location: LCCOMB_X45_Y30_N8
\DUT_REG|DUT_READREG2_MUX|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~3_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux6~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\);

-- Location: FF_X47_Y26_N9
\DUT_REG|GEN_INS:22:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(25));

-- Location: FF_X51_Y27_N11
\DUT_REG|GEN_INS:30:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(25));

-- Location: FF_X51_Y27_N1
\DUT_REG|GEN_INS:26:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(25));

-- Location: FF_X47_Y26_N11
\DUT_REG|GEN_INS:18:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(25));

-- Location: LCCOMB_X47_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\);

-- Location: LCCOMB_X51_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(25)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(25))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(25),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~1_combout\);

-- Location: LCCOMB_X45_Y30_N2
\DUT_REG|DUT_READREG2_MUX|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux6~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux6~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux6~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux6~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux6~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~9_combout\);

-- Location: LCCOMB_X49_Y21_N30
\DUT_REG|DUT_READREG2_MUX|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux6~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux6~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux6~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\);

-- Location: LCCOMB_X49_Y21_N14
\DUT_ALU_IN1_MUX|OUTPUT[25]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\,
	datad => \DUT_SEX|OUTPUT[31]~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\);

-- Location: FF_X47_Y28_N23
\DUT_REG|GEN_INS:4:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(24));

-- Location: FF_X46_Y28_N29
\DUT_REG|GEN_INS:6:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(24));

-- Location: LCCOMB_X46_Y28_N6
\DUT_REG|DUT_READREG1_MUX|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\);

-- Location: LCCOMB_X47_Y28_N4
\DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder_combout\);

-- Location: FF_X47_Y28_N5
\DUT_REG|GEN_INS:5:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(24));

-- Location: LCCOMB_X46_Y28_N30
\DUT_REG|DUT_READREG1_MUX|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~13_combout\);

-- Location: FF_X42_Y28_N27
\DUT_REG|GEN_INS:3:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(24));

-- Location: FF_X43_Y28_N1
\DUT_REG|GEN_INS:2:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(24));

-- Location: FF_X42_Y28_N25
\DUT_REG|GEN_INS:1:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(24));

-- Location: FF_X43_Y28_N27
\DUT_REG|GEN_INS:0:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(24));

-- Location: LCCOMB_X42_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\);

-- Location: LCCOMB_X43_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(24))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(24)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~15_combout\);

-- Location: LCCOMB_X43_Y29_N28
\DUT_REG|DUT_READREG1_MUX|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux7~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\);

-- Location: FF_X46_Y23_N27
\DUT_REG|GEN_INS:14:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(24));

-- Location: FF_X47_Y24_N19
\DUT_REG|GEN_INS:12:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(24));

-- Location: LCCOMB_X46_Y24_N18
\DUT_REG|DUT_READREG1_MUX|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(24)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|GEN_INS:12:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\);

-- Location: FF_X47_Y24_N1
\DUT_REG|GEN_INS:13:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(24));

-- Location: LCCOMB_X46_Y21_N10
\DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder_combout\);

-- Location: FF_X46_Y21_N11
\DUT_REG|GEN_INS:15:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y24_N0
\DUT_REG|DUT_READREG1_MUX|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\ & 
-- (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux7~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~18_combout\);

-- Location: FF_X52_Y28_N17
\DUT_REG|GEN_INS:9:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(24));

-- Location: FF_X51_Y28_N23
\DUT_REG|GEN_INS:8:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(24));

-- Location: LCCOMB_X52_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\);

-- Location: FF_X51_Y28_N29
\DUT_REG|GEN_INS:10:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(24));

-- Location: FF_X52_Y28_N27
\DUT_REG|GEN_INS:11:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(24));

-- Location: LCCOMB_X51_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~11_combout\);

-- Location: LCCOMB_X51_Y28_N18
\DUT_REG|DUT_READREG1_MUX|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux7~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux7~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~19_combout\);

-- Location: FF_X49_Y26_N9
\DUT_REG|GEN_INS:26:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(24));

-- Location: FF_X45_Y26_N11
\DUT_REG|GEN_INS:18:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(24));

-- Location: LCCOMB_X49_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\);

-- Location: FF_X45_Y26_N17
\DUT_REG|GEN_INS:22:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(24));

-- Location: FF_X46_Y26_N17
\DUT_REG|GEN_INS:30:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(24));

-- Location: LCCOMB_X45_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~1_combout\);

-- Location: FF_X47_Y25_N27
\DUT_REG|GEN_INS:31:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(24));

-- Location: FF_X46_Y25_N5
\DUT_REG|GEN_INS:27:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(24));

-- Location: FF_X46_Y25_N15
\DUT_REG|GEN_INS:19:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(24));

-- Location: FF_X47_Y25_N25
\DUT_REG|GEN_INS:23:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(24)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\);

-- Location: LCCOMB_X46_Y25_N4
\DUT_REG|DUT_READREG1_MUX|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(24))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(24)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~8_combout\);

-- Location: FF_X47_Y29_N11
\DUT_REG|GEN_INS:28:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(24));

-- Location: FF_X47_Y27_N21
\DUT_REG|GEN_INS:20:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(24));

-- Location: FF_X47_Y27_N31
\DUT_REG|GEN_INS:16:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(24));

-- Location: FF_X47_Y29_N1
\DUT_REG|GEN_INS:24:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y29_N0
\DUT_REG|DUT_READREG1_MUX|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(24)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(24) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\);

-- Location: LCCOMB_X47_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(24))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(24)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~5_combout\);

-- Location: FF_X51_Y22_N17
\DUT_REG|GEN_INS:17:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(24));

-- Location: FF_X47_Y22_N1
\DUT_REG|GEN_INS:21:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y22_N6
\DUT_REG|DUT_READREG1_MUX|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(24)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(24) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\);

-- Location: LCCOMB_X44_Y25_N16
\DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder_combout\);

-- Location: FF_X44_Y25_N17
\DUT_REG|GEN_INS:25:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(24));

-- Location: FF_X47_Y22_N19
\DUT_REG|GEN_INS:29:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y22_N18
\DUT_REG|DUT_READREG1_MUX|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(24)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~3_combout\);

-- Location: LCCOMB_X46_Y21_N4
\DUT_REG|DUT_READREG1_MUX|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux7~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\);

-- Location: LCCOMB_X46_Y21_N12
\DUT_REG|DUT_READREG1_MUX|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux7~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux7~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~1_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux7~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~9_combout\);

-- Location: LCCOMB_X46_Y21_N16
\DUT_REG|DUT_READREG1_MUX|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux7~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux7~19_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux7~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\);

-- Location: FF_X46_Y21_N17
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(24));

-- Location: LCCOMB_X46_Y21_N8
\DUT_ALU_IN0_MUX|OUTPUT[24]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux7~20_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(24),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\);

-- Location: LCCOMB_X46_Y21_N24
\DUT_ALU_IN0_MUX|OUTPUT[24]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\ & ((\DUT_WB_MUX|OUTPUT[24]~24_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[24]~45_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24),
	datad => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\);

-- Location: FF_X47_Y30_N11
\DUT_REG|GEN_INS:18:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(23));

-- Location: FF_X46_Y30_N25
\DUT_REG|GEN_INS:26:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(23));

-- Location: LCCOMB_X47_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(23)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\);

-- Location: FF_X46_Y30_N11
\DUT_REG|GEN_INS:30:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(23));

-- Location: LCCOMB_X46_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(23))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(23)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux8~0_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~1_combout\);

-- Location: FF_X49_Y25_N29
\DUT_REG|GEN_INS:27:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(23));

-- Location: FF_X47_Y25_N15
\DUT_REG|GEN_INS:31:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(23));

-- Location: FF_X47_Y25_N21
\DUT_REG|GEN_INS:23:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(23));

-- Location: FF_X49_Y25_N23
\DUT_REG|GEN_INS:19:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(23));

-- Location: LCCOMB_X49_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(23)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(23) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\);

-- Location: LCCOMB_X47_Y25_N14
\DUT_REG|DUT_READREG2_MUX|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(23)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(23),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~8_combout\);

-- Location: FF_X51_Y23_N29
\DUT_REG|GEN_INS:24:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(23));

-- Location: FF_X47_Y27_N19
\DUT_REG|GEN_INS:16:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(23));

-- Location: LCCOMB_X47_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\);

-- Location: FF_X51_Y23_N23
\DUT_REG|GEN_INS:28:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(23));

-- Location: FF_X47_Y27_N9
\DUT_REG|GEN_INS:20:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(23));

-- Location: LCCOMB_X51_Y23_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~5_combout\);

-- Location: FF_X47_Y22_N25
\DUT_REG|GEN_INS:21:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(23));

-- Location: FF_X46_Y22_N11
\DUT_REG|GEN_INS:17:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(23));

-- Location: LCCOMB_X46_Y22_N10
\DUT_REG|DUT_READREG2_MUX|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(23)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(23) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\);

-- Location: FF_X46_Y22_N9
\DUT_REG|GEN_INS:25:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(23));

-- Location: FF_X47_Y22_N11
\DUT_REG|GEN_INS:29:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(23));

-- Location: LCCOMB_X47_Y22_N10
\DUT_REG|DUT_READREG2_MUX|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(23)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~3_combout\);

-- Location: LCCOMB_X47_Y22_N28
\DUT_REG|DUT_READREG2_MUX|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\);

-- Location: LCCOMB_X47_Y22_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux8~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux8~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux8~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~9_combout\);

-- Location: FF_X43_Y27_N5
\DUT_REG|GEN_INS:2:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(23));

-- Location: FF_X44_Y27_N23
\DUT_REG|GEN_INS:3:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(23));

-- Location: FF_X43_Y27_N31
\DUT_REG|GEN_INS:0:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(23));

-- Location: FF_X44_Y27_N13
\DUT_REG|GEN_INS:1:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(23));

-- Location: LCCOMB_X43_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(23)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\);

-- Location: LCCOMB_X44_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(23)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(23),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~15_combout\);

-- Location: FF_X47_Y28_N11
\DUT_REG|GEN_INS:4:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(23));

-- Location: FF_X46_Y28_N9
\DUT_REG|GEN_INS:6:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(23));

-- Location: LCCOMB_X47_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\);

-- Location: FF_X47_Y28_N1
\DUT_REG|GEN_INS:5:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(23));

-- Location: FF_X46_Y28_N19
\DUT_REG|GEN_INS:7:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(23));

-- Location: LCCOMB_X46_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(23)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~13_combout\);

-- Location: LCCOMB_X45_Y26_N20
\DUT_REG|DUT_READREG2_MUX|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux8~15_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\);

-- Location: FF_X51_Y28_N27
\DUT_REG|GEN_INS:8:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(23));

-- Location: FF_X50_Y28_N9
\DUT_REG|GEN_INS:9:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(23));

-- Location: LCCOMB_X51_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\);

-- Location: FF_X50_Y26_N17
\DUT_REG|GEN_INS:11:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(23));

-- Location: FF_X51_Y28_N1
\DUT_REG|GEN_INS:10:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(23));

-- Location: LCCOMB_X50_Y26_N16
\DUT_REG|DUT_READREG2_MUX|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux8~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~11_combout\);

-- Location: FF_X45_Y21_N23
\DUT_REG|GEN_INS:15:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(23));

-- Location: FF_X45_Y24_N29
\DUT_REG|GEN_INS:13:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(23));

-- Location: FF_X46_Y24_N11
\DUT_REG|GEN_INS:14:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(23));

-- Location: FF_X45_Y24_N23
\DUT_REG|GEN_INS:12:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(23));

-- Location: LCCOMB_X45_Y24_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\);

-- Location: LCCOMB_X45_Y24_N28
\DUT_REG|DUT_READREG2_MUX|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(23))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(23)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(23),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~18_combout\);

-- Location: LCCOMB_X45_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux8~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux8~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux8~16_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux8~11_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~18_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~19_combout\);

-- Location: LCCOMB_X38_Y26_N16
\DUT_REG|DUT_READREG2_MUX|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux8~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux8~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux8~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\);

-- Location: LCCOMB_X38_Y26_N22
\DUT_ALU_IN1_MUX|OUTPUT[23]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\);

-- Location: FF_X42_Y27_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(22));

-- Location: FF_X41_Y27_N1
\DUT_REG|GEN_INS:2:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(22));

-- Location: FF_X42_Y27_N1
\DUT_REG|GEN_INS:1:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(22));

-- Location: FF_X41_Y29_N1
\DUT_REG|GEN_INS:0:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(22));

-- Location: LCCOMB_X42_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\);

-- Location: LCCOMB_X41_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~15_combout\);

-- Location: FF_X46_Y27_N9
\DUT_REG|GEN_INS:6:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(22));

-- Location: FF_X47_Y28_N31
\DUT_REG|GEN_INS:4:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y27_N30
\DUT_REG|DUT_READREG1_MUX|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(22) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\);

-- Location: FF_X46_Y27_N19
\DUT_REG|GEN_INS:7:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(22));

-- Location: LCCOMB_X47_Y28_N28
\DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder_combout\);

-- Location: FF_X47_Y28_N29
\DUT_REG|GEN_INS:5:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y27_N18
\DUT_REG|DUT_READREG1_MUX|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~13_combout\);

-- Location: LCCOMB_X45_Y23_N10
\DUT_REG|DUT_READREG1_MUX|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # (\DUT_REG|DUT_READREG1_MUX|Mux9~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux9~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\);

-- Location: FF_X50_Y28_N11
\DUT_REG|GEN_INS:9:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(22));

-- Location: FF_X51_Y28_N7
\DUT_REG|GEN_INS:8:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(22));

-- Location: LCCOMB_X50_Y28_N10
\DUT_REG|DUT_READREG1_MUX|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\);

-- Location: FF_X51_Y28_N5
\DUT_REG|GEN_INS:10:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(22));

-- Location: FF_X50_Y26_N3
\DUT_REG|GEN_INS:11:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(22));

-- Location: LCCOMB_X51_Y28_N4
\DUT_REG|DUT_READREG1_MUX|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~11_combout\);

-- Location: LCCOMB_X45_Y21_N2
\DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder_combout\);

-- Location: FF_X45_Y21_N3
\DUT_REG|GEN_INS:15:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(22));

-- Location: FF_X46_Y24_N7
\DUT_REG|GEN_INS:13:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(22));

-- Location: FF_X46_Y24_N13
\DUT_REG|GEN_INS:14:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(22));

-- Location: FF_X47_Y24_N13
\DUT_REG|GEN_INS:12:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y24_N20
\DUT_REG|DUT_READREG1_MUX|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|GEN_INS:12:REGX|REG_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\);

-- Location: LCCOMB_X46_Y24_N6
\DUT_REG|DUT_READREG1_MUX|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~18_combout\);

-- Location: LCCOMB_X45_Y23_N20
\DUT_REG|DUT_READREG1_MUX|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux9~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux9~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~19_combout\);

-- Location: FF_X47_Y22_N9
\DUT_REG|GEN_INS:21:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(22));

-- Location: FF_X46_Y22_N15
\DUT_REG|GEN_INS:17:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y22_N0
\DUT_REG|DUT_READREG1_MUX|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\);

-- Location: LCCOMB_X46_Y22_N12
\DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder_combout\);

-- Location: FF_X46_Y22_N13
\DUT_REG|GEN_INS:25:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(22));

-- Location: LCCOMB_X47_Y22_N2
\DUT_REG|DUT_READREG1_MUX|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~3_combout\);

-- Location: FF_X47_Y29_N7
\DUT_REG|GEN_INS:28:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(22));

-- Location: FF_X47_Y27_N29
\DUT_REG|GEN_INS:20:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(22));

-- Location: FF_X47_Y27_N7
\DUT_REG|GEN_INS:16:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(22));

-- Location: FF_X47_Y29_N21
\DUT_REG|GEN_INS:24:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(22));

-- Location: LCCOMB_X47_Y29_N20
\DUT_REG|DUT_READREG1_MUX|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(22)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(22) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\);

-- Location: LCCOMB_X47_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~5_combout\);

-- Location: LCCOMB_X45_Y23_N6
\DUT_REG|DUT_READREG1_MUX|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux9~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux9~3_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux9~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\);

-- Location: FF_X47_Y30_N23
\DUT_REG|GEN_INS:18:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(22));

-- Location: FF_X46_Y30_N13
\DUT_REG|GEN_INS:26:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(22)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\);

-- Location: FF_X47_Y30_N5
\DUT_REG|GEN_INS:22:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(22));

-- Location: FF_X46_Y30_N31
\DUT_REG|GEN_INS:30:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(22));

-- Location: LCCOMB_X47_Y30_N4
\DUT_REG|DUT_READREG1_MUX|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~1_combout\);

-- Location: FF_X47_Y25_N3
\DUT_REG|GEN_INS:31:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(22));

-- Location: FF_X46_Y25_N9
\DUT_REG|GEN_INS:27:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(22));

-- Location: FF_X47_Y25_N9
\DUT_REG|GEN_INS:23:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(22));

-- Location: FF_X46_Y25_N19
\DUT_REG|GEN_INS:19:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(22));

-- Location: LCCOMB_X47_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\);

-- Location: LCCOMB_X46_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~8_combout\);

-- Location: LCCOMB_X45_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux9~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux9~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux9~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux9~8_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~9_combout\);

-- Location: LCCOMB_X45_Y21_N20
\DUT_REG|DUT_READREG1_MUX|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux9~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux9~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux9~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\);

-- Location: FF_X45_Y21_N21
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(22));

-- Location: LCCOMB_X45_Y21_N26
\DUT_ALU_IN0_MUX|OUTPUT[22]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux9~20_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(22),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\);

-- Location: FF_X45_Y21_N5
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22));

-- Location: LCCOMB_X45_Y21_N8
\DUT_ALU_IN0_MUX|OUTPUT[22]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\ & (((\DUT_WB_MUX|OUTPUT[22]~22_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22) & (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[22]~49_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22),
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\);

-- Location: FF_X45_Y22_N29
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(21));

-- Location: LCCOMB_X45_Y22_N28
\DUT_WB_MUX|OUTPUT[21]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[21]~21_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux11~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(21),
	datad => \DUT_ALU|Mux11~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[21]~21_combout\);

-- Location: FF_X50_Y29_N25
\DUT_REG|GEN_INS:8:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(21));

-- Location: FF_X51_Y25_N23
\DUT_REG|GEN_INS:9:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(21));

-- Location: LCCOMB_X50_Y29_N24
\DUT_REG|DUT_READREG2_MUX|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\);

-- Location: FF_X50_Y26_N29
\DUT_REG|GEN_INS:11:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(21));

-- Location: FF_X51_Y25_N13
\DUT_REG|GEN_INS:10:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(21));

-- Location: LCCOMB_X50_Y26_N28
\DUT_REG|DUT_READREG2_MUX|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~11_combout\);

-- Location: LCCOMB_X45_Y22_N24
\DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder_combout\);

-- Location: FF_X45_Y22_N25
\DUT_REG|GEN_INS:15:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(21));

-- Location: FF_X47_Y24_N7
\DUT_REG|GEN_INS:13:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(21));

-- Location: FF_X47_Y24_N25
\DUT_REG|GEN_INS:12:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(21));

-- Location: FF_X46_Y24_N17
\DUT_REG|GEN_INS:14:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(21));

-- Location: LCCOMB_X47_Y24_N24
\DUT_REG|DUT_READREG2_MUX|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(21)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\);

-- Location: LCCOMB_X47_Y24_N6
\DUT_REG|DUT_READREG2_MUX|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux10~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~18_combout\);

-- Location: FF_X41_Y29_N11
\DUT_REG|GEN_INS:1:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(21));

-- Location: FF_X41_Y29_N21
\DUT_REG|GEN_INS:0:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(21));

-- Location: LCCOMB_X41_Y29_N20
\DUT_REG|DUT_READREG2_MUX|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\);

-- Location: FF_X42_Y29_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(21));

-- Location: FF_X42_Y29_N25
\DUT_REG|GEN_INS:2:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(21));

-- Location: LCCOMB_X42_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~15_combout\);

-- Location: FF_X47_Y28_N17
\DUT_REG|GEN_INS:5:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(21));

-- Location: FF_X46_Y28_N23
\DUT_REG|GEN_INS:7:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(21));

-- Location: FF_X46_Y28_N13
\DUT_REG|GEN_INS:6:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(21));

-- Location: FF_X47_Y28_N3
\DUT_REG|GEN_INS:4:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(21));

-- Location: LCCOMB_X47_Y28_N2
\DUT_REG|DUT_READREG2_MUX|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(21)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(21) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\);

-- Location: LCCOMB_X46_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(21)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux10~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~13_combout\);

-- Location: LCCOMB_X40_Y26_N8
\DUT_REG|DUT_READREG2_MUX|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux10~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~15_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\);

-- Location: LCCOMB_X40_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux10~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux10~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~18_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux10~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~19_combout\);

-- Location: FF_X47_Y30_N9
\DUT_REG|GEN_INS:22:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(21));

-- Location: FF_X46_Y30_N27
\DUT_REG|GEN_INS:30:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(21));

-- Location: FF_X46_Y30_N17
\DUT_REG|GEN_INS:26:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(21));

-- Location: FF_X47_Y30_N3
\DUT_REG|GEN_INS:18:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(21));

-- Location: LCCOMB_X47_Y30_N2
\DUT_REG|DUT_READREG2_MUX|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(21)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(21) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\);

-- Location: LCCOMB_X46_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(21)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux10~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~1_combout\);

-- Location: FF_X47_Y25_N29
\DUT_REG|GEN_INS:23:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(21));

-- Location: FF_X49_Y25_N11
\DUT_REG|GEN_INS:19:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(21));

-- Location: LCCOMB_X49_Y25_N10
\DUT_REG|DUT_READREG2_MUX|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(21)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(21) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\);

-- Location: FF_X49_Y25_N9
\DUT_REG|GEN_INS:27:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(21));

-- Location: FF_X47_Y25_N31
\DUT_REG|GEN_INS:31:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(21));

-- Location: LCCOMB_X47_Y25_N30
\DUT_REG|DUT_READREG2_MUX|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(21)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(21) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~7_combout\,
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~8_combout\);

-- Location: FF_X50_Y22_N29
\DUT_REG|GEN_INS:21:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(21));

-- Location: FF_X46_Y22_N19
\DUT_REG|GEN_INS:17:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(21));

-- Location: LCCOMB_X46_Y22_N18
\DUT_REG|DUT_READREG2_MUX|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(21)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(21) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\);

-- Location: FF_X50_Y22_N15
\DUT_REG|GEN_INS:29:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(21));

-- Location: FF_X46_Y22_N25
\DUT_REG|GEN_INS:25:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(21));

-- Location: LCCOMB_X50_Y22_N14
\DUT_REG|DUT_READREG2_MUX|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~3_combout\);

-- Location: FF_X47_Y27_N1
\DUT_REG|GEN_INS:20:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(21));

-- Location: FF_X41_Y31_N25
\DUT_REG|GEN_INS:28:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(21));

-- Location: FF_X47_Y27_N27
\DUT_REG|GEN_INS:16:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(21));

-- Location: FF_X42_Y31_N1
\DUT_REG|GEN_INS:24:REGX|REG_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(21));

-- Location: LCCOMB_X47_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(21)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\);

-- Location: LCCOMB_X41_Y31_N24
\DUT_REG|DUT_READREG2_MUX|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(21)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux10~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~5_combout\);

-- Location: LCCOMB_X52_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux10~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~3_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux10~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\);

-- Location: LCCOMB_X51_Y28_N16
\DUT_REG|DUT_READREG2_MUX|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux10~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux10~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux10~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux10~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~9_combout\);

-- Location: LCCOMB_X38_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux10~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux10~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux10~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\);

-- Location: LCCOMB_X38_Y26_N24
\DUT_ALU_IN1_MUX|OUTPUT[21]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\)) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\);

-- Location: FF_X50_Y26_N31
\DUT_REG|GEN_INS:11:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(20));

-- Location: FF_X51_Y25_N27
\DUT_REG|GEN_INS:10:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(20));

-- Location: FF_X51_Y25_N17
\DUT_REG|GEN_INS:9:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(20));

-- Location: FF_X51_Y26_N1
\DUT_REG|GEN_INS:8:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(20));

-- Location: LCCOMB_X51_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\);

-- Location: LCCOMB_X51_Y25_N26
\DUT_REG|DUT_READREG1_MUX|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(20))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(20)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~11_combout\);

-- Location: LCCOMB_X41_Y25_N8
\DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder_combout\);

-- Location: FF_X41_Y25_N9
\DUT_REG|GEN_INS:15:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(20));

-- Location: FF_X47_Y24_N11
\DUT_REG|GEN_INS:13:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(20));

-- Location: FF_X47_Y24_N21
\DUT_REG|GEN_INS:12:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(20));

-- Location: FF_X46_Y23_N21
\DUT_REG|GEN_INS:14:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(20));

-- Location: LCCOMB_X47_Y24_N2
\DUT_REG|DUT_READREG1_MUX|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(20)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(20),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\);

-- Location: LCCOMB_X47_Y24_N10
\DUT_REG|DUT_READREG1_MUX|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(20))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(20)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~18_combout\);

-- Location: FF_X41_Y29_N31
\DUT_REG|GEN_INS:1:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(20));

-- Location: FF_X41_Y29_N25
\DUT_REG|GEN_INS:0:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(20));

-- Location: LCCOMB_X41_Y29_N30
\DUT_REG|DUT_READREG1_MUX|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\);

-- Location: FF_X43_Y28_N21
\DUT_REG|GEN_INS:2:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(20));

-- Location: FF_X42_Y27_N5
\DUT_REG|GEN_INS:3:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(20));

-- Location: LCCOMB_X43_Y28_N20
\DUT_REG|DUT_READREG1_MUX|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~15_combout\);

-- Location: LCCOMB_X47_Y20_N12
\DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder_combout\);

-- Location: FF_X47_Y20_N13
\DUT_REG|GEN_INS:5:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(20));

-- Location: FF_X46_Y27_N5
\DUT_REG|GEN_INS:6:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(20));

-- Location: FF_X47_Y28_N25
\DUT_REG|GEN_INS:4:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(20));

-- Location: LCCOMB_X47_Y28_N26
\DUT_REG|DUT_READREG1_MUX|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(20))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\);

-- Location: FF_X47_Y20_N23
\DUT_REG|GEN_INS:7:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(20));

-- Location: LCCOMB_X47_Y20_N22
\DUT_REG|DUT_READREG1_MUX|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(20)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(20) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(20),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux11~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~13_combout\);

-- Location: LCCOMB_X47_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux11~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux11~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux11~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\);

-- Location: LCCOMB_X47_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux11~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux11~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux11~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux11~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~19_combout\);

-- Location: FF_X41_Y26_N27
\DUT_REG|GEN_INS:31:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(20));

-- Location: FF_X46_Y25_N21
\DUT_REG|GEN_INS:27:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(20));

-- Location: FF_X46_Y25_N23
\DUT_REG|GEN_INS:19:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(20));

-- Location: LCCOMB_X41_Y26_N0
\DUT_REG|DUT_READREG1_MUX|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(20)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(20) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(20),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\);

-- Location: LCCOMB_X46_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(20))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(20)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~8_combout\);

-- Location: LCCOMB_X46_Y22_N28
\DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder_combout\);

-- Location: FF_X46_Y22_N29
\DUT_REG|GEN_INS:25:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(20));

-- Location: FF_X46_Y22_N7
\DUT_REG|GEN_INS:17:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(20));

-- Location: FF_X50_Y23_N29
\DUT_REG|GEN_INS:21:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(20));

-- Location: LCCOMB_X46_Y22_N2
\DUT_REG|DUT_READREG1_MUX|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(20)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(20) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(20),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\);

-- Location: FF_X44_Y25_N27
\DUT_REG|GEN_INS:29:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(20));

-- Location: LCCOMB_X44_Y25_N26
\DUT_REG|DUT_READREG1_MUX|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(20)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(20) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(20),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux11~2_combout\,
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~3_combout\);

-- Location: FF_X47_Y27_N15
\DUT_REG|GEN_INS:16:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(20));

-- Location: FF_X55_Y23_N13
\DUT_REG|GEN_INS:24:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(20));

-- Location: LCCOMB_X55_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(20)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(20) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(20),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\);

-- Location: FF_X47_Y27_N13
\DUT_REG|GEN_INS:20:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(20));

-- Location: FF_X55_Y23_N15
\DUT_REG|GEN_INS:28:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(20));

-- Location: LCCOMB_X47_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~5_combout\);

-- Location: LCCOMB_X47_Y27_N16
\DUT_REG|DUT_READREG1_MUX|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux11~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux11~3_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\);

-- Location: FF_X46_Y30_N23
\DUT_REG|GEN_INS:30:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(20));

-- Location: FF_X49_Y30_N17
\DUT_REG|GEN_INS:22:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(20));

-- Location: FF_X49_Y30_N19
\DUT_REG|GEN_INS:18:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(20));

-- Location: FF_X46_Y30_N5
\DUT_REG|GEN_INS:26:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(20));

-- Location: LCCOMB_X46_Y30_N4
\DUT_REG|DUT_READREG1_MUX|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(20)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(20),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\);

-- Location: LCCOMB_X49_Y30_N16
\DUT_REG|DUT_READREG1_MUX|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(20))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(20)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~1_combout\);

-- Location: LCCOMB_X47_Y27_N2
\DUT_REG|DUT_READREG1_MUX|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux11~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux11~6_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux11~1_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~9_combout\);

-- Location: LCCOMB_X44_Y20_N24
\DUT_REG|DUT_READREG1_MUX|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux11~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux11~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux11~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\);

-- Location: FF_X44_Y20_N25
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(20));

-- Location: LCCOMB_X44_Y20_N16
\DUT_ALU_IN0_MUX|OUTPUT[20]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (((!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux11~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(20),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\);

-- Location: LCCOMB_X41_Y25_N28
\DUT_ALU_IN0_MUX|OUTPUT[20]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\ & ((\DUT_WB_MUX|OUTPUT[20]~20_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[20]~53_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20),
	datad => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\);

-- Location: LCCOMB_X42_Y24_N14
\DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder_combout\);

-- Location: FF_X42_Y24_N15
\DUT_REG|GEN_INS:15:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(19));

-- Location: FF_X44_Y24_N27
\DUT_REG|GEN_INS:13:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(19));

-- Location: FF_X43_Y24_N19
\DUT_REG|GEN_INS:12:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(19));

-- Location: FF_X43_Y24_N17
\DUT_REG|GEN_INS:14:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(19));

-- Location: LCCOMB_X43_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\);

-- Location: LCCOMB_X44_Y24_N26
\DUT_REG|DUT_READREG2_MUX|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~18_combout\);

-- Location: FF_X51_Y25_N5
\DUT_REG|GEN_INS:10:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(19));

-- Location: FF_X51_Y26_N3
\DUT_REG|GEN_INS:8:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(19));

-- Location: FF_X51_Y25_N7
\DUT_REG|GEN_INS:9:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(19));

-- Location: LCCOMB_X51_Y26_N2
\DUT_REG|DUT_READREG2_MUX|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\);

-- Location: FF_X50_Y26_N25
\DUT_REG|GEN_INS:11:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(19));

-- Location: LCCOMB_X50_Y26_N24
\DUT_REG|DUT_READREG2_MUX|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(19)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux12~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~11_combout\);

-- Location: FF_X46_Y28_N17
\DUT_REG|GEN_INS:6:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(19));

-- Location: LCCOMB_X45_Y27_N24
\DUT_REG|DUT_READREG2_MUX|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\);

-- Location: FF_X47_Y20_N9
\DUT_REG|GEN_INS:5:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(19));

-- Location: FF_X47_Y20_N27
\DUT_REG|GEN_INS:7:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(19));

-- Location: LCCOMB_X47_Y20_N26
\DUT_REG|DUT_READREG2_MUX|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(19)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~13_combout\);

-- Location: FF_X41_Y29_N19
\DUT_REG|GEN_INS:1:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(19));

-- Location: FF_X41_Y29_N5
\DUT_REG|GEN_INS:0:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(19));

-- Location: LCCOMB_X41_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\);

-- Location: FF_X42_Y29_N31
\DUT_REG|GEN_INS:3:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(19));

-- Location: FF_X42_Y29_N13
\DUT_REG|GEN_INS:2:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(19));

-- Location: LCCOMB_X42_Y29_N30
\DUT_REG|DUT_READREG2_MUX|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux12~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~15_combout\);

-- Location: LCCOMB_X42_Y24_N12
\DUT_REG|DUT_READREG2_MUX|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux12~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux12~15_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\);

-- Location: LCCOMB_X43_Y24_N4
\DUT_REG|DUT_READREG2_MUX|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux12~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux12~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux12~18_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux12~11_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~19_combout\);

-- Location: FF_X46_Y30_N1
\DUT_REG|GEN_INS:26:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(19));

-- Location: FF_X47_Y30_N15
\DUT_REG|GEN_INS:18:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(19));

-- Location: LCCOMB_X47_Y30_N14
\DUT_REG|DUT_READREG2_MUX|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(19)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(19) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\);

-- Location: FF_X46_Y30_N19
\DUT_REG|GEN_INS:30:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(19));

-- Location: FF_X47_Y30_N29
\DUT_REG|GEN_INS:22:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(19));

-- Location: LCCOMB_X46_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux12~0_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~1_combout\);

-- Location: FF_X36_Y25_N9
\DUT_REG|GEN_INS:23:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(19));

-- Location: FF_X49_Y25_N31
\DUT_REG|GEN_INS:19:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(19));

-- Location: LCCOMB_X49_Y25_N30
\DUT_REG|DUT_READREG2_MUX|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\);

-- Location: FF_X49_Y25_N5
\DUT_REG|GEN_INS:27:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(19));

-- Location: FF_X36_Y26_N9
\DUT_REG|GEN_INS:31:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(19));

-- Location: LCCOMB_X36_Y26_N8
\DUT_REG|DUT_READREG2_MUX|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(19)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~7_combout\,
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~8_combout\);

-- Location: FF_X46_Y22_N5
\DUT_REG|GEN_INS:25:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(19));

-- Location: FF_X47_Y22_N13
\DUT_REG|GEN_INS:29:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(19));

-- Location: FF_X46_Y22_N23
\DUT_REG|GEN_INS:17:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(19));

-- Location: FF_X50_Y22_N17
\DUT_REG|GEN_INS:21:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(19));

-- Location: LCCOMB_X46_Y22_N22
\DUT_REG|DUT_READREG2_MUX|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\);

-- Location: LCCOMB_X47_Y22_N12
\DUT_REG|DUT_READREG2_MUX|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~3_combout\);

-- Location: FF_X41_Y30_N19
\DUT_REG|GEN_INS:16:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(19));

-- Location: FF_X41_Y30_N25
\DUT_REG|GEN_INS:24:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(19));

-- Location: LCCOMB_X41_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\);

-- Location: FF_X42_Y30_N19
\DUT_REG|GEN_INS:28:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(19));

-- Location: FF_X42_Y30_N25
\DUT_REG|GEN_INS:20:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(19));

-- Location: LCCOMB_X42_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~5_combout\);

-- Location: LCCOMB_X42_Y24_N24
\DUT_REG|DUT_READREG2_MUX|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux12~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~3_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux12~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\);

-- Location: LCCOMB_X42_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux12~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux12~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux12~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~9_combout\);

-- Location: LCCOMB_X42_Y24_N0
\DUT_REG|DUT_READREG2_MUX|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux12~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux12~19_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\);

-- Location: LCCOMB_X42_Y24_N4
\DUT_ALU_IN1_MUX|OUTPUT[19]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\);

-- Location: FF_X41_Y26_N29
\DUT_REG|GEN_INS:23:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(18));

-- Location: FF_X41_Y26_N7
\DUT_REG|GEN_INS:31:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(18));

-- Location: FF_X46_Y25_N1
\DUT_REG|GEN_INS:27:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(18));

-- Location: FF_X46_Y25_N3
\DUT_REG|GEN_INS:19:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(18));

-- Location: LCCOMB_X46_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\);

-- Location: LCCOMB_X41_Y26_N6
\DUT_REG|DUT_READREG2_MUX|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~8_combout\);

-- Location: FF_X41_Y30_N7
\DUT_REG|GEN_INS:16:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(18));

-- Location: FF_X41_Y31_N27
\DUT_REG|GEN_INS:20:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(18));

-- Location: LCCOMB_X41_Y30_N6
\DUT_REG|DUT_READREG2_MUX|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\);

-- Location: FF_X41_Y31_N21
\DUT_REG|GEN_INS:28:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(18));

-- Location: FF_X41_Y30_N29
\DUT_REG|GEN_INS:24:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(18));

-- Location: LCCOMB_X41_Y31_N20
\DUT_REG|DUT_READREG2_MUX|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux13~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~5_combout\);

-- Location: FF_X46_Y30_N29
\DUT_REG|GEN_INS:26:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(18));

-- Location: FF_X49_Y30_N15
\DUT_REG|GEN_INS:18:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(18));

-- Location: FF_X49_Y30_N13
\DUT_REG|GEN_INS:22:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(18));

-- Location: LCCOMB_X49_Y30_N14
\DUT_REG|DUT_READREG2_MUX|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\);

-- Location: LCCOMB_X46_Y30_N14
\DUT_REG|DUT_READREG2_MUX|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~3_combout\);

-- Location: LCCOMB_X41_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux13~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux13~5_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux13~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\);

-- Location: FF_X43_Y25_N3
\DUT_REG|GEN_INS:17:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(18));

-- Location: LCCOMB_X44_Y25_N28
\DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder_combout\);

-- Location: FF_X44_Y25_N29
\DUT_REG|GEN_INS:25:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(18));

-- Location: LCCOMB_X43_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\);

-- Location: FF_X44_Y25_N15
\DUT_REG|GEN_INS:29:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(18));

-- Location: FF_X43_Y25_N9
\DUT_REG|GEN_INS:21:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(18));

-- Location: LCCOMB_X43_Y25_N8
\DUT_REG|DUT_READREG2_MUX|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(18)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(18) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux13~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~1_combout\);

-- Location: LCCOMB_X41_Y29_N8
\DUT_REG|DUT_READREG2_MUX|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux13~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux13~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux13~8_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux13~6_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~9_combout\);

-- Location: FF_X45_Y27_N5
\DUT_REG|GEN_INS:7:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(18));

-- Location: FF_X46_Y27_N23
\DUT_REG|GEN_INS:6:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(18));

-- Location: FF_X45_Y27_N27
\DUT_REG|GEN_INS:4:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(18));

-- Location: LCCOMB_X45_Y29_N8
\DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder_combout\);

-- Location: FF_X45_Y29_N9
\DUT_REG|GEN_INS:5:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(18));

-- Location: LCCOMB_X45_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\);

-- Location: LCCOMB_X46_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~11_combout\);

-- Location: FF_X42_Y28_N5
\DUT_REG|GEN_INS:1:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(18));

-- Location: FF_X42_Y28_N31
\DUT_REG|GEN_INS:3:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(18));

-- Location: FF_X41_Y27_N29
\DUT_REG|GEN_INS:0:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(18));

-- Location: FF_X41_Y27_N19
\DUT_REG|GEN_INS:2:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(18));

-- Location: LCCOMB_X41_Y27_N28
\DUT_REG|DUT_READREG2_MUX|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\);

-- Location: LCCOMB_X42_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~15_combout\);

-- Location: FF_X51_Y25_N25
\DUT_REG|GEN_INS:9:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(18));

-- Location: FF_X50_Y26_N27
\DUT_REG|GEN_INS:11:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(18));

-- Location: FF_X51_Y25_N11
\DUT_REG|GEN_INS:10:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(18));

-- Location: FF_X50_Y29_N27
\DUT_REG|GEN_INS:8:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(18));

-- Location: LCCOMB_X50_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\);

-- Location: LCCOMB_X50_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~12_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~13_combout\);

-- Location: LCCOMB_X41_Y30_N8
\DUT_REG|DUT_READREG2_MUX|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux13~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\);

-- Location: LCCOMB_X41_Y25_N18
\DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder_combout\);

-- Location: FF_X41_Y25_N19
\DUT_REG|GEN_INS:15:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(18));

-- Location: FF_X43_Y24_N15
\DUT_REG|GEN_INS:14:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(18));

-- Location: FF_X43_Y24_N9
\DUT_REG|GEN_INS:12:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(18));

-- Location: FF_X44_Y24_N29
\DUT_REG|GEN_INS:13:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(18));

-- Location: LCCOMB_X43_Y24_N8
\DUT_REG|DUT_READREG2_MUX|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\);

-- Location: LCCOMB_X43_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~18_combout\);

-- Location: LCCOMB_X41_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux13~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux13~11_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux13~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux13~16_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux13~18_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~19_combout\);

-- Location: LCCOMB_X41_Y25_N4
\DUT_REG|DUT_READREG2_MUX|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux13~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux13~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux13~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\);

-- Location: LCCOMB_X41_Y25_N26
\DUT_ALU_IN1_MUX|OUTPUT[18]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\);

-- Location: FF_X36_Y26_N11
\DUT_REG|GEN_INS:27:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(17));

-- Location: FF_X36_Y26_N5
\DUT_REG|GEN_INS:31:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(17));

-- Location: FF_X37_Y26_N19
\DUT_REG|GEN_INS:19:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(17));

-- Location: FF_X37_Y26_N1
\DUT_REG|GEN_INS:23:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(17));

-- Location: LCCOMB_X37_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\);

-- Location: LCCOMB_X36_Y26_N4
\DUT_REG|DUT_READREG2_MUX|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~8_combout\);

-- Location: FF_X47_Y30_N27
\DUT_REG|GEN_INS:18:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(17));

-- Location: FF_X46_Y30_N9
\DUT_REG|GEN_INS:26:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(17));

-- Location: LCCOMB_X47_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(17)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\);

-- Location: FF_X46_Y30_N3
\DUT_REG|GEN_INS:30:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(17));

-- Location: FF_X47_Y30_N1
\DUT_REG|GEN_INS:22:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(17));

-- Location: LCCOMB_X46_Y30_N2
\DUT_REG|DUT_READREG2_MUX|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~0_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~1_combout\);

-- Location: FF_X38_Y29_N17
\DUT_REG|GEN_INS:25:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(17));

-- Location: FF_X38_Y29_N11
\DUT_REG|GEN_INS:29:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(17));

-- Location: FF_X39_Y29_N19
\DUT_REG|GEN_INS:17:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(17));

-- Location: FF_X39_Y29_N25
\DUT_REG|GEN_INS:21:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(17));

-- Location: LCCOMB_X39_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(17)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\);

-- Location: LCCOMB_X38_Y29_N10
\DUT_REG|DUT_READREG2_MUX|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~3_combout\);

-- Location: FF_X41_Y30_N5
\DUT_REG|GEN_INS:24:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(17));

-- Location: FF_X41_Y30_N15
\DUT_REG|GEN_INS:16:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(17));

-- Location: LCCOMB_X41_Y30_N14
\DUT_REG|DUT_READREG2_MUX|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(17)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(17) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\);

-- Location: FF_X42_Y30_N5
\DUT_REG|GEN_INS:20:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(17));

-- Location: FF_X42_Y30_N31
\DUT_REG|GEN_INS:28:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(17));

-- Location: LCCOMB_X42_Y30_N30
\DUT_REG|DUT_READREG2_MUX|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(17)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux14~4_combout\,
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~5_combout\);

-- Location: LCCOMB_X42_Y30_N0
\DUT_REG|DUT_READREG2_MUX|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux14~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~3_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux14~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\);

-- Location: LCCOMB_X42_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux14~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux14~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux14~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~9_combout\);

-- Location: FF_X45_Y27_N23
\DUT_REG|GEN_INS:4:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(17));

-- Location: FF_X45_Y28_N27
\DUT_REG|GEN_INS:6:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(17));

-- Location: LCCOMB_X45_Y27_N22
\DUT_REG|DUT_READREG2_MUX|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\);

-- Location: FF_X45_Y27_N17
\DUT_REG|GEN_INS:7:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(17));

-- Location: FF_X45_Y28_N9
\DUT_REG|GEN_INS:5:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(17));

-- Location: LCCOMB_X45_Y27_N16
\DUT_REG|DUT_READREG2_MUX|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux14~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~13_combout\);

-- Location: FF_X42_Y29_N9
\DUT_REG|GEN_INS:2:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(17));

-- Location: FF_X42_Y29_N3
\DUT_REG|GEN_INS:3:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(17));

-- Location: FF_X43_Y28_N7
\DUT_REG|GEN_INS:0:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(17));

-- Location: FF_X43_Y29_N9
\DUT_REG|GEN_INS:1:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(17));

-- Location: LCCOMB_X43_Y28_N6
\DUT_REG|DUT_READREG2_MUX|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\);

-- Location: LCCOMB_X42_Y29_N2
\DUT_REG|DUT_READREG2_MUX|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~15_combout\);

-- Location: LCCOMB_X42_Y29_N28
\DUT_REG|DUT_READREG2_MUX|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & \DUT_REG|DUT_READREG2_MUX|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~15_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\);

-- Location: FF_X44_Y24_N15
\DUT_REG|GEN_INS:13:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(17));

-- Location: FF_X43_Y24_N21
\DUT_REG|GEN_INS:12:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(17));

-- Location: FF_X43_Y24_N3
\DUT_REG|GEN_INS:14:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(17));

-- Location: LCCOMB_X43_Y24_N20
\DUT_REG|DUT_READREG2_MUX|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\);

-- Location: LCCOMB_X44_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~18_combout\);

-- Location: FF_X50_Y29_N5
\DUT_REG|GEN_INS:9:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(17));

-- Location: FF_X50_Y29_N23
\DUT_REG|GEN_INS:8:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(17));

-- Location: LCCOMB_X50_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(17)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(17) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\);

-- Location: FF_X51_Y29_N23
\DUT_REG|GEN_INS:11:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(17));

-- Location: FF_X51_Y29_N29
\DUT_REG|GEN_INS:10:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(17));

-- Location: LCCOMB_X51_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~11_combout\);

-- Location: LCCOMB_X42_Y29_N6
\DUT_REG|DUT_READREG2_MUX|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux14~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux14~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~16_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux14~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux14~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~19_combout\);

-- Location: LCCOMB_X50_Y21_N28
\DUT_REG|DUT_READREG2_MUX|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux14~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux14~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\);

-- Location: LCCOMB_X50_Y21_N26
\DUT_ALU_IN1_MUX|OUTPUT[17]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\)) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\)) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\);

-- Location: FF_X43_Y25_N23
\DUT_REG|GEN_INS:17:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(16));

-- Location: LCCOMB_X44_Y25_N24
\DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	combout => \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder_combout\);

-- Location: FF_X44_Y25_N25
\DUT_REG|GEN_INS:25:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(16));

-- Location: LCCOMB_X43_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(16)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\);

-- Location: FF_X43_Y25_N29
\DUT_REG|GEN_INS:21:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(16));

-- Location: FF_X44_Y25_N3
\DUT_REG|GEN_INS:29:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(16));

-- Location: LCCOMB_X43_Y25_N28
\DUT_REG|DUT_READREG2_MUX|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\ & 
-- (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux15~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~1_combout\);

-- Location: FF_X36_Y26_N31
\DUT_REG|GEN_INS:27:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(16));

-- Location: FF_X36_Y25_N29
\DUT_REG|GEN_INS:19:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(16));

-- Location: LCCOMB_X36_Y25_N28
\DUT_REG|DUT_READREG2_MUX|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(16)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(16) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\);

-- Location: FF_X36_Y26_N1
\DUT_REG|GEN_INS:31:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(16));

-- Location: FF_X36_Y25_N3
\DUT_REG|GEN_INS:23:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(16));

-- Location: LCCOMB_X36_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~8_combout\);

-- Location: FF_X41_Y31_N31
\DUT_REG|GEN_INS:20:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(16));

-- Location: FF_X41_Y30_N3
\DUT_REG|GEN_INS:16:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(16));

-- Location: LCCOMB_X41_Y30_N2
\DUT_REG|DUT_READREG2_MUX|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(16)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(16) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\);

-- Location: FF_X41_Y31_N1
\DUT_REG|GEN_INS:28:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(16));

-- Location: FF_X41_Y30_N1
\DUT_REG|GEN_INS:24:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(16));

-- Location: LCCOMB_X41_Y31_N0
\DUT_REG|DUT_READREG2_MUX|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux15~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~5_combout\);

-- Location: FF_X49_Y30_N9
\DUT_REG|GEN_INS:22:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(16));

-- Location: FF_X49_Y30_N11
\DUT_REG|GEN_INS:18:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(16));

-- Location: LCCOMB_X49_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(16)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(16) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\);

-- Location: FF_X49_Y27_N3
\DUT_REG|GEN_INS:30:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(16));

-- Location: FF_X49_Y27_N1
\DUT_REG|GEN_INS:26:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(16));

-- Location: LCCOMB_X49_Y27_N2
\DUT_REG|DUT_READREG2_MUX|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\ & 
-- ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux15~2_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~3_combout\);

-- Location: LCCOMB_X45_Y27_N2
\DUT_REG|DUT_READREG2_MUX|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux15~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux15~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux15~5_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux15~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\);

-- Location: LCCOMB_X45_Y27_N28
\DUT_REG|DUT_READREG2_MUX|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux15~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux15~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux15~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~9_combout\);

-- Location: LCCOMB_X41_Y24_N4
\DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder_combout\);

-- Location: FF_X41_Y24_N5
\DUT_REG|GEN_INS:15:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(16));

-- Location: FF_X43_Y24_N7
\DUT_REG|GEN_INS:14:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(16));

-- Location: FF_X43_Y24_N1
\DUT_REG|GEN_INS:12:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(16));

-- Location: FF_X46_Y24_N27
\DUT_REG|GEN_INS:13:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(16));

-- Location: LCCOMB_X43_Y24_N0
\DUT_REG|DUT_READREG2_MUX|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(16)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\);

-- Location: LCCOMB_X43_Y24_N6
\DUT_REG|DUT_READREG2_MUX|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~18_combout\);

-- Location: FF_X45_Y27_N1
\DUT_REG|GEN_INS:7:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(16));

-- Location: FF_X46_Y27_N17
\DUT_REG|GEN_INS:6:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(16));

-- Location: LCCOMB_X44_Y29_N16
\DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	combout => \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder_combout\);

-- Location: FF_X44_Y29_N17
\DUT_REG|GEN_INS:5:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(16));

-- Location: FF_X45_Y27_N31
\DUT_REG|GEN_INS:4:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(16));

-- Location: LCCOMB_X45_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(16)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(16) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\);

-- Location: LCCOMB_X46_Y27_N16
\DUT_REG|DUT_READREG2_MUX|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~11_combout\);

-- Location: FF_X43_Y28_N9
\DUT_REG|GEN_INS:2:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(16));

-- Location: FF_X43_Y28_N11
\DUT_REG|GEN_INS:0:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(16));

-- Location: LCCOMB_X43_Y28_N10
\DUT_REG|DUT_READREG2_MUX|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\);

-- Location: FF_X42_Y28_N19
\DUT_REG|GEN_INS:3:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(16));

-- Location: FF_X42_Y28_N17
\DUT_REG|GEN_INS:1:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(16));

-- Location: LCCOMB_X42_Y28_N18
\DUT_REG|DUT_READREG2_MUX|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~15_combout\);

-- Location: FF_X51_Y26_N23
\DUT_REG|GEN_INS:8:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(16));

-- Location: FF_X50_Y26_N13
\DUT_REG|GEN_INS:10:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(16));

-- Location: LCCOMB_X51_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(16)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\);

-- Location: FF_X51_Y26_N5
\DUT_REG|GEN_INS:9:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(16));

-- Location: LCCOMB_X50_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(16)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~12_combout\,
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~13_combout\);

-- Location: LCCOMB_X41_Y30_N20
\DUT_REG|DUT_READREG2_MUX|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\);

-- Location: LCCOMB_X41_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux15~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux15~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux15~11_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~19_combout\);

-- Location: LCCOMB_X35_Y19_N4
\DUT_REG|DUT_READREG2_MUX|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux15~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux15~9_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux15~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\);

-- Location: LCCOMB_X41_Y19_N16
\DUT_ALU_IN1_MUX|OUTPUT[16]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\,
	datac => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\);

-- Location: FF_X40_Y23_N23
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(15));

-- Location: LCCOMB_X40_Y23_N22
\DUT_WB_MUX|OUTPUT[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[15]~15_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux17~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(15),
	datad => \DUT_ALU|Mux17~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[15]~15_combout\);

-- Location: FF_X36_Y26_N27
\DUT_REG|GEN_INS:27:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(15));

-- Location: FF_X36_Y26_N13
\DUT_REG|GEN_INS:31:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(15));

-- Location: FF_X37_Y26_N23
\DUT_REG|GEN_INS:19:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(15));

-- Location: FF_X37_Y26_N29
\DUT_REG|GEN_INS:23:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(15));

-- Location: LCCOMB_X37_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\);

-- Location: LCCOMB_X36_Y26_N12
\DUT_REG|DUT_READREG2_MUX|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(15)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(15))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~8_combout\);

-- Location: FF_X47_Y26_N21
\DUT_REG|GEN_INS:22:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(15));

-- Location: FF_X51_Y27_N15
\DUT_REG|GEN_INS:30:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(15));

-- Location: FF_X51_Y27_N29
\DUT_REG|GEN_INS:26:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(15));

-- Location: FF_X47_Y26_N23
\DUT_REG|GEN_INS:18:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(15));

-- Location: LCCOMB_X47_Y26_N22
\DUT_REG|DUT_READREG2_MUX|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(15)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(15) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\);

-- Location: LCCOMB_X51_Y27_N14
\DUT_REG|DUT_READREG2_MUX|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(15)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(15))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~1_combout\);

-- Location: FF_X38_Y29_N13
\DUT_REG|GEN_INS:25:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(15));

-- Location: FF_X38_Y29_N31
\DUT_REG|GEN_INS:29:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(15));

-- Location: FF_X39_Y29_N23
\DUT_REG|GEN_INS:17:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(15));

-- Location: FF_X39_Y29_N29
\DUT_REG|GEN_INS:21:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(15));

-- Location: LCCOMB_X39_Y29_N22
\DUT_REG|DUT_READREG2_MUX|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(15)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\);

-- Location: LCCOMB_X38_Y29_N30
\DUT_REG|DUT_READREG2_MUX|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(15)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(15))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~3_combout\);

-- Location: FF_X41_Y30_N11
\DUT_REG|GEN_INS:16:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(15));

-- Location: FF_X41_Y30_N17
\DUT_REG|GEN_INS:24:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(15));

-- Location: LCCOMB_X41_Y30_N10
\DUT_REG|DUT_READREG2_MUX|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\);

-- Location: FF_X42_Y30_N15
\DUT_REG|GEN_INS:28:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(15));

-- Location: FF_X42_Y30_N21
\DUT_REG|GEN_INS:20:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(15));

-- Location: LCCOMB_X42_Y30_N14
\DUT_REG|DUT_READREG2_MUX|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(15))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux16~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~5_combout\);

-- Location: LCCOMB_X42_Y30_N16
\DUT_REG|DUT_READREG2_MUX|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux16~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~3_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux16~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\);

-- Location: LCCOMB_X42_Y30_N26
\DUT_REG|DUT_READREG2_MUX|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux16~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux16~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux16~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~9_combout\);

-- Location: FF_X51_Y29_N25
\DUT_REG|GEN_INS:10:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(15));

-- Location: FF_X51_Y29_N19
\DUT_REG|GEN_INS:11:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(15));

-- Location: FF_X50_Y29_N19
\DUT_REG|GEN_INS:8:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(15));

-- Location: FF_X50_Y29_N1
\DUT_REG|GEN_INS:9:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(15));

-- Location: LCCOMB_X50_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\);

-- Location: LCCOMB_X51_Y29_N18
\DUT_REG|DUT_READREG2_MUX|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(15)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\ & 
-- (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(15))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~10_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~11_combout\);

-- Location: LCCOMB_X40_Y23_N0
\DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder_combout\);

-- Location: FF_X40_Y23_N1
\DUT_REG|GEN_INS:15:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(15));

-- Location: FF_X40_Y27_N25
\DUT_REG|GEN_INS:13:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(15));

-- Location: FF_X40_Y24_N13
\DUT_REG|GEN_INS:14:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(15));

-- Location: FF_X40_Y24_N31
\DUT_REG|GEN_INS:12:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(15));

-- Location: LCCOMB_X40_Y24_N30
\DUT_REG|DUT_READREG2_MUX|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(15)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(15) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\);

-- Location: LCCOMB_X40_Y27_N24
\DUT_REG|DUT_READREG2_MUX|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(15))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(15)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~18_combout\);

-- Location: FF_X45_Y30_N31
\DUT_REG|GEN_INS:0:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(15));

-- Location: FF_X45_Y30_N29
\DUT_REG|GEN_INS:1:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(15));

-- Location: LCCOMB_X45_Y30_N30
\DUT_REG|DUT_READREG2_MUX|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\);

-- Location: FF_X42_Y29_N17
\DUT_REG|GEN_INS:3:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(15));

-- Location: FF_X43_Y27_N1
\DUT_REG|GEN_INS:2:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(15));

-- Location: LCCOMB_X42_Y29_N16
\DUT_REG|DUT_READREG2_MUX|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(15))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(15)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~14_combout\,
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~15_combout\);

-- Location: FF_X45_Y28_N15
\DUT_REG|GEN_INS:6:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(15));

-- Location: FF_X44_Y28_N25
\DUT_REG|GEN_INS:4:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(15));

-- Location: LCCOMB_X44_Y28_N24
\DUT_REG|DUT_READREG2_MUX|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(15)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(15) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\);

-- Location: FF_X45_Y28_N29
\DUT_REG|GEN_INS:5:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(15));

-- Location: FF_X43_Y29_N27
\DUT_REG|GEN_INS:7:REGX|REG_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(15));

-- Location: LCCOMB_X43_Y29_N26
\DUT_REG|DUT_READREG2_MUX|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(15)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(15) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux16~12_combout\,
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~13_combout\);

-- Location: LCCOMB_X42_Y29_N10
\DUT_REG|DUT_READREG2_MUX|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|DUT_READREG2_MUX|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~15_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux16~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\);

-- Location: LCCOMB_X42_Y29_N4
\DUT_REG|DUT_READREG2_MUX|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux16~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux16~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux16~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~19_combout\);

-- Location: LCCOMB_X49_Y21_N20
\DUT_REG|DUT_READREG2_MUX|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux16~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux16~9_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux16~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\);

-- Location: LCCOMB_X49_Y21_N28
\DUT_ALU_IN1_MUX|OUTPUT[15]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\);

-- Location: LCCOMB_X43_Y22_N30
\DUT_ALU|Add0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~61_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & (\DUT_ALU|Add0~60\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & (!\DUT_ALU|Add0~60\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & (!\DUT_ALU|Add0~60\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & ((\DUT_ALU|Add0~60\) # (GND)))))
-- \DUT_ALU|Add0~62\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & !\DUT_ALU|Add0~60\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & ((!\DUT_ALU|Add0~60\) # (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~60\,
	combout => \DUT_ALU|Add0~61_combout\,
	cout => \DUT_ALU|Add0~62\);

-- Location: LCCOMB_X42_Y22_N30
\DUT_ALU|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~60_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & (!\DUT_ALU|Add1~59\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & ((\DUT_ALU|Add1~59\) # (GND))))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & (\DUT_ALU|Add1~59\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & (!\DUT_ALU|Add1~59\))))
-- \DUT_ALU|Add1~61\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & ((!\DUT_ALU|Add1~59\) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & !\DUT_ALU|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~59\,
	combout => \DUT_ALU|Add1~60_combout\,
	cout => \DUT_ALU|Add1~61\);

-- Location: LCCOMB_X41_Y22_N10
\DUT_ALU|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux17~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU|Add1~60_combout\) # (\DUT_ALU_CONTROL|ALU_CONTROL\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU|Add1~60_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux17~0_combout\);

-- Location: LCCOMB_X41_Y22_N12
\DUT_ALU|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux17~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux17~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~61_combout\,
	datad => \DUT_ALU|Mux17~0_combout\,
	combout => \DUT_ALU|Mux17~1_combout\);

-- Location: LCCOMB_X40_Y23_N18
\DUT_ALU|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux17~2_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & ((\DUT_ALU|Mux17~1_combout\) # ((\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\ & !\DUT_ALU|Mux18~2_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ & (\DUT_ALU|Mux17~1_combout\ & 
-- ((\DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\) # (\DUT_ALU|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[15]~74_combout\,
	datac => \DUT_ALU|Mux17~1_combout\,
	datad => \DUT_ALU|Mux18~2_combout\,
	combout => \DUT_ALU|Mux17~2_combout\);

-- Location: FF_X40_Y23_N19
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15));

-- Location: LCCOMB_X45_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(15)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\);

-- Location: LCCOMB_X45_Y28_N14
\DUT_REG|DUT_READREG1_MUX|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(15)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(15) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(15),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux16~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~11_combout\);

-- Location: LCCOMB_X43_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(15))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\);

-- Location: LCCOMB_X45_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(15)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\ & 
-- (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(15) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~14_combout\,
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~15_combout\);

-- Location: LCCOMB_X51_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(15)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(15) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\);

-- Location: LCCOMB_X50_Y29_N0
\DUT_REG|DUT_READREG1_MUX|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(15))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(15)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(15),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~13_combout\);

-- Location: LCCOMB_X42_Y30_N8
\DUT_REG|DUT_READREG1_MUX|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux16~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux16~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\);

-- Location: LCCOMB_X40_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(15)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\);

-- Location: LCCOMB_X40_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(15)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(15) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~18_combout\);

-- Location: LCCOMB_X40_Y23_N26
\DUT_REG|DUT_READREG1_MUX|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux16~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux16~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux16~16_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux16~18_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~19_combout\);

-- Location: LCCOMB_X38_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(15)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(15) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\);

-- Location: LCCOMB_X39_Y29_N28
\DUT_REG|DUT_READREG1_MUX|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(15))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~1_combout\);

-- Location: LCCOMB_X36_Y26_N26
\DUT_REG|DUT_READREG1_MUX|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\);

-- Location: LCCOMB_X37_Y26_N28
\DUT_REG|DUT_READREG1_MUX|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\ & (((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(15))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~7_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~8_combout\);

-- Location: LCCOMB_X47_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(15)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(15) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(15),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\);

-- Location: LCCOMB_X51_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(15)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\ & 
-- (((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(15) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~2_combout\,
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~3_combout\);

-- Location: LCCOMB_X42_Y30_N20
\DUT_REG|DUT_READREG1_MUX|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(15))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(15),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(15),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\);

-- Location: LCCOMB_X41_Y30_N16
\DUT_REG|DUT_READREG1_MUX|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(15)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\ & 
-- (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(15) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~4_combout\,
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(15),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(15),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~5_combout\);

-- Location: LCCOMB_X40_Y27_N26
\DUT_REG|DUT_READREG1_MUX|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|DUT_READREG1_MUX|Mux16~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux16~3_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\);

-- Location: LCCOMB_X40_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux16~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux16~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux16~1_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux16~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~9_combout\);

-- Location: LCCOMB_X40_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux16~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux16~19_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\);

-- Location: FF_X40_Y23_N13
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(15));

-- Location: LCCOMB_X40_Y23_N28
\DUT_ALU_IN0_MUX|OUTPUT[15]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15),
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(15),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\);

-- Location: LCCOMB_X40_Y23_N30
\DUT_ALU_IN0_MUX|OUTPUT[15]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\ & (\DUT_WB_MUX|OUTPUT[15]~15_combout\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[15]~63_combout\,
	datac => \DUT_WB_MUX|OUTPUT[15]~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux16~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[15]~64_combout\);

-- Location: LCCOMB_X43_Y21_N0
\DUT_ALU|Add0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~63_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ $ (!\DUT_ALU|Add0~62\)))) # (GND)
-- \DUT_ALU|Add0~64\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\) # (!\DUT_ALU|Add0~62\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ & !\DUT_ALU|Add0~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~62\,
	combout => \DUT_ALU|Add0~63_combout\,
	cout => \DUT_ALU|Add0~64\);

-- Location: LCCOMB_X42_Y21_N0
\DUT_ALU|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~62_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ $ (\DUT_ALU|Add1~61\)))) # (GND)
-- \DUT_ALU|Add1~63\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ & !\DUT_ALU|Add1~61\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\) # (!\DUT_ALU|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~61\,
	combout => \DUT_ALU|Add1~62_combout\,
	cout => \DUT_ALU|Add1~63\);

-- Location: LCCOMB_X44_Y22_N16
\DUT_ALU|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux16~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~62_combout\,
	combout => \DUT_ALU|Mux16~0_combout\);

-- Location: LCCOMB_X44_Y22_N26
\DUT_ALU|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux16~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux16~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~63_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Add0~63_combout\,
	datac => \DUT_ALU|Mux18~1_combout\,
	datad => \DUT_ALU|Mux16~0_combout\,
	combout => \DUT_ALU|Mux16~1_combout\);

-- Location: LCCOMB_X41_Y24_N14
\DUT_ALU|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux16~2_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ & ((\DUT_ALU|Mux16~1_combout\) # ((\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\ & !\DUT_ALU|Mux18~2_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ & (\DUT_ALU|Mux16~1_combout\ & 
-- ((\DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\) # (\DUT_ALU|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[16]~73_combout\,
	datac => \DUT_ALU|Mux18~2_combout\,
	datad => \DUT_ALU|Mux16~1_combout\,
	combout => \DUT_ALU|Mux16~2_combout\);

-- Location: FF_X41_Y24_N15
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16));

-- Location: FF_X41_Y24_N11
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(16));

-- Location: LCCOMB_X41_Y24_N10
\DUT_WB_MUX|OUTPUT[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[16]~16_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux16~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(16),
	datad => \DUT_ALU|Mux16~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[16]~16_combout\);

-- Location: FF_X50_Y26_N15
\DUT_REG|GEN_INS:11:REGX|REG_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(16));

-- Location: LCCOMB_X51_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(16)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(16) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\);

-- Location: LCCOMB_X50_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~11_combout\);

-- Location: LCCOMB_X43_Y24_N22
\DUT_REG|DUT_READREG1_MUX|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(16)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(16) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\);

-- Location: LCCOMB_X46_Y24_N26
\DUT_REG|DUT_READREG1_MUX|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(16)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\ & 
-- (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux15~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~18_combout\);

-- Location: LCCOMB_X45_Y27_N18
\DUT_REG|DUT_READREG1_MUX|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\);

-- Location: LCCOMB_X45_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(16)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~13_combout\);

-- Location: LCCOMB_X42_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\);

-- Location: LCCOMB_X43_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux15~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~15_combout\);

-- Location: LCCOMB_X45_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & \DUT_REG|DUT_READREG1_MUX|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux15~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\);

-- Location: LCCOMB_X45_Y27_N14
\DUT_REG|DUT_READREG1_MUX|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux15~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux15~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux15~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux15~18_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~19_combout\);

-- Location: LCCOMB_X36_Y25_N2
\DUT_REG|DUT_READREG1_MUX|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(16)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\);

-- Location: LCCOMB_X36_Y26_N30
\DUT_REG|DUT_READREG1_MUX|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~8_combout\);

-- Location: LCCOMB_X49_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(16)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(16) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\);

-- Location: LCCOMB_X49_Y30_N8
\DUT_REG|DUT_READREG1_MUX|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~1_combout\);

-- Location: LCCOMB_X43_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(16)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\);

-- Location: LCCOMB_X44_Y25_N2
\DUT_REG|DUT_READREG1_MUX|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux15~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(16),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(16),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~3_combout\);

-- Location: LCCOMB_X41_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(16)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(16) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(16),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\);

-- Location: LCCOMB_X41_Y31_N30
\DUT_REG|DUT_READREG1_MUX|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(16))) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\ & 
-- ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(16)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(16),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(16),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~5_combout\);

-- Location: LCCOMB_X44_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux15~3_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\);

-- Location: LCCOMB_X44_Y27_N10
\DUT_REG|DUT_READREG1_MUX|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux15~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux15~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux15~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux15~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~9_combout\);

-- Location: LCCOMB_X41_Y24_N18
\DUT_REG|DUT_READREG1_MUX|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux15~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux15~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux15~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\);

-- Location: FF_X41_Y24_N19
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(16));

-- Location: LCCOMB_X41_Y24_N30
\DUT_ALU_IN0_MUX|OUTPUT[16]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\) # (\DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(16) & (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(16),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux15~20_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\);

-- Location: LCCOMB_X41_Y24_N6
\DUT_ALU_IN0_MUX|OUTPUT[16]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\ & (((\DUT_WB_MUX|OUTPUT[16]~16_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16) & (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[16]~61_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16),
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_WB_MUX|OUTPUT[16]~16_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[16]~62_combout\);

-- Location: LCCOMB_X43_Y21_N2
\DUT_ALU|Add0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~65_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (\DUT_ALU|Add0~64\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (!\DUT_ALU|Add0~64\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (!\DUT_ALU|Add0~64\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & ((\DUT_ALU|Add0~64\) # (GND)))))
-- \DUT_ALU|Add0~66\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & !\DUT_ALU|Add0~64\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & ((!\DUT_ALU|Add0~64\) # (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~64\,
	combout => \DUT_ALU|Add0~65_combout\,
	cout => \DUT_ALU|Add0~66\);

-- Location: LCCOMB_X42_Y21_N2
\DUT_ALU|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~64_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (!\DUT_ALU|Add1~63\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (\DUT_ALU|Add1~63\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & ((\DUT_ALU|Add1~63\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (!\DUT_ALU|Add1~63\))))
-- \DUT_ALU|Add1~65\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & !\DUT_ALU|Add1~63\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\) # (!\DUT_ALU|Add1~63\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~63\,
	combout => \DUT_ALU|Add1~64_combout\,
	cout => \DUT_ALU|Add1~65\);

-- Location: LCCOMB_X42_Y20_N22
\DUT_ALU|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux15~0_combout\ = (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & \DUT_ALU|Add1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~64_combout\,
	combout => \DUT_ALU|Mux15~0_combout\);

-- Location: LCCOMB_X42_Y20_N24
\DUT_ALU|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux15~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux15~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~65_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Add0~65_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Mux15~0_combout\,
	datad => \DUT_ALU|Mux18~1_combout\,
	combout => \DUT_ALU|Mux15~1_combout\);

-- Location: LCCOMB_X42_Y20_N26
\DUT_ALU|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux15~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux15~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\) # (\DUT_ALU|Mux15~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ & \DUT_ALU|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[17]~72_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\,
	datad => \DUT_ALU|Mux15~1_combout\,
	combout => \DUT_ALU|Mux15~2_combout\);

-- Location: FF_X42_Y20_N27
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17));

-- Location: FF_X41_Y24_N17
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(17));

-- Location: LCCOMB_X41_Y24_N16
\DUT_WB_MUX|OUTPUT[17]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[17]~17_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux15~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(17),
	datad => \DUT_ALU|Mux15~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[17]~17_combout\);

-- Location: LCCOMB_X41_Y24_N0
\DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder_combout\);

-- Location: FF_X41_Y24_N1
\DUT_REG|GEN_INS:15:REGX|REG_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(17));

-- Location: LCCOMB_X43_Y24_N12
\DUT_REG|DUT_READREG1_MUX|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\);

-- Location: LCCOMB_X43_Y24_N2
\DUT_REG|DUT_READREG1_MUX|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~18_combout\);

-- Location: LCCOMB_X51_Y29_N28
\DUT_REG|DUT_READREG1_MUX|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(17)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(17) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\);

-- Location: LCCOMB_X50_Y29_N4
\DUT_REG|DUT_READREG1_MUX|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~13_combout\);

-- Location: LCCOMB_X42_Y29_N8
\DUT_REG|DUT_READREG1_MUX|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\);

-- Location: LCCOMB_X43_Y29_N8
\DUT_REG|DUT_READREG1_MUX|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~15_combout\);

-- Location: LCCOMB_X43_Y25_N30
\DUT_REG|DUT_READREG1_MUX|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux14~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\);

-- Location: LCCOMB_X45_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\);

-- Location: LCCOMB_X45_Y28_N26
\DUT_REG|DUT_READREG1_MUX|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(17)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(17) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~10_combout\,
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~11_combout\);

-- Location: LCCOMB_X43_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux14~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux14~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux14~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~19_combout\);

-- Location: LCCOMB_X36_Y26_N10
\DUT_REG|DUT_READREG1_MUX|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\);

-- Location: LCCOMB_X37_Y26_N0
\DUT_REG|DUT_READREG1_MUX|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(17)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\ & 
-- (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(17) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~7_combout\,
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(17),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(17),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~8_combout\);

-- Location: LCCOMB_X47_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\);

-- Location: LCCOMB_X46_Y30_N8
\DUT_REG|DUT_READREG1_MUX|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(17)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux14~2_combout\,
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~3_combout\);

-- Location: LCCOMB_X42_Y30_N4
\DUT_REG|DUT_READREG1_MUX|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\);

-- Location: LCCOMB_X41_Y30_N4
\DUT_REG|DUT_READREG1_MUX|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(17))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(17)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(17),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~5_combout\);

-- Location: LCCOMB_X39_Y26_N4
\DUT_REG|DUT_READREG1_MUX|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|DUT_READREG1_MUX|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux14~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\);

-- Location: LCCOMB_X38_Y29_N16
\DUT_REG|DUT_READREG1_MUX|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\);

-- Location: LCCOMB_X39_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(17),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(17),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~1_combout\);

-- Location: LCCOMB_X39_Y26_N30
\DUT_REG|DUT_READREG1_MUX|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux14~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|DUT_READREG1_MUX|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux14~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux14~6_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~1_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~9_combout\);

-- Location: LCCOMB_X39_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux14~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux14~19_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux14~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\);

-- Location: FF_X39_Y26_N17
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(17));

-- Location: LCCOMB_X39_Y26_N24
\DUT_ALU_IN0_MUX|OUTPUT[17]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17)) # (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(17) & ((!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(17),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\);

-- Location: LCCOMB_X39_Y26_N10
\DUT_ALU_IN0_MUX|OUTPUT[17]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\ & ((\DUT_WB_MUX|OUTPUT[17]~17_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux14~20_combout\,
	datac => \DUT_WB_MUX|OUTPUT[17]~17_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[17]~59_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[17]~60_combout\);

-- Location: LCCOMB_X43_Y21_N4
\DUT_ALU|Add0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~67_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ $ (!\DUT_ALU|Add0~66\)))) # (GND)
-- \DUT_ALU|Add0~68\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\) # (!\DUT_ALU|Add0~66\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ & !\DUT_ALU|Add0~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~66\,
	combout => \DUT_ALU|Add0~67_combout\,
	cout => \DUT_ALU|Add0~68\);

-- Location: LCCOMB_X42_Y21_N4
\DUT_ALU|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~66_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ $ (\DUT_ALU|Add1~65\)))) # (GND)
-- \DUT_ALU|Add1~67\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ & !\DUT_ALU|Add1~65\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\) # (!\DUT_ALU|Add1~65\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~65\,
	combout => \DUT_ALU|Add1~66_combout\,
	cout => \DUT_ALU|Add1~67\);

-- Location: LCCOMB_X41_Y21_N16
\DUT_ALU|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux14~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~66_combout\,
	combout => \DUT_ALU|Mux14~0_combout\);

-- Location: LCCOMB_X41_Y21_N2
\DUT_ALU|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux14~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux14~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~67_combout\,
	datad => \DUT_ALU|Mux14~0_combout\,
	combout => \DUT_ALU|Mux14~1_combout\);

-- Location: LCCOMB_X41_Y25_N16
\DUT_ALU|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux14~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ & ((\DUT_ALU|Mux14~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\ & (\DUT_ALU|Mux14~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[18]~71_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux14~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\,
	combout => \DUT_ALU|Mux14~2_combout\);

-- Location: FF_X41_Y25_N17
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18));

-- Location: FF_X41_Y25_N1
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(18));

-- Location: LCCOMB_X41_Y25_N0
\DUT_WB_MUX|OUTPUT[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[18]~18_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux14~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(18),
	datad => \DUT_ALU|Mux14~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[18]~18_combout\);

-- Location: FF_X46_Y30_N15
\DUT_REG|GEN_INS:30:REGX|REG_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(18));

-- Location: LCCOMB_X46_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\);

-- Location: LCCOMB_X49_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~1_combout\);

-- Location: LCCOMB_X41_Y26_N28
\DUT_REG|DUT_READREG1_MUX|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(18)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(18) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\);

-- Location: LCCOMB_X46_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(18)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~7_combout\,
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~8_combout\);

-- Location: LCCOMB_X41_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\);

-- Location: LCCOMB_X41_Y31_N26
\DUT_REG|DUT_READREG1_MUX|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(18)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\ & 
-- (((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(18) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~4_combout\,
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~5_combout\);

-- Location: LCCOMB_X43_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\);

-- Location: LCCOMB_X44_Y25_N14
\DUT_REG|DUT_READREG1_MUX|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~3_combout\);

-- Location: LCCOMB_X46_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # (\DUT_REG|DUT_READREG1_MUX|Mux13~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux13~5_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\);

-- Location: LCCOMB_X46_Y25_N6
\DUT_REG|DUT_READREG1_MUX|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux13~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux13~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~1_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux13~8_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~9_combout\);

-- Location: LCCOMB_X44_Y24_N8
\DUT_REG|DUT_READREG1_MUX|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(18)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & \DUT_REG|GEN_INS:12:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\);

-- Location: LCCOMB_X44_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~18_combout\);

-- Location: LCCOMB_X46_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(18)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(18),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\);

-- Location: LCCOMB_X45_Y27_N4
\DUT_REG|DUT_READREG1_MUX|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\ & 
-- ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~13_combout\);

-- Location: LCCOMB_X42_Y28_N4
\DUT_REG|DUT_READREG1_MUX|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\);

-- Location: LCCOMB_X41_Y27_N18
\DUT_REG|DUT_READREG1_MUX|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~15_combout\);

-- Location: LCCOMB_X51_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux13~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~13_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\);

-- Location: LCCOMB_X51_Y25_N24
\DUT_REG|DUT_READREG1_MUX|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(18),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(18),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\);

-- Location: LCCOMB_X51_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(18))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(18)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(18),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(18),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~11_combout\);

-- Location: LCCOMB_X51_Y25_N14
\DUT_REG|DUT_READREG1_MUX|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux13~18_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & \DUT_REG|DUT_READREG1_MUX|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~18_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~16_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~19_combout\);

-- Location: LCCOMB_X41_Y25_N22
\DUT_REG|DUT_READREG1_MUX|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux13~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux13~9_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux13~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\);

-- Location: FF_X41_Y25_N23
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(18));

-- Location: LCCOMB_X41_Y25_N14
\DUT_ALU_IN0_MUX|OUTPUT[18]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\) # ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(18) & !\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux13~20_combout\,
	datab => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(18),
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\);

-- Location: LCCOMB_X41_Y25_N24
\DUT_ALU_IN0_MUX|OUTPUT[18]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\ & ((\DUT_WB_MUX|OUTPUT[18]~18_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[18]~57_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18),
	datad => \DUT_WB_MUX|OUTPUT[18]~18_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[18]~58_combout\);

-- Location: LCCOMB_X43_Y21_N6
\DUT_ALU|Add0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~69_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & (\DUT_ALU|Add0~68\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & (!\DUT_ALU|Add0~68\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & (!\DUT_ALU|Add0~68\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & ((\DUT_ALU|Add0~68\) # (GND)))))
-- \DUT_ALU|Add0~70\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & !\DUT_ALU|Add0~68\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & ((!\DUT_ALU|Add0~68\) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~68\,
	combout => \DUT_ALU|Add0~69_combout\,
	cout => \DUT_ALU|Add0~70\);

-- Location: LCCOMB_X42_Y21_N6
\DUT_ALU|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~68_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & (!\DUT_ALU|Add1~67\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & (\DUT_ALU|Add1~67\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & ((\DUT_ALU|Add1~67\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & (!\DUT_ALU|Add1~67\))))
-- \DUT_ALU|Add1~69\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & !\DUT_ALU|Add1~67\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\) # (!\DUT_ALU|Add1~67\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~67\,
	combout => \DUT_ALU|Add1~68_combout\,
	cout => \DUT_ALU|Add1~69\);

-- Location: LCCOMB_X44_Y22_N12
\DUT_ALU|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux13~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~68_combout\,
	combout => \DUT_ALU|Mux13~0_combout\);

-- Location: LCCOMB_X44_Y22_N14
\DUT_ALU|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux13~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux13~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~69_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Add0~69_combout\,
	datad => \DUT_ALU|Mux13~0_combout\,
	combout => \DUT_ALU|Mux13~1_combout\);

-- Location: LCCOMB_X42_Y24_N2
\DUT_ALU|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux13~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux13~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & ((\DUT_ALU|Mux13~1_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\ & (\DUT_ALU|Mux13~1_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[19]~70_combout\,
	datac => \DUT_ALU|Mux13~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\,
	combout => \DUT_ALU|Mux13~2_combout\);

-- Location: FF_X42_Y24_N3
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19));

-- Location: FF_X42_Y24_N9
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(19));

-- Location: LCCOMB_X42_Y24_N8
\DUT_WB_MUX|OUTPUT[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[19]~19_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux13~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(19),
	datad => \DUT_ALU|Mux13~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[19]~19_combout\);

-- Location: FF_X45_Y27_N25
\DUT_REG|GEN_INS:4:REGX|REG_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(19));

-- Location: LCCOMB_X47_Y20_N8
\DUT_REG|DUT_READREG1_MUX|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(19)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\);

-- Location: LCCOMB_X46_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(19)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(19) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~10_combout\,
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~11_combout\);

-- Location: LCCOMB_X42_Y29_N12
\DUT_REG|DUT_READREG1_MUX|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(19)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(19) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\);

-- Location: LCCOMB_X41_Y29_N18
\DUT_REG|DUT_READREG1_MUX|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(19)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\ & 
-- (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(19) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(19),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux12~14_combout\,
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~15_combout\);

-- Location: LCCOMB_X51_Y25_N4
\DUT_REG|DUT_READREG1_MUX|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\);

-- Location: LCCOMB_X51_Y25_N6
\DUT_REG|DUT_READREG1_MUX|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(19)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\ & 
-- (((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(19) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(19),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux12~12_combout\,
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~13_combout\);

-- Location: LCCOMB_X47_Y24_N30
\DUT_REG|DUT_READREG1_MUX|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|DUT_READREG1_MUX|Mux12~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux12~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux12~15_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~13_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\);

-- Location: LCCOMB_X43_Y24_N10
\DUT_REG|DUT_READREG1_MUX|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(19)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|GEN_INS:12:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\);

-- Location: LCCOMB_X43_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\ & (((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~17_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~18_combout\);

-- Location: LCCOMB_X47_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux12~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux12~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~11_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux12~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~19_combout\);

-- Location: LCCOMB_X49_Y25_N4
\DUT_REG|DUT_READREG1_MUX|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(19)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\);

-- Location: LCCOMB_X36_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(19),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~8_combout\);

-- Location: LCCOMB_X46_Y22_N4
\DUT_REG|DUT_READREG1_MUX|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(19)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\);

-- Location: LCCOMB_X50_Y22_N16
\DUT_REG|DUT_READREG1_MUX|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~1_combout\);

-- Location: LCCOMB_X42_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(19),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(19),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\);

-- Location: LCCOMB_X41_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(19),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~5_combout\);

-- Location: LCCOMB_X47_Y30_N28
\DUT_REG|DUT_READREG1_MUX|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(19)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(19),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\);

-- Location: LCCOMB_X46_Y30_N0
\DUT_REG|DUT_READREG1_MUX|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(19))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\ & 
-- ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(19)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(19),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(19),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~3_combout\);

-- Location: LCCOMB_X43_Y24_N30
\DUT_REG|DUT_READREG1_MUX|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux12~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux12~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~5_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux12~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\);

-- Location: LCCOMB_X43_Y24_N24
\DUT_REG|DUT_READREG1_MUX|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux12~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\ & 
-- (((\DUT_REG|DUT_READREG1_MUX|Mux12~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux12~1_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux12~6_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~9_combout\);

-- Location: LCCOMB_X42_Y24_N22
\DUT_REG|DUT_READREG1_MUX|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux12~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux12~19_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux12~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\);

-- Location: FF_X42_Y24_N23
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(19));

-- Location: LCCOMB_X42_Y24_N10
\DUT_ALU_IN0_MUX|OUTPUT[19]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\) # ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19),
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(19),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\);

-- Location: LCCOMB_X42_Y24_N20
\DUT_ALU_IN0_MUX|OUTPUT[19]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\ & ((\DUT_WB_MUX|OUTPUT[19]~19_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux12~20_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_WB_MUX|OUTPUT[19]~19_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[19]~55_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[19]~56_combout\);

-- Location: LCCOMB_X42_Y21_N8
\DUT_ALU|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~70_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ $ (\DUT_ALU|Add1~69\)))) # (GND)
-- \DUT_ALU|Add1~71\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ & !\DUT_ALU|Add1~69\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\) # (!\DUT_ALU|Add1~69\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~69\,
	combout => \DUT_ALU|Add1~70_combout\,
	cout => \DUT_ALU|Add1~71\);

-- Location: LCCOMB_X44_Y22_N24
\DUT_ALU|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux12~0_combout\ = (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & \DUT_ALU|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~70_combout\,
	combout => \DUT_ALU|Mux12~0_combout\);

-- Location: LCCOMB_X43_Y21_N8
\DUT_ALU|Add0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~71_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ $ (!\DUT_ALU|Add0~70\)))) # (GND)
-- \DUT_ALU|Add0~72\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\) # (!\DUT_ALU|Add0~70\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ & !\DUT_ALU|Add0~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~70\,
	combout => \DUT_ALU|Add0~71_combout\,
	cout => \DUT_ALU|Add0~72\);

-- Location: LCCOMB_X44_Y22_N18
\DUT_ALU|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux12~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux12~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~71_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux12~0_combout\,
	datac => \DUT_ALU|Mux18~1_combout\,
	datad => \DUT_ALU|Add0~71_combout\,
	combout => \DUT_ALU|Mux12~1_combout\);

-- Location: LCCOMB_X41_Y25_N10
\DUT_ALU|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux12~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ & ((\DUT_ALU|Mux12~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ & (\DUT_ALU|Mux12~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux12~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[20]~54_combout\,
	combout => \DUT_ALU|Mux12~2_combout\);

-- Location: FF_X41_Y25_N11
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20));

-- Location: FF_X41_Y25_N3
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(20));

-- Location: LCCOMB_X41_Y25_N2
\DUT_WB_MUX|OUTPUT[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[20]~20_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux12~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(20),
	datad => \DUT_ALU|Mux12~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[20]~20_combout\);

-- Location: FF_X41_Y26_N1
\DUT_REG|GEN_INS:23:REGX|REG_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[20]~20_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(20));

-- Location: LCCOMB_X46_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\);

-- Location: LCCOMB_X41_Y26_N26
\DUT_REG|DUT_READREG2_MUX|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(20)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(20))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~8_combout\);

-- Location: LCCOMB_X46_Y22_N6
\DUT_REG|DUT_READREG2_MUX|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\);

-- Location: LCCOMB_X50_Y23_N28
\DUT_REG|DUT_READREG2_MUX|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(20))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(20)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(20),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~1_combout\);

-- Location: LCCOMB_X47_Y27_N14
\DUT_REG|DUT_READREG2_MUX|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(20))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\);

-- Location: LCCOMB_X55_Y23_N14
\DUT_REG|DUT_READREG2_MUX|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(20)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(20) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~5_combout\);

-- Location: LCCOMB_X49_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(20))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\);

-- Location: LCCOMB_X46_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(20)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(20))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~3_combout\);

-- Location: LCCOMB_X47_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~3_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux11~5_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux11~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux11~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\);

-- Location: LCCOMB_X47_Y28_N6
\DUT_REG|DUT_READREG2_MUX|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux11~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux11~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux11~8_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux11~1_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~9_combout\);

-- Location: LCCOMB_X47_Y28_N24
\DUT_REG|DUT_READREG2_MUX|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(20)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\);

-- Location: LCCOMB_X46_Y27_N4
\DUT_REG|DUT_READREG2_MUX|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux11~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~11_combout\);

-- Location: LCCOMB_X47_Y24_N20
\DUT_REG|DUT_READREG2_MUX|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(20))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\);

-- Location: LCCOMB_X46_Y23_N20
\DUT_REG|DUT_READREG2_MUX|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(20)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(20))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~18_combout\);

-- Location: LCCOMB_X51_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\);

-- Location: LCCOMB_X50_Y26_N30
\DUT_REG|DUT_READREG2_MUX|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(20)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(20) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~13_combout\);

-- Location: LCCOMB_X41_Y29_N24
\DUT_REG|DUT_READREG2_MUX|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(20)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(20) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(20),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(20),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\);

-- Location: LCCOMB_X42_Y27_N4
\DUT_REG|DUT_READREG2_MUX|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(20))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux11~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(20),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~15_combout\);

-- Location: LCCOMB_X46_Y22_N16
\DUT_REG|DUT_READREG2_MUX|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux11~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~13_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux11~15_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\);

-- Location: LCCOMB_X46_Y22_N26
\DUT_REG|DUT_READREG2_MUX|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux11~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux11~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux11~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~18_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~19_combout\);

-- Location: LCCOMB_X49_Y21_N2
\DUT_REG|DUT_READREG2_MUX|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux11~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux11~9_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux11~19_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\);

-- Location: LCCOMB_X49_Y21_N18
\DUT_ALU_IN1_MUX|OUTPUT[20]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[20]~69_combout\);

-- Location: LCCOMB_X42_Y21_N10
\DUT_ALU|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~72_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & (!\DUT_ALU|Add1~71\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & ((\DUT_ALU|Add1~71\) # (GND))))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & (\DUT_ALU|Add1~71\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & (!\DUT_ALU|Add1~71\))))
-- \DUT_ALU|Add1~73\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & ((!\DUT_ALU|Add1~71\) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & !\DUT_ALU|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~71\,
	combout => \DUT_ALU|Add1~72_combout\,
	cout => \DUT_ALU|Add1~73\);

-- Location: LCCOMB_X41_Y22_N28
\DUT_ALU|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux11~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~72_combout\,
	combout => \DUT_ALU|Mux11~0_combout\);

-- Location: LCCOMB_X43_Y21_N10
\DUT_ALU|Add0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~73_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & (\DUT_ALU|Add0~72\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & (!\DUT_ALU|Add0~72\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & (!\DUT_ALU|Add0~72\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & ((\DUT_ALU|Add0~72\) # (GND)))))
-- \DUT_ALU|Add0~74\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & !\DUT_ALU|Add0~72\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ & ((!\DUT_ALU|Add0~72\) # (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~72\,
	combout => \DUT_ALU|Add0~73_combout\,
	cout => \DUT_ALU|Add0~74\);

-- Location: LCCOMB_X45_Y22_N20
\DUT_ALU|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux11~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux11~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~73_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Mux11~0_combout\,
	datad => \DUT_ALU|Add0~73_combout\,
	combout => \DUT_ALU|Mux11~1_combout\);

-- Location: LCCOMB_X45_Y22_N10
\DUT_ALU|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux11~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & ((\DUT_ALU|Mux11~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\ & (\DUT_ALU|Mux11~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[21]~68_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\,
	datad => \DUT_ALU|Mux11~1_combout\,
	combout => \DUT_ALU|Mux11~2_combout\);

-- Location: LCCOMB_X45_Y22_N22
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder_combout\ = \DUT_ALU|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux11~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder_combout\);

-- Location: FF_X45_Y22_N23
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21));

-- Location: LCCOMB_X46_Y22_N24
\DUT_REG|DUT_READREG1_MUX|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\);

-- Location: LCCOMB_X50_Y22_N28
\DUT_REG|DUT_READREG1_MUX|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(21)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(21) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~1_combout\);

-- Location: LCCOMB_X49_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(21)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\);

-- Location: LCCOMB_X47_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\ & 
-- ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~8_combout\);

-- Location: LCCOMB_X47_Y30_N8
\DUT_REG|DUT_READREG1_MUX|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(21)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(21) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\);

-- Location: LCCOMB_X46_Y30_N16
\DUT_REG|DUT_READREG1_MUX|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(21)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\ & 
-- (((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(21) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~2_combout\,
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~3_combout\);

-- Location: LCCOMB_X47_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(21)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(21) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\);

-- Location: LCCOMB_X42_Y31_N0
\DUT_REG|DUT_READREG1_MUX|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~5_combout\);

-- Location: LCCOMB_X47_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux10~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~3_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux10~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\);

-- Location: LCCOMB_X47_Y25_N10
\DUT_REG|DUT_READREG1_MUX|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux10~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux10~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux10~1_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~9_combout\);

-- Location: LCCOMB_X47_Y28_N16
\DUT_REG|DUT_READREG1_MUX|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\);

-- Location: LCCOMB_X46_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(21)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(21) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~11_combout\);

-- Location: LCCOMB_X47_Y24_N22
\DUT_REG|DUT_READREG1_MUX|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(21)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\);

-- Location: LCCOMB_X46_Y24_N16
\DUT_REG|DUT_READREG1_MUX|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~18_combout\);

-- Location: LCCOMB_X51_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(21),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\);

-- Location: LCCOMB_X51_Y25_N22
\DUT_REG|DUT_READREG1_MUX|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~13_combout\);

-- Location: LCCOMB_X42_Y29_N24
\DUT_REG|DUT_READREG1_MUX|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(21)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(21) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(21),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\);

-- Location: LCCOMB_X41_Y29_N10
\DUT_REG|DUT_READREG1_MUX|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(21))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\ & 
-- ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(21)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~15_combout\);

-- Location: LCCOMB_X51_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux10~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux10~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\);

-- Location: LCCOMB_X51_Y25_N18
\DUT_REG|DUT_READREG1_MUX|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux10~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux10~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux10~11_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux10~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~19_combout\);

-- Location: LCCOMB_X45_Y22_N4
\DUT_REG|DUT_READREG1_MUX|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux10~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux10~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\);

-- Location: FF_X45_Y22_N5
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(21));

-- Location: LCCOMB_X45_Y22_N6
\DUT_ALU_IN0_MUX|OUTPUT[21]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\) # ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21),
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(21),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\);

-- Location: LCCOMB_X45_Y22_N30
\DUT_ALU_IN0_MUX|OUTPUT[21]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\ & (((\DUT_WB_MUX|OUTPUT[21]~21_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[21]~51_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux10~20_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datad => \DUT_WB_MUX|OUTPUT[21]~21_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[21]~52_combout\);

-- Location: LCCOMB_X43_Y21_N12
\DUT_ALU|Add0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~75_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ $ (!\DUT_ALU|Add0~74\)))) # (GND)
-- \DUT_ALU|Add0~76\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\) # (!\DUT_ALU|Add0~74\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ & !\DUT_ALU|Add0~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~74\,
	combout => \DUT_ALU|Add0~75_combout\,
	cout => \DUT_ALU|Add0~76\);

-- Location: LCCOMB_X42_Y21_N12
\DUT_ALU|Add1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~74_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ $ (\DUT_ALU|Add1~73\)))) # (GND)
-- \DUT_ALU|Add1~75\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\ & !\DUT_ALU|Add1~73\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\) # (!\DUT_ALU|Add1~73\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~73\,
	combout => \DUT_ALU|Add1~74_combout\,
	cout => \DUT_ALU|Add1~75\);

-- Location: LCCOMB_X45_Y21_N24
\DUT_ALU|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux10~0_combout\ = (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & \DUT_ALU|Add1~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~74_combout\,
	combout => \DUT_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X45_Y21_N18
\DUT_ALU|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux10~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux10~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~75_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Add0~75_combout\,
	datad => \DUT_ALU|Mux10~0_combout\,
	combout => \DUT_ALU|Mux10~1_combout\);

-- Location: LCCOMB_X45_Y21_N4
\DUT_ALU|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux10~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (\DUT_ALU|Mux10~1_combout\)) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU|Mux10~1_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\))) # 
-- (!\DUT_ALU|Mux10~1_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU|Mux10~1_combout\,
	datac => \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[22]~50_combout\,
	combout => \DUT_ALU|Mux10~2_combout\);

-- Location: FF_X45_Y21_N17
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(22));

-- Location: LCCOMB_X45_Y21_N16
\DUT_WB_MUX|OUTPUT[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[22]~22_combout\ = (\Pipeline~input_o\ & (\DUT_ALU|Mux10~2_combout\)) # (!\Pipeline~input_o\ & ((\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU|Mux10~2_combout\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(22),
	datad => \Pipeline~input_o\,
	combout => \DUT_WB_MUX|OUTPUT[22]~22_combout\);

-- Location: FF_X47_Y22_N3
\DUT_REG|GEN_INS:29:REGX|REG_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[22]~22_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(22));

-- Location: LCCOMB_X46_Y22_N14
\DUT_REG|DUT_READREG2_MUX|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\);

-- Location: LCCOMB_X47_Y22_N8
\DUT_REG|DUT_READREG2_MUX|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~1_combout\);

-- Location: LCCOMB_X47_Y30_N22
\DUT_REG|DUT_READREG2_MUX|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(22) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\);

-- Location: LCCOMB_X46_Y30_N30
\DUT_REG|DUT_READREG2_MUX|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\ & 
-- ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~2_combout\,
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~3_combout\);

-- Location: LCCOMB_X47_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(22) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\);

-- Location: LCCOMB_X47_Y29_N6
\DUT_REG|DUT_READREG2_MUX|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~4_combout\,
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~5_combout\);

-- Location: LCCOMB_X47_Y29_N16
\DUT_REG|DUT_READREG2_MUX|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & \DUT_REG|DUT_READREG2_MUX|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux9~3_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~5_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\);

-- Location: LCCOMB_X46_Y25_N18
\DUT_REG|DUT_READREG2_MUX|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\);

-- Location: LCCOMB_X47_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(22)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~8_combout\);

-- Location: LCCOMB_X39_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux9~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux9~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux9~1_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux9~8_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~9_combout\);

-- Location: LCCOMB_X47_Y28_N30
\DUT_REG|DUT_READREG2_MUX|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\);

-- Location: LCCOMB_X46_Y27_N8
\DUT_REG|DUT_READREG2_MUX|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux9~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~11_combout\);

-- Location: LCCOMB_X47_Y24_N12
\DUT_REG|DUT_READREG2_MUX|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(22) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\);

-- Location: LCCOMB_X46_Y24_N12
\DUT_REG|DUT_READREG2_MUX|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(22))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\ & 
-- ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(22)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(22),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~17_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~18_combout\);

-- Location: LCCOMB_X41_Y29_N0
\DUT_REG|DUT_READREG2_MUX|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(22)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(22) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\);

-- Location: LCCOMB_X42_Y27_N18
\DUT_REG|DUT_READREG2_MUX|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux9~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(22),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(22),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~15_combout\);

-- Location: LCCOMB_X51_Y28_N6
\DUT_REG|DUT_READREG2_MUX|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\);

-- Location: LCCOMB_X50_Y26_N2
\DUT_REG|DUT_READREG2_MUX|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(22)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux9~12_combout\,
	datab => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(22),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~13_combout\);

-- Location: LCCOMB_X45_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux9~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux9~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~15_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux9~13_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\);

-- Location: LCCOMB_X45_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux9~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux9~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux9~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~19_combout\);

-- Location: LCCOMB_X39_Y23_N28
\DUT_REG|DUT_READREG2_MUX|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & (\DUT_REG|DUT_READREG2_MUX|Mux9~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux9~9_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~19_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\);

-- Location: LCCOMB_X39_Y23_N6
\DUT_ALU_IN1_MUX|OUTPUT[22]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\ = (\DUT_CTRL_UNIT|Jump~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\)))) # (!\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Equal0~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~0_combout\,
	datab => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datac => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[22]~67_combout\);

-- Location: LCCOMB_X42_Y21_N14
\DUT_ALU|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~76_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & (!\DUT_ALU|Add1~75\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & (\DUT_ALU|Add1~75\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & ((\DUT_ALU|Add1~75\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & (!\DUT_ALU|Add1~75\))))
-- \DUT_ALU|Add1~77\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & !\DUT_ALU|Add1~75\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\) # (!\DUT_ALU|Add1~75\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~75\,
	combout => \DUT_ALU|Add1~76_combout\,
	cout => \DUT_ALU|Add1~77\);

-- Location: LCCOMB_X42_Y20_N12
\DUT_ALU|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux9~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datac => \DUT_ALU|Add1~76_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	combout => \DUT_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X43_Y21_N14
\DUT_ALU|Add0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~77_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & (\DUT_ALU|Add0~76\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & (!\DUT_ALU|Add0~76\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & (!\DUT_ALU|Add0~76\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & ((\DUT_ALU|Add0~76\) # (GND)))))
-- \DUT_ALU|Add0~78\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ & !\DUT_ALU|Add0~76\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & ((!\DUT_ALU|Add0~76\) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~76\,
	combout => \DUT_ALU|Add0~77_combout\,
	cout => \DUT_ALU|Add0~78\);

-- Location: LCCOMB_X42_Y20_N6
\DUT_ALU|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux9~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux9~0_combout\) # ((!\DUT_ALU|Mux18~0_combout\)))) # (!\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux18~0_combout\ & \DUT_ALU|Add0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux9~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Mux18~0_combout\,
	datad => \DUT_ALU|Add0~77_combout\,
	combout => \DUT_ALU|Mux9~1_combout\);

-- Location: LCCOMB_X42_Y20_N0
\DUT_ALU|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux9~2_combout\ = (\DUT_ALU|Mux9~1_combout\ & ((\DUT_ALU|Mux18~2_combout\) # ((\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\)))) # (!\DUT_ALU|Mux9~1_combout\ & (!\DUT_ALU|Mux18~2_combout\ & 
-- (\DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux9~1_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU_IN1_MUX|OUTPUT[23]~66_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\,
	combout => \DUT_ALU|Mux9~2_combout\);

-- Location: FF_X42_Y20_N1
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23));

-- Location: FF_X43_Y26_N29
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(23));

-- Location: LCCOMB_X45_Y21_N22
\DUT_WB_MUX|OUTPUT[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[23]~23_combout\ = (\Pipeline~input_o\ & (\DUT_ALU|Mux9~2_combout\)) # (!\Pipeline~input_o\ & ((\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_ALU|Mux9~2_combout\,
	datad => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(23),
	combout => \DUT_WB_MUX|OUTPUT[23]~23_combout\);

-- Location: FF_X47_Y30_N17
\DUT_REG|GEN_INS:22:REGX|REG_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(23));

-- Location: LCCOMB_X47_Y30_N16
\DUT_REG|DUT_READREG1_MUX|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\);

-- Location: LCCOMB_X46_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~2_combout\,
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~3_combout\);

-- Location: LCCOMB_X47_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\);

-- Location: LCCOMB_X51_Y23_N28
\DUT_REG|DUT_READREG1_MUX|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(23)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\ & 
-- (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(23) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~5_combout\);

-- Location: LCCOMB_X43_Y26_N22
\DUT_REG|DUT_READREG1_MUX|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux8~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux8~3_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux8~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\);

-- Location: LCCOMB_X49_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(23)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\);

-- Location: LCCOMB_X47_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(23)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\ & 
-- (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(23) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux8~7_combout\,
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(23),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~8_combout\);

-- Location: LCCOMB_X46_Y22_N8
\DUT_REG|DUT_READREG1_MUX|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(23)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\);

-- Location: LCCOMB_X47_Y22_N24
\DUT_REG|DUT_READREG1_MUX|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(23)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(23) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~1_combout\);

-- Location: LCCOMB_X43_Y26_N16
\DUT_REG|DUT_READREG1_MUX|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux8~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\ & 
-- (((\DUT_REG|DUT_READREG1_MUX|Mux8~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux8~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~8_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux8~1_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~9_combout\);

-- Location: LCCOMB_X45_Y28_N6
\DUT_REG|DUT_READREG1_MUX|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\);

-- Location: LCCOMB_X46_Y24_N10
\DUT_REG|DUT_READREG1_MUX|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(23)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(23) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~18_combout\);

-- Location: LCCOMB_X47_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\);

-- Location: LCCOMB_X46_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\ & 
-- (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~11_combout\);

-- Location: LCCOMB_X43_Y27_N4
\DUT_REG|DUT_READREG1_MUX|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\);

-- Location: LCCOMB_X44_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(23)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\ & 
-- (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(23) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~14_combout\,
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~15_combout\);

-- Location: LCCOMB_X51_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(23)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(23) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\);

-- Location: LCCOMB_X50_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\ & ((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~12_combout\,
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(23),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~13_combout\);

-- Location: LCCOMB_X43_Y26_N10
\DUT_REG|DUT_READREG1_MUX|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux8~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux8~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux8~15_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\);

-- Location: LCCOMB_X43_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux8~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux8~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux8~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux8~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux8~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~19_combout\);

-- Location: LCCOMB_X43_Y26_N2
\DUT_REG|DUT_READREG1_MUX|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux8~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux8~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\);

-- Location: FF_X43_Y26_N3
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(23));

-- Location: LCCOMB_X43_Y26_N30
\DUT_ALU_IN0_MUX|OUTPUT[23]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(23),
	combout => \DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\);

-- Location: LCCOMB_X43_Y26_N24
\DUT_ALU_IN0_MUX|OUTPUT[23]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\ & ((\DUT_WB_MUX|OUTPUT[23]~23_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux8~20_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[23]~47_combout\,
	datad => \DUT_WB_MUX|OUTPUT[23]~23_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[23]~48_combout\);

-- Location: LCCOMB_X42_Y21_N16
\DUT_ALU|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~78_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ $ (\DUT_ALU|Add1~77\)))) # (GND)
-- \DUT_ALU|Add1~79\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ & !\DUT_ALU|Add1~77\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\) # (!\DUT_ALU|Add1~77\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~77\,
	combout => \DUT_ALU|Add1~78_combout\,
	cout => \DUT_ALU|Add1~79\);

-- Location: LCCOMB_X41_Y22_N20
\DUT_ALU|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux8~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & \DUT_ALU|Add1~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~78_combout\,
	combout => \DUT_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X43_Y21_N16
\DUT_ALU|Add0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~79_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ $ (!\DUT_ALU|Add0~78\)))) # (GND)
-- \DUT_ALU|Add0~80\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\) # (!\DUT_ALU|Add0~78\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\ & !\DUT_ALU|Add0~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~78\,
	combout => \DUT_ALU|Add0~79_combout\,
	cout => \DUT_ALU|Add0~80\);

-- Location: LCCOMB_X41_Y22_N30
\DUT_ALU|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux8~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux8~0_combout\) # ((!\DUT_ALU|Mux18~0_combout\)))) # (!\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux18~0_combout\ & \DUT_ALU|Add0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux8~0_combout\,
	datac => \DUT_ALU|Mux18~0_combout\,
	datad => \DUT_ALU|Add0~79_combout\,
	combout => \DUT_ALU|Mux8~1_combout\);

-- Location: LCCOMB_X46_Y21_N28
\DUT_ALU|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux8~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux8~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & ((\DUT_ALU|Mux8~1_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ & (\DUT_ALU|Mux8~1_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\,
	datac => \DUT_ALU|Mux8~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[24]~46_combout\,
	combout => \DUT_ALU|Mux8~2_combout\);

-- Location: LCCOMB_X46_Y21_N22
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder_combout\ = \DUT_ALU|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux8~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder_combout\);

-- Location: FF_X46_Y21_N23
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24));

-- Location: FF_X46_Y21_N3
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(24));

-- Location: LCCOMB_X46_Y21_N2
\DUT_WB_MUX|OUTPUT[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[24]~24_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux8~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(24),
	datad => \DUT_ALU|Mux8~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[24]~24_combout\);

-- Location: FF_X46_Y28_N31
\DUT_REG|GEN_INS:7:REGX|REG_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[24]~24_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(24));

-- Location: LCCOMB_X47_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\);

-- Location: LCCOMB_X46_Y28_N28
\DUT_REG|DUT_READREG2_MUX|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\ & ((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(24)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\ & 
-- (((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(24) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(24),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux7~10_combout\,
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~11_combout\);

-- Location: LCCOMB_X47_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\);

-- Location: LCCOMB_X46_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(24)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(24) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux7~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~18_combout\);

-- Location: LCCOMB_X43_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(24)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\);

-- Location: LCCOMB_X42_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(24)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\ & 
-- (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~15_combout\);

-- Location: LCCOMB_X51_Y28_N22
\DUT_REG|DUT_READREG2_MUX|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(24)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\);

-- Location: LCCOMB_X52_Y28_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux7~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~13_combout\);

-- Location: LCCOMB_X52_Y25_N8
\DUT_REG|DUT_READREG2_MUX|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~13_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux7~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\);

-- Location: LCCOMB_X52_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux7~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux7~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux7~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux7~18_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux7~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~19_combout\);

-- Location: LCCOMB_X47_Y27_N30
\DUT_REG|DUT_READREG2_MUX|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)) # ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\);

-- Location: LCCOMB_X47_Y29_N10
\DUT_REG|DUT_READREG2_MUX|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(24)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~4_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~5_combout\);

-- Location: LCCOMB_X45_Y26_N10
\DUT_REG|DUT_READREG2_MUX|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(24)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(24),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(24),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\);

-- Location: LCCOMB_X46_Y26_N16
\DUT_REG|DUT_READREG2_MUX|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(24)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\ & 
-- (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux7~2_combout\,
	datab => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~3_combout\);

-- Location: LCCOMB_X47_Y22_N20
\DUT_REG|DUT_READREG2_MUX|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # (\DUT_REG|DUT_READREG2_MUX|Mux7~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|DUT_READREG2_MUX|Mux7~5_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux7~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\);

-- Location: LCCOMB_X46_Y25_N14
\DUT_REG|DUT_READREG2_MUX|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\);

-- Location: LCCOMB_X47_Y25_N26
\DUT_REG|DUT_READREG2_MUX|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(24)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~8_combout\);

-- Location: LCCOMB_X51_Y22_N16
\DUT_REG|DUT_READREG2_MUX|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(24))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\);

-- Location: LCCOMB_X47_Y22_N0
\DUT_REG|DUT_READREG2_MUX|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\ & (\DUT_REG|GEN_INS:29:REGX|REG_OUT\(24))) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\ & 
-- ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(24)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(24),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(24),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~1_combout\);

-- Location: LCCOMB_X47_Y22_N30
\DUT_REG|DUT_READREG2_MUX|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux7~8_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux7~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux7~6_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux7~8_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~1_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~9_combout\);

-- Location: LCCOMB_X49_Y21_N8
\DUT_REG|DUT_READREG2_MUX|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux7~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux7~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\);

-- Location: LCCOMB_X49_Y21_N0
\DUT_ALU_IN1_MUX|OUTPUT[24]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[24]~65_combout\);

-- Location: LCCOMB_X43_Y21_N18
\DUT_ALU|Add0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~81_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (\DUT_ALU|Add0~80\ & VCC)) # (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (!\DUT_ALU|Add0~80\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (!\DUT_ALU|Add0~80\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & ((\DUT_ALU|Add0~80\) # (GND)))))
-- \DUT_ALU|Add0~82\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & !\DUT_ALU|Add0~80\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & ((!\DUT_ALU|Add0~80\) # (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~80\,
	combout => \DUT_ALU|Add0~81_combout\,
	cout => \DUT_ALU|Add0~82\);

-- Location: LCCOMB_X42_Y21_N18
\DUT_ALU|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~80_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (!\DUT_ALU|Add1~79\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (\DUT_ALU|Add1~79\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & ((\DUT_ALU|Add1~79\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (!\DUT_ALU|Add1~79\))))
-- \DUT_ALU|Add1~81\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & !\DUT_ALU|Add1~79\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\) # (!\DUT_ALU|Add1~79\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~79\,
	combout => \DUT_ALU|Add1~80_combout\,
	cout => \DUT_ALU|Add1~81\);

-- Location: LCCOMB_X45_Y21_N10
\DUT_ALU|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux7~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~80_combout\,
	combout => \DUT_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X45_Y21_N28
\DUT_ALU|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux7~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux7~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~81_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Add0~81_combout\,
	datad => \DUT_ALU|Mux7~0_combout\,
	combout => \DUT_ALU|Mux7~1_combout\);

-- Location: LCCOMB_X45_Y21_N30
\DUT_ALU|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux7~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux7~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\) # (\DUT_ALU|Mux7~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ & \DUT_ALU|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[25]~64_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\,
	datad => \DUT_ALU|Mux7~1_combout\,
	combout => \DUT_ALU|Mux7~2_combout\);

-- Location: FF_X45_Y21_N31
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25));

-- Location: FF_X45_Y21_N7
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(25));

-- Location: LCCOMB_X45_Y21_N6
\DUT_WB_MUX|OUTPUT[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[25]~25_combout\ = (\Pipeline~input_o\ & (\DUT_ALU|Mux7~2_combout\)) # (!\Pipeline~input_o\ & ((\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_ALU|Mux7~2_combout\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(25),
	combout => \DUT_WB_MUX|OUTPUT[25]~25_combout\);

-- Location: FF_X44_Y24_N1
\DUT_REG|GEN_INS:13:REGX|REG_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(25));

-- Location: LCCOMB_X45_Y23_N2
\DUT_REG|DUT_READREG1_MUX|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(25)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(25) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\);

-- Location: LCCOMB_X45_Y23_N18
\DUT_REG|DUT_READREG1_MUX|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(25)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\ & 
-- (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(25))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~18_combout\);

-- Location: LCCOMB_X51_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\);

-- Location: LCCOMB_X52_Y28_N12
\DUT_REG|DUT_READREG1_MUX|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(25))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(25)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux6~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~13_combout\);

-- Location: LCCOMB_X43_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\);

-- Location: LCCOMB_X44_Y27_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux6~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~15_combout\);

-- Location: LCCOMB_X45_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux6~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux6~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\);

-- Location: LCCOMB_X47_Y28_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\);

-- Location: LCCOMB_X46_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(25))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(25)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux6~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~11_combout\);

-- Location: LCCOMB_X45_Y23_N28
\DUT_REG|DUT_READREG1_MUX|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux6~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux6~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux6~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux6~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~19_combout\);

-- Location: LCCOMB_X47_Y27_N24
\DUT_REG|DUT_READREG1_MUX|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\);

-- Location: LCCOMB_X51_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(25)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\ & 
-- (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(25) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~5_combout\);

-- Location: LCCOMB_X47_Y26_N8
\DUT_REG|DUT_READREG1_MUX|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(25)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(25) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\);

-- Location: LCCOMB_X51_Y27_N0
\DUT_REG|DUT_READREG1_MUX|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(25))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux6~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(25),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~3_combout\);

-- Location: LCCOMB_X51_Y23_N0
\DUT_REG|DUT_READREG1_MUX|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~5_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux6~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\);

-- Location: LCCOMB_X51_Y22_N12
\DUT_REG|DUT_READREG1_MUX|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(25)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y22_N24
\DUT_REG|DUT_READREG1_MUX|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(25)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(25) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(25),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~1_combout\);

-- Location: LCCOMB_X49_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(25)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(25) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(25),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\);

-- Location: LCCOMB_X50_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~8_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(25)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\ & 
-- (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(25) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux6~7_combout\,
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(25),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(25),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~8_combout\);

-- Location: LCCOMB_X50_Y22_N18
\DUT_REG|DUT_READREG1_MUX|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux6~8_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux6~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux6~6_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~1_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux6~8_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~9_combout\);

-- Location: LCCOMB_X44_Y20_N28
\DUT_REG|DUT_READREG1_MUX|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux6~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~19_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux6~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\);

-- Location: FF_X44_Y20_N29
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(25));

-- Location: LCCOMB_X45_Y21_N0
\DUT_ALU_IN0_MUX|OUTPUT[25]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(25),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\);

-- Location: LCCOMB_X43_Y20_N26
\DUT_ALU_IN0_MUX|OUTPUT[25]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\ & ((\DUT_WB_MUX|OUTPUT[25]~25_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux6~20_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[25]~43_combout\,
	datad => \DUT_WB_MUX|OUTPUT[25]~25_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[25]~44_combout\);

-- Location: LCCOMB_X43_Y21_N20
\DUT_ALU|Add0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~83_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ $ (!\DUT_ALU|Add0~82\)))) # (GND)
-- \DUT_ALU|Add0~84\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\) # (!\DUT_ALU|Add0~82\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ & !\DUT_ALU|Add0~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~82\,
	combout => \DUT_ALU|Add0~83_combout\,
	cout => \DUT_ALU|Add0~84\);

-- Location: LCCOMB_X42_Y21_N20
\DUT_ALU|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~82_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ $ (\DUT_ALU|Add1~81\)))) # (GND)
-- \DUT_ALU|Add1~83\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ & ((!\DUT_ALU|Add1~81\) # (!\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ & (!\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ & !\DUT_ALU|Add1~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~81\,
	combout => \DUT_ALU|Add1~82_combout\,
	cout => \DUT_ALU|Add1~83\);

-- Location: LCCOMB_X41_Y22_N6
\DUT_ALU|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux6~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU|Add1~82_combout\,
	combout => \DUT_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y22_N8
\DUT_ALU|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux6~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux6~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~83_combout\,
	datad => \DUT_ALU|Mux6~0_combout\,
	combout => \DUT_ALU|Mux6~1_combout\);

-- Location: LCCOMB_X44_Y21_N6
\DUT_ALU|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux6~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ & ((\DUT_ALU|Mux6~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\ & (\DUT_ALU|Mux6~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[26]~63_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux6~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\,
	combout => \DUT_ALU|Mux6~2_combout\);

-- Location: LCCOMB_X44_Y21_N22
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder_combout\ = \DUT_ALU|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux6~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder_combout\);

-- Location: FF_X44_Y21_N23
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26));

-- Location: FF_X44_Y21_N17
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(26));

-- Location: LCCOMB_X44_Y21_N16
\DUT_WB_MUX|OUTPUT[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[26]~26_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux6~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(26),
	datad => \DUT_ALU|Mux6~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[26]~26_combout\);

-- Location: FF_X50_Y25_N11
\DUT_REG|GEN_INS:31:REGX|REG_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(26));

-- Location: LCCOMB_X50_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(26))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\);

-- Location: LCCOMB_X46_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(26))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(26)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(26),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~8_combout\);

-- Location: LCCOMB_X49_Y26_N24
\DUT_REG|DUT_READREG1_MUX|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(26))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y27_N12
\DUT_REG|DUT_READREG1_MUX|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~1_combout\);

-- Location: LCCOMB_X55_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(26)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(26) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\);

-- Location: LCCOMB_X54_Y23_N0
\DUT_REG|DUT_READREG1_MUX|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(26)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\ & 
-- (((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(26) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(26),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux5~4_combout\,
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~5_combout\);

-- Location: LCCOMB_X51_Y22_N14
\DUT_REG|DUT_READREG1_MUX|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(26),
	datab => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(26),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\);

-- Location: LCCOMB_X50_Y23_N2
\DUT_REG|DUT_READREG1_MUX|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(26)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(26) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~3_combout\);

-- Location: LCCOMB_X54_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # (\DUT_REG|DUT_READREG1_MUX|Mux5~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux5~5_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux5~5_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\);

-- Location: LCCOMB_X54_Y23_N30
\DUT_REG|DUT_READREG1_MUX|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux5~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux5~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux5~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~9_combout\);

-- Location: LCCOMB_X44_Y23_N26
\DUT_REG|DUT_READREG1_MUX|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:14:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\);

-- Location: LCCOMB_X44_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(26)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(26) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(26),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~18_combout\);

-- Location: LCCOMB_X46_Y20_N12
\DUT_REG|DUT_READREG1_MUX|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(26)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(26),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\);

-- Location: LCCOMB_X47_Y20_N10
\DUT_REG|DUT_READREG1_MUX|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~13_combout\);

-- Location: LCCOMB_X42_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(26)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(26) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(26),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\);

-- Location: LCCOMB_X43_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(26))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\ & 
-- ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(26)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(26),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(26),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~15_combout\);

-- Location: LCCOMB_X43_Y28_N4
\DUT_REG|DUT_READREG1_MUX|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux5~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux5~15_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~13_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux5~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\);

-- Location: LCCOMB_X52_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\);

-- Location: LCCOMB_X51_Y28_N20
\DUT_REG|DUT_READREG1_MUX|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~11_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(26))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:10:REGX|REG_OUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(26),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(26),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~11_combout\);

-- Location: LCCOMB_X44_Y21_N24
\DUT_REG|DUT_READREG1_MUX|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux5~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux5~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux5~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux5~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~19_combout\);

-- Location: LCCOMB_X44_Y21_N30
\DUT_REG|DUT_READREG1_MUX|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux5~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux5~9_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux5~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\);

-- Location: FF_X44_Y21_N31
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(26));

-- Location: LCCOMB_X44_Y21_N2
\DUT_ALU_IN0_MUX|OUTPUT[26]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(26),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux5~20_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\);

-- Location: LCCOMB_X44_Y21_N28
\DUT_ALU_IN0_MUX|OUTPUT[26]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\ & ((\DUT_WB_MUX|OUTPUT[26]~26_combout\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26))))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[26]~41_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26),
	datad => \DUT_WB_MUX|OUTPUT[26]~26_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[26]~42_combout\);

-- Location: LCCOMB_X42_Y21_N22
\DUT_ALU|Add1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~84_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & (!\DUT_ALU|Add1~83\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & (\DUT_ALU|Add1~83\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & ((\DUT_ALU|Add1~83\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & (!\DUT_ALU|Add1~83\))))
-- \DUT_ALU|Add1~85\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & !\DUT_ALU|Add1~83\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\) # (!\DUT_ALU|Add1~83\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~83\,
	combout => \DUT_ALU|Add1~84_combout\,
	cout => \DUT_ALU|Add1~85\);

-- Location: LCCOMB_X44_Y22_N4
\DUT_ALU|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux5~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~84_combout\,
	combout => \DUT_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X43_Y21_N22
\DUT_ALU|Add0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~85_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & (\DUT_ALU|Add0~84\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & (!\DUT_ALU|Add0~84\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & (!\DUT_ALU|Add0~84\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & ((\DUT_ALU|Add0~84\) # (GND)))))
-- \DUT_ALU|Add0~86\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ & !\DUT_ALU|Add0~84\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & ((!\DUT_ALU|Add0~84\) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~84\,
	combout => \DUT_ALU|Add0~85_combout\,
	cout => \DUT_ALU|Add0~86\);

-- Location: LCCOMB_X44_Y22_N6
\DUT_ALU|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux5~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux5~0_combout\)) # (!\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Add0~85_combout\))))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Mux5~0_combout\,
	datad => \DUT_ALU|Add0~85_combout\,
	combout => \DUT_ALU|Mux5~1_combout\);

-- Location: LCCOMB_X43_Y20_N2
\DUT_ALU|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux5~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & ((\DUT_ALU|Mux5~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\ & (\DUT_ALU|Mux5~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[27]~62_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux5~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\,
	combout => \DUT_ALU|Mux5~2_combout\);

-- Location: LCCOMB_X43_Y20_N4
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder_combout\ = \DUT_ALU|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_ALU|Mux5~2_combout\,
	combout => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder_combout\);

-- Location: FF_X43_Y20_N5
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27));

-- Location: FF_X43_Y20_N19
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(27));

-- Location: LCCOMB_X43_Y20_N18
\DUT_WB_MUX|OUTPUT[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[27]~27_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux5~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(27),
	datad => \DUT_ALU|Mux5~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[27]~27_combout\);

-- Location: FF_X51_Y23_N15
\DUT_REG|GEN_INS:28:REGX|REG_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(27));

-- Location: LCCOMB_X54_Y23_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\);

-- Location: LCCOMB_X51_Y23_N12
\DUT_REG|DUT_READREG1_MUX|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\ & (\DUT_REG|GEN_INS:28:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\ & 
-- ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~4_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~5_combout\);

-- Location: LCCOMB_X47_Y30_N12
\DUT_REG|DUT_READREG1_MUX|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(27))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\);

-- Location: LCCOMB_X46_Y26_N20
\DUT_REG|DUT_READREG1_MUX|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(27)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\ & 
-- (((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(27) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(27),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~2_combout\,
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~3_combout\);

-- Location: LCCOMB_X45_Y30_N4
\DUT_REG|DUT_READREG1_MUX|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|DUT_READREG1_MUX|Mux4~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux4~5_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~3_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\);

-- Location: LCCOMB_X51_Y22_N20
\DUT_REG|DUT_READREG1_MUX|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y22_N12
\DUT_REG|DUT_READREG1_MUX|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~1_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(27))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:21:REGX|REG_OUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux4~0_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~1_combout\);

-- Location: LCCOMB_X49_Y25_N20
\DUT_REG|DUT_READREG1_MUX|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:19:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\);

-- Location: LCCOMB_X50_Y25_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(27)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(27))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~7_combout\,
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(27),
	datad => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(27),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~8_combout\);

-- Location: LCCOMB_X45_Y30_N14
\DUT_REG|DUT_READREG1_MUX|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux4~8_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux4~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~6_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux4~1_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~8_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~9_combout\);

-- Location: LCCOMB_X44_Y23_N16
\DUT_REG|DUT_READREG1_MUX|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(27)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(27) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\);

-- Location: LCCOMB_X45_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(27)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(27) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux4~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~18_combout\);

-- Location: LCCOMB_X47_Y20_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\);

-- Location: LCCOMB_X46_Y20_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\ & (\DUT_REG|GEN_INS:7:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\ & 
-- ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~11_combout\);

-- Location: LCCOMB_X51_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(27)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(27) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\);

-- Location: LCCOMB_X52_Y28_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~13_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\ & 
-- ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~12_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~13_combout\);

-- Location: LCCOMB_X43_Y27_N28
\DUT_REG|DUT_READREG1_MUX|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(27)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(27),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(27),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\);

-- Location: LCCOMB_X44_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(27))) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\ & 
-- ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(27)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(27),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(27),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~15_combout\);

-- Location: LCCOMB_X44_Y25_N18
\DUT_REG|DUT_READREG1_MUX|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|DUT_READREG1_MUX|Mux4~13_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux4~13_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~15_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\);

-- Location: LCCOMB_X44_Y25_N4
\DUT_REG|DUT_READREG1_MUX|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux4~18_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux4~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~18_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux4~11_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~16_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~19_combout\);

-- Location: LCCOMB_X43_Y20_N8
\DUT_REG|DUT_READREG1_MUX|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & (\DUT_REG|DUT_READREG1_MUX|Mux4~9_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~9_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux4~19_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\);

-- Location: FF_X43_Y20_N9
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(27));

-- Location: LCCOMB_X43_Y20_N6
\DUT_ALU_IN0_MUX|OUTPUT[27]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27)) # (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(27) & ((!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(27),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27),
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\);

-- Location: LCCOMB_X43_Y20_N0
\DUT_ALU_IN0_MUX|OUTPUT[27]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\ & (((\DUT_WB_MUX|OUTPUT[27]~27_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[27]~39_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux4~20_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datad => \DUT_WB_MUX|OUTPUT[27]~27_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[27]~40_combout\);

-- Location: LCCOMB_X42_Y21_N24
\DUT_ALU|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~86_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ $ (\DUT_ALU|Add1~85\)))) # (GND)
-- \DUT_ALU|Add1~87\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ & !\DUT_ALU|Add1~85\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\) # (!\DUT_ALU|Add1~85\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~85\,
	combout => \DUT_ALU|Add1~86_combout\,
	cout => \DUT_ALU|Add1~87\);

-- Location: LCCOMB_X41_Y21_N8
\DUT_ALU|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux4~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~86_combout\,
	combout => \DUT_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X43_Y21_N24
\DUT_ALU|Add0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~87_combout\ = ((\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ $ (\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ $ (!\DUT_ALU|Add0~86\)))) # (GND)
-- \DUT_ALU|Add0~88\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\) # (!\DUT_ALU|Add0~86\))) # (!\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ & !\DUT_ALU|Add0~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~86\,
	combout => \DUT_ALU|Add0~87_combout\,
	cout => \DUT_ALU|Add0~88\);

-- Location: LCCOMB_X41_Y21_N10
\DUT_ALU|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux4~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux4~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Add0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Mux4~0_combout\,
	datad => \DUT_ALU|Add0~87_combout\,
	combout => \DUT_ALU|Mux4~1_combout\);

-- Location: LCCOMB_X47_Y21_N4
\DUT_ALU|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux4~2_combout\ = (\DUT_ALU|Mux4~1_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\) # ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\)))) # (!\DUT_ALU|Mux4~1_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\ & 
-- (!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux4~1_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[28]~61_combout\,
	datac => \DUT_ALU|Mux18~2_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\,
	combout => \DUT_ALU|Mux4~2_combout\);

-- Location: FF_X47_Y21_N5
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28));

-- Location: LCCOMB_X52_Y28_N2
\DUT_REG|DUT_READREG1_MUX|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(28)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(28) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\);

-- Location: LCCOMB_X51_Y29_N2
\DUT_REG|DUT_READREG1_MUX|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(28))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(28)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux3~10_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~11_combout\);

-- Location: LCCOMB_X42_Y28_N0
\DUT_REG|DUT_READREG1_MUX|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:1:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\);

-- Location: LCCOMB_X43_Y28_N24
\DUT_REG|DUT_READREG1_MUX|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~15_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~15_combout\);

-- Location: LCCOMB_X46_Y20_N26
\DUT_REG|DUT_READREG1_MUX|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(28)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\);

-- Location: LCCOMB_X47_Y20_N2
\DUT_REG|DUT_READREG1_MUX|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~13_combout\);

-- Location: LCCOMB_X44_Y25_N30
\DUT_REG|DUT_READREG1_MUX|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux3~13_combout\) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|DUT_READREG1_MUX|Mux3~15_combout\ & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~15_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux3~13_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\);

-- Location: LCCOMB_X44_Y23_N30
\DUT_REG|DUT_READREG1_MUX|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(28))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\);

-- Location: LCCOMB_X44_Y23_N8
\DUT_REG|DUT_READREG1_MUX|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~18_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(28)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(28) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~18_combout\);

-- Location: LCCOMB_X44_Y25_N8
\DUT_REG|DUT_READREG1_MUX|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux3~18_combout\))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\ & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux3~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~11_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux3~16_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux3~18_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~19_combout\);

-- Location: LCCOMB_X50_Y25_N0
\DUT_REG|DUT_READREG1_MUX|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(28))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\);

-- Location: LCCOMB_X46_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\ & (\DUT_REG|GEN_INS:31:REGX|REG_OUT\(28))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\ & 
-- ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(28)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux3~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~8_combout\);

-- Location: LCCOMB_X55_Y23_N4
\DUT_REG|DUT_READREG1_MUX|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(28)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(28) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\);

-- Location: LCCOMB_X54_Y23_N24
\DUT_REG|DUT_READREG1_MUX|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(28))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(28),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(28),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~5_combout\);

-- Location: LCCOMB_X50_Y23_N10
\DUT_REG|DUT_READREG1_MUX|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(28)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(28) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(28),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\);

-- Location: LCCOMB_X50_Y23_N22
\DUT_REG|DUT_READREG1_MUX|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~3_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\ & (((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(28)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(28) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~2_combout\,
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y24_N28
\DUT_REG|DUT_READREG1_MUX|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~5_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux3~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\);

-- Location: LCCOMB_X49_Y27_N4
\DUT_REG|DUT_READREG1_MUX|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(28)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(28),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y30_N24
\DUT_REG|DUT_READREG1_MUX|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\ & (\DUT_REG|GEN_INS:30:REGX|REG_OUT\(28))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\ & 
-- ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(28)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(28),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(28),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux3~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~1_combout\);

-- Location: LCCOMB_X46_Y29_N28
\DUT_REG|DUT_READREG1_MUX|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~9_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\ & ((\DUT_REG|DUT_READREG1_MUX|Mux3~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\ & 
-- (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & \DUT_REG|DUT_READREG1_MUX|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~8_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux3~6_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux3~1_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~9_combout\);

-- Location: LCCOMB_X47_Y21_N8
\DUT_REG|DUT_READREG1_MUX|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux3~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux3~19_combout\,
	datab => \DUT_REG|DUT_READREG1_MUX|Mux3~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\);

-- Location: FF_X47_Y21_N9
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(28));

-- Location: LCCOMB_X47_Y21_N24
\DUT_ALU_IN0_MUX|OUTPUT[28]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(28) & ((!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(28),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux3~20_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\);

-- Location: LCCOMB_X47_Y21_N18
\DUT_ALU_IN0_MUX|OUTPUT[28]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\ & (((\DUT_WB_MUX|OUTPUT[28]~28_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28) & (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[28]~37_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	datad => \DUT_WB_MUX|OUTPUT[28]~28_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[28]~38_combout\);

-- Location: LCCOMB_X43_Y21_N26
\DUT_ALU|Add0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~89_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & (\DUT_ALU|Add0~88\ & VCC)) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & (!\DUT_ALU|Add0~88\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ 
-- & ((\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & (!\DUT_ALU|Add0~88\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & ((\DUT_ALU|Add0~88\) # (GND)))))
-- \DUT_ALU|Add0~90\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & !\DUT_ALU|Add0~88\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & ((!\DUT_ALU|Add0~88\) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~88\,
	combout => \DUT_ALU|Add0~89_combout\,
	cout => \DUT_ALU|Add0~90\);

-- Location: LCCOMB_X42_Y21_N26
\DUT_ALU|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~88_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & (!\DUT_ALU|Add1~87\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & (\DUT_ALU|Add1~87\ & VCC)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ 
-- & ((\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & ((\DUT_ALU|Add1~87\) # (GND))) # (!\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & (!\DUT_ALU|Add1~87\))))
-- \DUT_ALU|Add1~89\ = CARRY((\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & !\DUT_ALU|Add1~87\)) # (!\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\) # (!\DUT_ALU|Add1~87\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~87\,
	combout => \DUT_ALU|Add1~88_combout\,
	cout => \DUT_ALU|Add1~89\);

-- Location: LCCOMB_X41_Y21_N20
\DUT_ALU|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux3~0_combout\ = (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & \DUT_ALU|Add1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~88_combout\,
	combout => \DUT_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X41_Y21_N6
\DUT_ALU|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux3~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux3~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~89_combout\,
	datad => \DUT_ALU|Mux3~0_combout\,
	combout => \DUT_ALU|Mux3~1_combout\);

-- Location: LCCOMB_X47_Y21_N16
\DUT_ALU|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux3~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & ((\DUT_ALU|Mux3~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ & (\DUT_ALU|Mux3~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU|Mux3~1_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[29]~36_combout\,
	combout => \DUT_ALU|Mux3~2_combout\);

-- Location: FF_X47_Y21_N17
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29));

-- Location: FF_X47_Y21_N23
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(29));

-- Location: LCCOMB_X47_Y21_N22
\DUT_WB_MUX|OUTPUT[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[29]~29_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux3~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(29),
	datad => \DUT_ALU|Mux3~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[29]~29_combout\);

-- Location: FF_X51_Y24_N27
\DUT_REG|GEN_INS:8:REGX|REG_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[29]~29_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(29));

-- Location: LCCOMB_X51_Y24_N26
\DUT_REG|DUT_READREG2_MUX|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:9:REGX|REG_OUT\(29)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\);

-- Location: LCCOMB_X51_Y24_N12
\DUT_REG|DUT_READREG2_MUX|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~11_combout\);

-- Location: LCCOMB_X40_Y24_N26
\DUT_REG|DUT_READREG2_MUX|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(29))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:12:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\);

-- Location: LCCOMB_X46_Y24_N24
\DUT_REG|DUT_READREG2_MUX|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(29)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\ & 
-- (((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(29) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(29),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux2~17_combout\,
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~18_combout\);

-- Location: LCCOMB_X46_Y20_N22
\DUT_REG|DUT_READREG2_MUX|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(29)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:4:REGX|REG_OUT\(29) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(29),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\);

-- Location: LCCOMB_X47_Y20_N14
\DUT_REG|DUT_READREG2_MUX|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~13_combout\);

-- Location: LCCOMB_X43_Y27_N10
\DUT_REG|DUT_READREG2_MUX|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(29)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\);

-- Location: LCCOMB_X44_Y27_N2
\DUT_REG|DUT_READREG2_MUX|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(29)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(29))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(29),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~15_combout\);

-- Location: LCCOMB_X51_Y24_N30
\DUT_REG|DUT_READREG2_MUX|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~13_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~15_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~13_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux2~15_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\);

-- Location: LCCOMB_X51_Y24_N0
\DUT_REG|DUT_READREG2_MUX|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~19_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux2~18_combout\) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux2~11_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~11_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux2~18_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux2~16_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~19_combout\);

-- Location: LCCOMB_X47_Y30_N18
\DUT_REG|DUT_READREG2_MUX|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(29)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:18:REGX|REG_OUT\(29) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(29)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(29))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(29),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~0_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~1_combout\);

-- Location: LCCOMB_X49_Y25_N2
\DUT_REG|DUT_READREG2_MUX|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(29)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(29) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(29),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\);

-- Location: LCCOMB_X50_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(29)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(29))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~8_combout\);

-- Location: LCCOMB_X54_Y23_N14
\DUT_REG|DUT_READREG2_MUX|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(29))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\);

-- Location: LCCOMB_X51_Y23_N2
\DUT_REG|DUT_READREG2_MUX|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(29))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~5_combout\);

-- Location: LCCOMB_X51_Y22_N22
\DUT_REG|DUT_READREG2_MUX|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(29)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:17:REGX|REG_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(29),
	datad => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(29),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\);

-- Location: LCCOMB_X50_Y22_N2
\DUT_REG|DUT_READREG2_MUX|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(29)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(29))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(29),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(29),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~2_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~3_combout\);

-- Location: LCCOMB_X50_Y24_N8
\DUT_REG|DUT_READREG2_MUX|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~3_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~5_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux2~3_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\);

-- Location: LCCOMB_X51_Y24_N16
\DUT_REG|DUT_READREG2_MUX|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux2~8_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux2~1_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux2~1_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux2~8_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~6_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~9_combout\);

-- Location: LCCOMB_X49_Y21_N10
\DUT_REG|DUT_READREG2_MUX|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux2~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux2~19_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\);

-- Location: LCCOMB_X49_Y21_N26
\DUT_ALU_IN1_MUX|OUTPUT[29]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[29]~60_combout\);

-- Location: LCCOMB_X43_Y21_N28
\DUT_ALU|Add0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~91_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ $ (!\DUT_ALU|Add0~90\)))) # (GND)
-- \DUT_ALU|Add0~92\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\) # (!\DUT_ALU|Add0~90\))) # (!\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ & !\DUT_ALU|Add0~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add0~90\,
	combout => \DUT_ALU|Add0~91_combout\,
	cout => \DUT_ALU|Add0~92\);

-- Location: LCCOMB_X42_Y21_N28
\DUT_ALU|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~90_combout\ = ((\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ $ (\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ $ (\DUT_ALU|Add1~89\)))) # (GND)
-- \DUT_ALU|Add1~91\ = CARRY((\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\ & !\DUT_ALU|Add1~89\)) # (!\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\) # (!\DUT_ALU|Add1~89\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\,
	datab => \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\,
	datad => VCC,
	cin => \DUT_ALU|Add1~89\,
	combout => \DUT_ALU|Add1~90_combout\,
	cout => \DUT_ALU|Add1~91\);

-- Location: LCCOMB_X41_Y21_N24
\DUT_ALU|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux2~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU|Add1~90_combout\,
	combout => \DUT_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X41_Y21_N18
\DUT_ALU|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux2~1_combout\ = (\DUT_ALU|Mux18~1_combout\ & (((\DUT_ALU|Mux2~0_combout\)) # (!\DUT_ALU|Mux18~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Add0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~1_combout\,
	datab => \DUT_ALU|Mux18~0_combout\,
	datac => \DUT_ALU|Add0~91_combout\,
	datad => \DUT_ALU|Mux2~0_combout\,
	combout => \DUT_ALU|Mux2~1_combout\);

-- Location: LCCOMB_X40_Y21_N4
\DUT_ALU|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux2~2_combout\ = (\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & ((\DUT_ALU|Mux2~1_combout\) # ((!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\)))) # (!\DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ & (\DUT_ALU|Mux2~1_combout\ & 
-- ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\,
	datab => \DUT_ALU|Mux18~2_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[30]~34_combout\,
	datad => \DUT_ALU|Mux2~1_combout\,
	combout => \DUT_ALU|Mux2~2_combout\);

-- Location: FF_X40_Y21_N5
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30));

-- Location: FF_X47_Y23_N19
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(30));

-- Location: LCCOMB_X46_Y23_N8
\DUT_WB_MUX|OUTPUT[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[30]~30_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux2~2_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(30),
	datac => \Pipeline~input_o\,
	datad => \DUT_ALU|Mux2~2_combout\,
	combout => \DUT_WB_MUX|OUTPUT[30]~30_combout\);

-- Location: LCCOMB_X46_Y23_N2
\DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[30]~30_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder_combout\);

-- Location: FF_X46_Y23_N3
\DUT_REG|GEN_INS:15:REGX|REG_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(30));

-- Location: LCCOMB_X45_Y24_N18
\DUT_REG|DUT_READREG2_MUX|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(30)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(30) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\);

-- Location: LCCOMB_X46_Y23_N0
\DUT_REG|DUT_READREG2_MUX|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(30)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(30) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(30),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux1~17_combout\,
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~18_combout\);

-- Location: LCCOMB_X49_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(30)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(30) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\);

-- Location: LCCOMB_X49_Y23_N10
\DUT_REG|DUT_READREG2_MUX|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~15_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\ & (((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~14_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~15_combout\);

-- Location: LCCOMB_X51_Y24_N24
\DUT_REG|DUT_READREG2_MUX|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(30)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(30) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(30),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\);

-- Location: LCCOMB_X51_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(30)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\ & 
-- (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(30) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(30),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux1~12_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~13_combout\);

-- Location: LCCOMB_X51_Y24_N4
\DUT_REG|DUT_READREG2_MUX|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # (\DUT_REG|DUT_READREG2_MUX|Mux1~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux1~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux1~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\);

-- Location: LCCOMB_X46_Y20_N10
\DUT_REG|DUT_READREG2_MUX|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)) # ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(30))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\);

-- Location: LCCOMB_X46_Y20_N24
\DUT_REG|DUT_READREG2_MUX|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~11_combout\);

-- Location: LCCOMB_X51_Y24_N6
\DUT_REG|DUT_READREG2_MUX|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\ & (\DUT_REG|DUT_READREG2_MUX|Mux1~18_combout\)) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\ & 
-- ((\DUT_REG|DUT_READREG2_MUX|Mux1~11_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~18_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux1~16_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux1~11_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~19_combout\);

-- Location: LCCOMB_X46_Y25_N10
\DUT_REG|DUT_READREG2_MUX|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\);

-- Location: LCCOMB_X50_Y25_N18
\DUT_REG|DUT_READREG2_MUX|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(30)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\ & 
-- (\DUT_REG|GEN_INS:23:REGX|REG_OUT\(30))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(30),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux1~7_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~8_combout\);

-- Location: LCCOMB_X51_Y22_N18
\DUT_REG|DUT_READREG2_MUX|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:25:REGX|REG_OUT\(30)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(30) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y23_N0
\DUT_REG|DUT_READREG2_MUX|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(30)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(30) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~0_combout\,
	datab => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~1_combout\);

-- Location: LCCOMB_X50_Y27_N2
\DUT_REG|DUT_READREG2_MUX|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(30)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\);

-- Location: LCCOMB_X49_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~3_combout\);

-- Location: LCCOMB_X54_Y23_N26
\DUT_REG|DUT_READREG2_MUX|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:16:REGX|REG_OUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(30),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(30),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\);

-- Location: LCCOMB_X55_Y23_N18
\DUT_REG|DUT_READREG2_MUX|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~5_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(30))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~4_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(30),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(30),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~5_combout\);

-- Location: LCCOMB_X49_Y24_N16
\DUT_REG|DUT_READREG2_MUX|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_REG|DUT_READREG2_MUX|Mux1~3_combout\) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|DUT_READREG2_MUX|Mux1~5_combout\ & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux1~3_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux1~5_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\);

-- Location: LCCOMB_X49_Y24_N10
\DUT_REG|DUT_READREG2_MUX|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux1~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\ & 
-- (((\DUT_REG|DUT_READREG2_MUX|Mux1~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux1~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux1~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux1~6_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~9_combout\);

-- Location: LCCOMB_X49_Y21_N24
\DUT_REG|DUT_READREG2_MUX|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux1~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux1~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux1~9_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\);

-- Location: LCCOMB_X49_Y21_N16
\DUT_ALU_IN1_MUX|OUTPUT[30]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[30]~59_combout\);

-- Location: LCCOMB_X43_Y21_N30
\DUT_ALU|Add0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add0~93_combout\ = \DUT_ALU|Add0~92\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DUT_ALU|Add0~92\,
	combout => \DUT_ALU|Add0~93_combout\);

-- Location: LCCOMB_X42_Y21_N30
\DUT_ALU|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Add1~92_combout\ = !\DUT_ALU|Add1~91\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DUT_ALU|Add1~91\,
	combout => \DUT_ALU|Add1~92_combout\);

-- Location: LCCOMB_X42_Y20_N4
\DUT_ALU|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux1~1_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU_CONTROL|ALU_CONTROL\(0)) # (\DUT_ALU|Add1~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datac => \DUT_ALU|Add1~92_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	combout => \DUT_ALU|Mux1~1_combout\);

-- Location: LCCOMB_X42_Y20_N14
\DUT_ALU|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux1~2_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux1~1_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~93_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (((\DUT_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Add0~93_combout\,
	datab => \DUT_ALU|Mux1~1_combout\,
	datac => \DUT_ALU|Mux18~0_combout\,
	datad => \DUT_ALU|Mux18~1_combout\,
	combout => \DUT_ALU|Mux1~2_combout\);

-- Location: FF_X47_Y21_N29
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31));

-- Location: FF_X47_Y21_N15
\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(31));

-- Location: LCCOMB_X47_Y21_N14
\DUT_WB_MUX|OUTPUT[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_WB_MUX|OUTPUT[31]~31_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU|Mux1~3_combout\))) # (!\Pipeline~input_o\ & (\DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT\(31),
	datad => \DUT_ALU|Mux1~3_combout\,
	combout => \DUT_WB_MUX|OUTPUT[31]~31_combout\);

-- Location: FF_X47_Y28_N15
\DUT_REG|GEN_INS:4:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(31));

-- Location: FF_X47_Y28_N13
\DUT_REG|GEN_INS:5:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y28_N12
\DUT_REG|DUT_READREG2_MUX|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:5:REGX|REG_OUT\(31)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\);

-- Location: FF_X46_Y27_N27
\DUT_REG|GEN_INS:6:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(31));

-- Location: FF_X46_Y27_N21
\DUT_REG|GEN_INS:7:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(31));

-- Location: LCCOMB_X46_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~11_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:6:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~10_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~11_combout\);

-- Location: FF_X47_Y24_N27
\DUT_REG|GEN_INS:13:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(31));

-- Location: FF_X47_Y24_N5
\DUT_REG|GEN_INS:12:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y24_N14
\DUT_REG|DUT_READREG2_MUX|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:13:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\);

-- Location: LCCOMB_X47_Y21_N26
\DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder_combout\ = \DUT_WB_MUX|OUTPUT[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	combout => \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder_combout\);

-- Location: FF_X47_Y21_N27
\DUT_REG|GEN_INS:15:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder_combout\,
	ena => \DUT_REG|DUT_DECODER|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(31));

-- Location: FF_X46_Y23_N11
\DUT_REG|GEN_INS:14:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(31));

-- Location: LCCOMB_X46_Y23_N10
\DUT_REG|DUT_READREG2_MUX|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~18_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\ & ((\DUT_REG|GEN_INS:15:REGX|REG_OUT\(31)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\ & 
-- (((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(31) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~17_combout\,
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~18_combout\);

-- Location: FF_X42_Y28_N7
\DUT_REG|GEN_INS:3:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(31));

-- Location: FF_X42_Y28_N21
\DUT_REG|GEN_INS:1:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(31));

-- Location: FF_X43_Y27_N27
\DUT_REG|GEN_INS:2:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(31));

-- Location: FF_X43_Y27_N21
\DUT_REG|GEN_INS:0:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(31));

-- Location: LCCOMB_X43_Y27_N26
\DUT_REG|DUT_READREG2_MUX|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|GEN_INS:2:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|GEN_INS:0:REGX|REG_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\);

-- Location: LCCOMB_X42_Y28_N20
\DUT_REG|DUT_READREG2_MUX|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & ((\DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\ & (\DUT_REG|GEN_INS:3:REGX|REG_OUT\(31))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\ & 
-- ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(31)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (((\DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux0~14_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~15_combout\);

-- Location: FF_X51_Y28_N31
\DUT_REG|GEN_INS:8:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(31));

-- Location: FF_X51_Y28_N13
\DUT_REG|GEN_INS:10:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(31));

-- Location: LCCOMB_X51_Y28_N12
\DUT_REG|DUT_READREG2_MUX|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(31)) # (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (\DUT_REG|GEN_INS:8:REGX|REG_OUT\(31) & ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datac => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\);

-- Location: FF_X52_Y28_N9
\DUT_REG|GEN_INS:9:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(31));

-- Location: FF_X52_Y28_N11
\DUT_REG|GEN_INS:11:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(31));

-- Location: LCCOMB_X52_Y28_N8
\DUT_REG|DUT_READREG2_MUX|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~13_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\ & (((\DUT_REG|GEN_INS:11:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~12_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~13_combout\);

-- Location: LCCOMB_X51_Y27_N6
\DUT_REG|DUT_READREG2_MUX|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # (\DUT_REG|DUT_READREG2_MUX|Mux0~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux0~15_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~15_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_REG|DUT_READREG2_MUX|Mux0~13_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\);

-- Location: LCCOMB_X51_Y27_N16
\DUT_REG|DUT_READREG2_MUX|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~19_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux0~18_combout\))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\ & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux0~11_combout\)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (((\DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~11_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux0~18_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux0~16_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~19_combout\);

-- Location: FF_X47_Y25_N17
\DUT_REG|GEN_INS:31:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(31));

-- Location: FF_X49_Y25_N13
\DUT_REG|GEN_INS:27:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(31));

-- Location: FF_X49_Y25_N7
\DUT_REG|GEN_INS:19:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(31));

-- Location: LCCOMB_X49_Y25_N12
\DUT_REG|DUT_READREG2_MUX|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)) # ((\DUT_REG|GEN_INS:27:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datac => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\);

-- Location: FF_X47_Y25_N23
\DUT_REG|GEN_INS:23:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y25_N22
\DUT_REG|DUT_READREG2_MUX|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~8_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(31)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\ & 
-- (((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(31) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(31),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~7_combout\,
	datac => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~8_combout\);

-- Location: FF_X47_Y22_N27
\DUT_REG|GEN_INS:29:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(31));

-- Location: FF_X46_Y22_N21
\DUT_REG|GEN_INS:25:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(31));

-- Location: FF_X46_Y22_N31
\DUT_REG|GEN_INS:17:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(31));

-- Location: LCCOMB_X46_Y22_N20
\DUT_REG|DUT_READREG2_MUX|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\);

-- Location: FF_X47_Y22_N17
\DUT_REG|GEN_INS:21:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y22_N16
\DUT_REG|DUT_READREG2_MUX|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~1_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(31)) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\ & 
-- (((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(31) & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(31),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~0_combout\,
	datac => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~1_combout\);

-- Location: FF_X47_Y27_N23
\DUT_REG|GEN_INS:16:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(31));

-- Location: FF_X47_Y27_N5
\DUT_REG|GEN_INS:20:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y27_N4
\DUT_REG|DUT_READREG2_MUX|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:20:REGX|REG_OUT\(31)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\);

-- Location: FF_X47_Y29_N9
\DUT_REG|GEN_INS:24:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(31));

-- Location: FF_X47_Y29_N19
\DUT_REG|GEN_INS:28:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y29_N8
\DUT_REG|DUT_READREG2_MUX|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~5_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & ((\DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\ & ((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(31)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\ & 
-- (\DUT_REG|GEN_INS:24:REGX|REG_OUT\(31))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~4_combout\,
	datac => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~5_combout\);

-- Location: FF_X47_Y30_N31
\DUT_REG|GEN_INS:18:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(31));

-- Location: FF_X47_Y30_N21
\DUT_REG|GEN_INS:22:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(31));

-- Location: LCCOMB_X47_Y30_N20
\DUT_REG|DUT_READREG2_MUX|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & ((\DUT_REG|GEN_INS:22:REGX|REG_OUT\(31)))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\);

-- Location: FF_X49_Y26_N19
\DUT_REG|GEN_INS:26:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(31));

-- Location: FF_X49_Y26_N13
\DUT_REG|GEN_INS:30:REGX|REG_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	sload => VCC,
	ena => \DUT_REG|DUT_DECODER|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(31));

-- Location: LCCOMB_X49_Y26_N18
\DUT_REG|DUT_READREG2_MUX|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~3_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\ & (((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19) & (\DUT_REG|GEN_INS:26:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~2_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datac => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~3_combout\);

-- Location: LCCOMB_X49_Y26_N14
\DUT_REG|DUT_READREG2_MUX|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)) # ((\DUT_REG|DUT_READREG2_MUX|Mux0~3_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16) & (\DUT_REG|DUT_READREG2_MUX|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datac => \DUT_REG|DUT_READREG2_MUX|Mux0~5_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux0~3_combout\,
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\);

-- Location: LCCOMB_X49_Y26_N0
\DUT_REG|DUT_READREG2_MUX|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~9_combout\ = (\DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux0~8_combout\) # ((!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16))))) # (!\DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\ & 
-- (((\DUT_REG|DUT_READREG2_MUX|Mux0~1_combout\ & \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG2_MUX|Mux0~8_combout\,
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~1_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux0~6_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~9_combout\);

-- Location: LCCOMB_X49_Y21_N6
\DUT_REG|DUT_READREG2_MUX|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & ((\DUT_REG|DUT_READREG2_MUX|Mux0~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20) & 
-- (\DUT_REG|DUT_READREG2_MUX|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_REG|DUT_READREG2_MUX|Mux0~19_combout\,
	datac => \DUT_REG|DUT_READREG2_MUX|Mux0~9_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\);

-- Location: LCCOMB_X49_Y21_N22
\DUT_ALU_IN1_MUX|OUTPUT[31]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\ & (((\DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\)))) # (!\DUT_CTRL_UNIT|Equal0~0_combout\ & ((\DUT_CTRL_UNIT|Jump~0_combout\ & ((\DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\))) # 
-- (!\DUT_CTRL_UNIT|Jump~0_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datac => \DUT_CTRL_UNIT|Jump~0_combout\,
	datad => \DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\,
	combout => \DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\);

-- Location: LCCOMB_X47_Y28_N14
\DUT_REG|DUT_READREG1_MUX|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)) # ((\DUT_REG|GEN_INS:6:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:4:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datac => \DUT_REG|GEN_INS:4:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:6:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\);

-- Location: LCCOMB_X46_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~13_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\ & (((\DUT_REG|GEN_INS:7:REGX|REG_OUT\(31)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\ & 
-- (\DUT_REG|GEN_INS:5:REGX|REG_OUT\(31) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:5:REGX|REG_OUT\(31),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux0~12_combout\,
	datac => \DUT_REG|GEN_INS:7:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~13_combout\);

-- Location: LCCOMB_X43_Y27_N20
\DUT_REG|DUT_READREG1_MUX|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)) # ((\DUT_REG|GEN_INS:1:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|GEN_INS:0:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:0:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:1:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\);

-- Location: LCCOMB_X42_Y28_N6
\DUT_REG|DUT_READREG1_MUX|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~15_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\ & ((\DUT_REG|GEN_INS:3:REGX|REG_OUT\(31)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\ & 
-- (\DUT_REG|GEN_INS:2:REGX|REG_OUT\(31))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|GEN_INS:2:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:3:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~14_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~15_combout\);

-- Location: LCCOMB_X46_Y26_N10
\DUT_REG|DUT_READREG1_MUX|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)) # ((\DUT_REG|DUT_READREG1_MUX|Mux0~13_combout\)))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux0~13_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~15_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\);

-- Location: LCCOMB_X47_Y24_N4
\DUT_REG|DUT_READREG1_MUX|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|GEN_INS:14:REGX|REG_OUT\(31)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|GEN_INS:12:REGX|REG_OUT\(31) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:14:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:12:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\);

-- Location: LCCOMB_X47_Y24_N26
\DUT_REG|DUT_READREG1_MUX|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~18_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\ & (\DUT_REG|GEN_INS:15:REGX|REG_OUT\(31))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\ & 
-- ((\DUT_REG|GEN_INS:13:REGX|REG_OUT\(31)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \DUT_REG|GEN_INS:15:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:13:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~17_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~18_combout\);

-- Location: LCCOMB_X51_Y28_N30
\DUT_REG|DUT_READREG1_MUX|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|GEN_INS:9:REGX|REG_OUT\(31))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|GEN_INS:8:REGX|REG_OUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:9:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datac => \DUT_REG|GEN_INS:8:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\);

-- Location: LCCOMB_X52_Y28_N10
\DUT_REG|DUT_READREG1_MUX|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~11_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\ & (\DUT_REG|GEN_INS:11:REGX|REG_OUT\(31))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\ & 
-- ((\DUT_REG|GEN_INS:10:REGX|REG_OUT\(31)))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (\DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux0~10_combout\,
	datac => \DUT_REG|GEN_INS:11:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:10:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~11_combout\);

-- Location: LCCOMB_X46_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~19_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux0~18_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\ & 
-- (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux0~16_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|DUT_READREG1_MUX|Mux0~18_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~11_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~19_combout\);

-- Location: LCCOMB_X49_Y25_N6
\DUT_REG|DUT_READREG1_MUX|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:23:REGX|REG_OUT\(31)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:19:REGX|REG_OUT\(31) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:23:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:19:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\);

-- Location: LCCOMB_X47_Y25_N16
\DUT_REG|DUT_READREG1_MUX|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~8_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\ & ((\DUT_REG|GEN_INS:31:REGX|REG_OUT\(31)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\ & 
-- (\DUT_REG|GEN_INS:27:REGX|REG_OUT\(31))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_REG|GEN_INS:27:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:31:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~7_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~8_combout\);

-- Location: LCCOMB_X47_Y30_N30
\DUT_REG|DUT_READREG1_MUX|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:26:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:18:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:18:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:26:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\);

-- Location: LCCOMB_X49_Y26_N12
\DUT_REG|DUT_READREG1_MUX|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\ & ((\DUT_REG|GEN_INS:30:REGX|REG_OUT\(31)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\ & 
-- (\DUT_REG|GEN_INS:22:REGX|REG_OUT\(31))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:22:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:30:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~0_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~1_combout\);

-- Location: LCCOMB_X46_Y22_N30
\DUT_REG|DUT_READREG1_MUX|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & ((\DUT_REG|GEN_INS:21:REGX|REG_OUT\(31)) # ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (((\DUT_REG|GEN_INS:17:REGX|REG_OUT\(31) & !\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datab => \DUT_REG|GEN_INS:21:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:17:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\);

-- Location: LCCOMB_X47_Y22_N26
\DUT_REG|DUT_READREG1_MUX|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~3_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\ & ((\DUT_REG|GEN_INS:29:REGX|REG_OUT\(31)))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\ & 
-- (\DUT_REG|GEN_INS:25:REGX|REG_OUT\(31))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|GEN_INS:25:REGX|REG_OUT\(31),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_REG|GEN_INS:29:REGX|REG_OUT\(31),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~2_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~3_combout\);

-- Location: LCCOMB_X47_Y27_N22
\DUT_REG|DUT_READREG1_MUX|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)) # ((\DUT_REG|GEN_INS:24:REGX|REG_OUT\(31))))) # 
-- (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24) & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23) & (\DUT_REG|GEN_INS:16:REGX|REG_OUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datac => \DUT_REG|GEN_INS:16:REGX|REG_OUT\(31),
	datad => \DUT_REG|GEN_INS:24:REGX|REG_OUT\(31),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\);

-- Location: LCCOMB_X47_Y29_N18
\DUT_REG|DUT_READREG1_MUX|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~5_combout\ = (\DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\ & (((\DUT_REG|GEN_INS:28:REGX|REG_OUT\(31)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23))))) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\ & 
-- (\DUT_REG|GEN_INS:20:REGX|REG_OUT\(31) & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux0~4_combout\,
	datab => \DUT_REG|GEN_INS:20:REGX|REG_OUT\(31),
	datac => \DUT_REG|GEN_INS:28:REGX|REG_OUT\(31),
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~5_combout\);

-- Location: LCCOMB_X47_Y25_N12
\DUT_REG|DUT_READREG1_MUX|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & (\DUT_REG|DUT_READREG1_MUX|Mux0~3_combout\)) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux0~3_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~5_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\);

-- Location: LCCOMB_X47_Y25_N18
\DUT_REG|DUT_READREG1_MUX|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~9_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\ & (\DUT_REG|DUT_READREG1_MUX|Mux0~8_combout\)) # (!\DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\ & 
-- ((\DUT_REG|DUT_READREG1_MUX|Mux0~1_combout\))))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22) & (((\DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \DUT_REG|DUT_READREG1_MUX|Mux0~8_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux0~1_combout\,
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~6_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~9_combout\);

-- Location: LCCOMB_X47_Y23_N22
\DUT_REG|DUT_READREG1_MUX|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & ((\DUT_REG|DUT_READREG1_MUX|Mux0~9_combout\))) # (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25) & 
-- (\DUT_REG|DUT_READREG1_MUX|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_REG|DUT_READREG1_MUX|Mux0~19_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_REG|DUT_READREG1_MUX|Mux0~9_combout\,
	combout => \DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\);

-- Location: FF_X47_Y23_N23
\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(31));

-- Location: LCCOMB_X47_Y23_N6
\DUT_ALU_IN0_MUX|OUTPUT[31]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & (((\DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\ & 
-- (\DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(31) & ((!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT\(31),
	datab => \DUT_ALU_IN0_MUX|OUTPUT[11]~32_combout\,
	datac => \DUT_REG|DUT_READREG1_MUX|Mux0~20_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\);

-- Location: LCCOMB_X47_Y21_N0
\DUT_ALU_IN0_MUX|OUTPUT[31]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\ = (\DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\ & (((\DUT_WB_MUX|OUTPUT[31]~31_combout\) # (!\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\)))) # (!\DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\ & 
-- (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31) & ((\DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_IN0_MUX|OUTPUT[31]~95_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31),
	datac => \DUT_WB_MUX|OUTPUT[31]~31_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[11]~31_combout\,
	combout => \DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\);

-- Location: LCCOMB_X47_Y21_N28
\DUT_ALU|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux1~3_combout\ = (\DUT_ALU|Mux1~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\) # ((\DUT_ALU|Mux18~2_combout\) # (\DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\)))) # (!\DUT_ALU|Mux1~2_combout\ & (\DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\ & 
-- (!\DUT_ALU|Mux18~2_combout\ & \DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux1~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[31]~85_combout\,
	datac => \DUT_ALU|Mux18~2_combout\,
	datad => \DUT_ALU_IN0_MUX|OUTPUT[31]~96_combout\,
	combout => \DUT_ALU|Mux1~3_combout\);

-- Location: LCCOMB_X40_Y21_N2
\DUT_ALU|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~0_combout\ = (!\DUT_ALU|Mux31~2_combout\ & (!\DUT_ALU|Mux32~2_combout\ & (!\DUT_ALU|Mux18~5_combout\ & !\DUT_ALU|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux31~2_combout\,
	datab => \DUT_ALU|Mux32~2_combout\,
	datac => \DUT_ALU|Mux18~5_combout\,
	datad => \DUT_ALU|Mux1~3_combout\,
	combout => \DUT_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y21_N12
\DUT_ALU|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~8_combout\ = (!\DUT_ALU|Mux7~2_combout\ & (!\DUT_ALU|Mux10~2_combout\ & (!\DUT_ALU|Mux9~2_combout\ & !\DUT_ALU|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux7~2_combout\,
	datab => \DUT_ALU|Mux10~2_combout\,
	datac => \DUT_ALU|Mux9~2_combout\,
	datad => \DUT_ALU|Mux8~2_combout\,
	combout => \DUT_ALU|Equal0~8_combout\);

-- Location: LCCOMB_X47_Y21_N12
\DUT_ALU|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~9_combout\ = (\DUT_ALU|Equal0~8_combout\ & (!\DUT_ALU|Mux4~2_combout\ & (!\DUT_ALU|Mux5~2_combout\ & !\DUT_ALU|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Equal0~8_combout\,
	datab => \DUT_ALU|Mux4~2_combout\,
	datac => \DUT_ALU|Mux5~2_combout\,
	datad => \DUT_ALU|Mux3~2_combout\,
	combout => \DUT_ALU|Equal0~9_combout\);

-- Location: LCCOMB_X41_Y24_N24
\DUT_ALU|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~1_combout\ = (!\DUT_ALU|Mux15~2_combout\ & !\DUT_ALU|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU|Mux15~2_combout\,
	datad => \DUT_ALU|Mux16~2_combout\,
	combout => \DUT_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y25_N20
\DUT_ALU|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~2_combout\ = (!\DUT_ALU|Mux12~2_combout\ & (!\DUT_ALU|Mux14~2_combout\ & (!\DUT_ALU|Mux11~2_combout\ & !\DUT_ALU|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux12~2_combout\,
	datab => \DUT_ALU|Mux14~2_combout\,
	datac => \DUT_ALU|Mux11~2_combout\,
	datad => \DUT_ALU|Mux13~2_combout\,
	combout => \DUT_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X44_Y20_N18
\DUT_ALU|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~4_combout\ = (!\DUT_ALU|Mux25~2_combout\ & (!\DUT_ALU|Mux26~2_combout\ & (!\DUT_ALU|Mux23~2_combout\ & !\DUT_ALU|Mux24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux25~2_combout\,
	datab => \DUT_ALU|Mux26~2_combout\,
	datac => \DUT_ALU|Mux23~2_combout\,
	datad => \DUT_ALU|Mux24~2_combout\,
	combout => \DUT_ALU|Equal0~4_combout\);

-- Location: LCCOMB_X42_Y23_N22
\DUT_ALU|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~3_combout\ = (!\DUT_ALU|Mux27~2_combout\ & (!\DUT_ALU|Mux30~2_combout\ & (!\DUT_ALU|Mux29~2_combout\ & !\DUT_ALU|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux27~2_combout\,
	datab => \DUT_ALU|Mux30~2_combout\,
	datac => \DUT_ALU|Mux29~2_combout\,
	datad => \DUT_ALU|Mux28~2_combout\,
	combout => \DUT_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y23_N28
\DUT_ALU|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~5_combout\ = (!\DUT_ALU|Mux19~2_combout\ & (!\DUT_ALU|Mux20~2_combout\ & (!\DUT_ALU|Mux22~2_combout\ & !\DUT_ALU|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux19~2_combout\,
	datab => \DUT_ALU|Mux20~2_combout\,
	datac => \DUT_ALU|Mux22~2_combout\,
	datad => \DUT_ALU|Mux21~2_combout\,
	combout => \DUT_ALU|Equal0~5_combout\);

-- Location: LCCOMB_X40_Y23_N16
\DUT_ALU|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~6_combout\ = (\DUT_ALU|Equal0~4_combout\ & (!\DUT_ALU|Mux17~2_combout\ & (\DUT_ALU|Equal0~3_combout\ & \DUT_ALU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Equal0~4_combout\,
	datab => \DUT_ALU|Mux17~2_combout\,
	datac => \DUT_ALU|Equal0~3_combout\,
	datad => \DUT_ALU|Equal0~5_combout\,
	combout => \DUT_ALU|Equal0~6_combout\);

-- Location: LCCOMB_X44_Y21_N10
\DUT_ALU|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~7_combout\ = (\DUT_ALU|Equal0~1_combout\ & (\DUT_ALU|Equal0~2_combout\ & (\DUT_ALU|Equal0~6_combout\ & !\DUT_ALU|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Equal0~1_combout\,
	datab => \DUT_ALU|Equal0~2_combout\,
	datac => \DUT_ALU|Equal0~6_combout\,
	datad => \DUT_ALU|Mux6~2_combout\,
	combout => \DUT_ALU|Equal0~7_combout\);

-- Location: LCCOMB_X40_Y21_N0
\DUT_ALU|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Equal0~10_combout\ = (\DUT_ALU|Equal0~0_combout\ & (\DUT_ALU|Equal0~9_combout\ & (!\DUT_ALU|Mux2~2_combout\ & \DUT_ALU|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Equal0~0_combout\,
	datab => \DUT_ALU|Equal0~9_combout\,
	datac => \DUT_ALU|Mux2~2_combout\,
	datad => \DUT_ALU|Equal0~7_combout\,
	combout => \DUT_ALU|Equal0~10_combout\);

-- Location: FF_X40_Y21_N1
\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_ALU|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\);

-- Location: LCCOMB_X40_Y21_N20
\DUT_PC|PC_OUT[19]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC|PC_OUT[19]~1_combout\ = (\Pipeline~input_o\ & (((!\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\)))) # (!\Pipeline~input_o\ & (((!\DUT_CTRL_UNIT|Equal4~0_combout\)) # (!\DUT_ALU|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_ALU|Equal0~10_combout\,
	datac => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\,
	combout => \DUT_PC|PC_OUT[19]~1_combout\);

-- Location: FF_X39_Y22_N9
\DUT_IF_DE_REG|IF_DE_PC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[5]~6_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(5));

-- Location: LCCOMB_X40_Y22_N30
\DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(5),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder_combout\);

-- Location: FF_X40_Y22_N31
\DUT_DE_EX_REG|DE_EX_PC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(5));

-- Location: FF_X37_Y21_N31
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(5));

-- Location: LCCOMB_X37_Y21_N12
\DUT_JUMP_MUX|OUTPUT[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[5]~11_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[5]~6_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(5),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[5]~11_combout\);

-- Location: LCCOMB_X37_Y21_N30
\DUT_JUMP_MUX|OUTPUT[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[5]~12_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[5]~11_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(5)))) # (!\DUT_JUMP_MUX|OUTPUT[5]~11_combout\ & (\DUT_PC_ADD4|PC_OUT[5]~6_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[5]~6_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(5),
	datad => \DUT_JUMP_MUX|OUTPUT[5]~11_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[5]~12_combout\);

-- Location: LCCOMB_X37_Y21_N18
\DUT_JUMP_MUX|OUTPUT[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[5]~13_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[5]~12_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[5]~12_combout\,
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	combout => \DUT_JUMP_MUX|OUTPUT[5]~13_combout\);

-- Location: FF_X37_Y21_N19
\DUT_PC|PC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(5));

-- Location: FF_X39_Y22_N7
\DUT_IF_DE_REG|IF_DE_PC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[4]~4_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(4));

-- Location: FF_X40_Y22_N5
\DUT_DE_EX_REG|DE_EX_PC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(4));

-- Location: FF_X37_Y21_N11
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(4));

-- Location: LCCOMB_X37_Y21_N24
\DUT_JUMP_MUX|OUTPUT[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[4]~8_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(4),
	datac => \Pipeline~input_o\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[4]~4_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[4]~8_combout\);

-- Location: LCCOMB_X37_Y21_N10
\DUT_JUMP_MUX|OUTPUT[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[4]~9_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[4]~8_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(4)))) # (!\DUT_JUMP_MUX|OUTPUT[4]~8_combout\ & (\DUT_PC_ADD4|PC_OUT[4]~4_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[4]~4_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(4),
	datad => \DUT_JUMP_MUX|OUTPUT[4]~8_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[4]~9_combout\);

-- Location: LCCOMB_X37_Y21_N16
\DUT_JUMP_MUX|OUTPUT[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[4]~10_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[4]~9_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[4]~9_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[4]~10_combout\);

-- Location: FF_X37_Y21_N17
\DUT_PC|PC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(4));

-- Location: LCCOMB_X39_Y24_N26
\DUT_JUMP_MUX|OUTPUT[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[3]~5_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(3),
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_BRANCH_ADDER|OUTPUT[3]~2_combout\,
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[3]~5_combout\);

-- Location: FF_X39_Y22_N5
\DUT_IF_DE_REG|IF_DE_PC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[3]~2_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(3));

-- Location: FF_X50_Y21_N21
\DUT_DE_EX_REG|DE_EX_PC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(3));

-- Location: FF_X39_Y24_N17
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(3));

-- Location: LCCOMB_X39_Y24_N16
\DUT_JUMP_MUX|OUTPUT[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[3]~6_combout\ = (\DUT_JUMP_MUX|OUTPUT[3]~5_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(3)) # (!\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[3]~5_combout\ & (\DUT_PC_ADD4|PC_OUT[3]~2_combout\ & 
-- ((\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[3]~5_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[3]~2_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(3),
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[3]~6_combout\);

-- Location: LCCOMB_X39_Y24_N8
\DUT_JUMP_MUX|OUTPUT[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[3]~7_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[3]~6_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	datad => \DUT_JUMP_MUX|OUTPUT[3]~6_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[3]~7_combout\);

-- Location: FF_X39_Y24_N9
\DUT_PC|PC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(3));

-- Location: LCCOMB_X39_Y22_N0
\DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder_combout\ = \DUT_PC_ADD4|PC_OUT[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_PC_ADD4|PC_OUT[2]~0_combout\,
	combout => \DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder_combout\);

-- Location: FF_X39_Y22_N1
\DUT_IF_DE_REG|IF_DE_PC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(2));

-- Location: LCCOMB_X34_Y18_N22
\DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(2),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder_combout\);

-- Location: FF_X34_Y18_N23
\DUT_DE_EX_REG|DE_EX_PC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(2));

-- Location: FF_X42_Y23_N17
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(2));

-- Location: LCCOMB_X42_Y23_N6
\DUT_JUMP_MUX|OUTPUT[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[2]~2_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (\Pipeline~input_o\)) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(2),
	datad => \DUT_BRANCH_ADDER|OUTPUT[2]~0_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[2]~2_combout\);

-- Location: LCCOMB_X42_Y23_N16
\DUT_JUMP_MUX|OUTPUT[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[2]~3_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[2]~2_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(2)))) # (!\DUT_JUMP_MUX|OUTPUT[2]~2_combout\ & (\DUT_PC_ADD4|PC_OUT[2]~0_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[2]~0_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(2),
	datad => \DUT_JUMP_MUX|OUTPUT[2]~2_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[2]~3_combout\);

-- Location: LCCOMB_X42_Y23_N24
\DUT_JUMP_MUX|OUTPUT[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[2]~4_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[2]~3_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(0),
	datad => \DUT_JUMP_MUX|OUTPUT[2]~3_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[2]~4_combout\);

-- Location: FF_X42_Y23_N25
\DUT_PC|PC_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(2));

-- Location: LCCOMB_X32_Y18_N30
\DUT_CTRL_UNIT|WORKING_OPCODE[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(28)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(28),
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(28),
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\);

-- Location: LCCOMB_X32_Y18_N20
\DUT_CTRL_UNIT|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|Equal0~0_combout\ = (!\DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\ & (!\DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\ & (\DUT_CTRL_UNIT|ALUSrc~0_combout\ & !\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\,
	datab => \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\,
	datac => \DUT_CTRL_UNIT|ALUSrc~0_combout\,
	datad => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\,
	combout => \DUT_CTRL_UNIT|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y21_N22
\DUT_CTRL_UNIT|Jump~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|Jump~1_combout\ = (\DUT_CTRL_UNIT|Equal0~0_combout\) # ((\DUT_CTRL_UNIT|Equal4~0_combout\) # (!\DUT_CTRL_UNIT|Jump~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Equal0~0_combout\,
	datab => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datad => \DUT_CTRL_UNIT|Jump~0_combout\,
	combout => \DUT_CTRL_UNIT|Jump~1_combout\);

-- Location: LCCOMB_X39_Y20_N16
\DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder_combout\ = \DUT_PC|PC_OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_PC|PC_OUT\(1),
	combout => \DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder_combout\);

-- Location: FF_X39_Y20_N17
\DUT_IF_DE_REG|IF_DE_PC_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(1));

-- Location: LCCOMB_X39_Y20_N2
\DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(1),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder_combout\);

-- Location: FF_X39_Y20_N3
\DUT_DE_EX_REG|DE_EX_PC_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(1));

-- Location: LCCOMB_X36_Y21_N4
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(1),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder_combout\);

-- Location: FF_X36_Y21_N5
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(1));

-- Location: LCCOMB_X36_Y21_N30
\DUT_JUMP_MUX|OUTPUT[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[1]~1_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1))) # (!\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(1),
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\,
	datad => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(1),
	combout => \DUT_JUMP_MUX|OUTPUT[1]~1_combout\);

-- Location: LCCOMB_X36_Y21_N26
\DUT_PC|PC_OUT[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC|PC_OUT[0]~0_combout\ = (\Pipeline~input_o\) # ((\DUT_CTRL_UNIT|Jump~0_combout\ & (!\DUT_CTRL_UNIT|Equal4~0_combout\ & !\DUT_CTRL_UNIT|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_PC|PC_OUT[0]~0_combout\);

-- Location: FF_X36_Y21_N31
\DUT_PC|PC_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[1]~1_combout\,
	ena => \DUT_PC|PC_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(1));

-- Location: LCCOMB_X35_Y18_N24
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(3),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder_combout\);

-- Location: FF_X35_Y18_N25
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(3));

-- Location: LCCOMB_X35_Y18_N0
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(3),
	combout => \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder_combout\);

-- Location: FF_X35_Y18_N1
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(3));

-- Location: FF_X35_Y18_N3
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(4));

-- Location: LCCOMB_X35_Y18_N28
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(5),
	combout => \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder_combout\);

-- Location: FF_X35_Y18_N29
\DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(5));

-- Location: LCCOMB_X35_Y18_N2
\DUT_ALU_CONTROL|Equal13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|Equal13~0_combout\ = (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(3) & (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(4) & \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(3),
	datac => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(4),
	datad => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(5),
	combout => \DUT_ALU_CONTROL|Equal13~0_combout\);

-- Location: LCCOMB_X35_Y18_N10
\DUT_ALU_CONTROL|ALU_CONTROL[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\ = ((\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1)) # (!\DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2))) # (!\DUT_ALU_CONTROL|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|Equal13~0_combout\,
	datac => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(1),
	datad => \DUT_DE_EX_REG|DE_EX_FUNC_OUT\(2),
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\);

-- Location: LCCOMB_X34_Y18_N14
\DUT_ALU_CONTROL|ALU_CONTROL[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[1]~1_combout\ = (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(2) & (\DUT_ALU_CONTROL|Equal6~0_combout\ & (!\DUT_IMEM|altsyncram_component|auto_generated|q_a\(1) & \DUT_CTRL_UNIT|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(2),
	datab => \DUT_ALU_CONTROL|Equal6~0_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(1),
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[1]~1_combout\);

-- Location: LCCOMB_X35_Y18_N20
\DUT_ALU_CONTROL|ALU_CONTROL[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL[1]~2_combout\ = (\Pipeline~input_o\ & ((\DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\) # ((!\DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1))))) # (!\Pipeline~input_o\ & (((!\DUT_ALU_CONTROL|ALU_CONTROL[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL[2]~0_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_DE_EX_REG|DE_EX_ALUOp_OUT\(1),
	datad => \DUT_ALU_CONTROL|ALU_CONTROL[1]~1_combout\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL[1]~2_combout\);

-- Location: LCCOMB_X42_Y20_N16
\DUT_ALU_CONTROL|ALU_CONTROL[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU_CONTROL|ALU_CONTROL\(1) = (GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & ((\DUT_ALU_CONTROL|ALU_CONTROL[1]~2_combout\))) # (!GLOBAL(\DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\) & (\DUT_ALU_CONTROL|ALU_CONTROL\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL[1]~2_combout\,
	datad => \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl_outclk\,
	combout => \DUT_ALU_CONTROL|ALU_CONTROL\(1));

-- Location: LCCOMB_X42_Y20_N20
\DUT_ALU|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux18~2_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1)) # (\DUT_ALU_CONTROL|ALU_CONTROL\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	combout => \DUT_ALU|Mux18~2_combout\);

-- Location: LCCOMB_X41_Y22_N18
\DUT_ALU|Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux32~0_combout\ = (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & ((\DUT_ALU|Add1~30_combout\) # (\DUT_ALU_CONTROL|ALU_CONTROL\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datab => \DUT_ALU|Add1~30_combout\,
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	combout => \DUT_ALU|Mux32~0_combout\);

-- Location: LCCOMB_X40_Y19_N28
\DUT_ALU|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux32~1_combout\ = (\DUT_ALU|Mux18~0_combout\ & ((\DUT_ALU|Mux18~1_combout\ & ((\DUT_ALU|Mux32~0_combout\))) # (!\DUT_ALU|Mux18~1_combout\ & (\DUT_ALU|Add0~31_combout\)))) # (!\DUT_ALU|Mux18~0_combout\ & (\DUT_ALU|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~0_combout\,
	datab => \DUT_ALU|Mux18~1_combout\,
	datac => \DUT_ALU|Add0~31_combout\,
	datad => \DUT_ALU|Mux32~0_combout\,
	combout => \DUT_ALU|Mux32~1_combout\);

-- Location: LCCOMB_X40_Y19_N12
\DUT_ALU|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux32~2_combout\ = (\DUT_ALU|Mux18~2_combout\ & (((\DUT_ALU|Mux32~1_combout\)))) # (!\DUT_ALU|Mux18~2_combout\ & ((\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ & ((\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\) # (\DUT_ALU|Mux32~1_combout\))) # 
-- (!\DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\ & (\DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\ & \DUT_ALU|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Mux18~2_combout\,
	datab => \DUT_ALU_IN1_MUX|OUTPUT[0]~58_combout\,
	datac => \DUT_ALU_IN0_MUX|OUTPUT[0]~94_combout\,
	datad => \DUT_ALU|Mux32~1_combout\,
	combout => \DUT_ALU|Mux32~2_combout\);

-- Location: FF_X40_Y19_N9
\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_ALU|Mux32~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0));

-- Location: FF_X39_Y20_N23
\DUT_IF_DE_REG|IF_DE_PC_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_PC|PC_OUT\(0),
	sload => VCC,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(0));

-- Location: FF_X36_Y21_N23
\DUT_DE_EX_REG|DE_EX_PC_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(0));

-- Location: LCCOMB_X36_Y21_N0
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(0),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder_combout\);

-- Location: FF_X36_Y21_N1
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(0));

-- Location: LCCOMB_X36_Y21_N20
\DUT_JUMP_MUX|OUTPUT[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[0]~0_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0))) # (!\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(0),
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\,
	datac => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(0),
	combout => \DUT_JUMP_MUX|OUTPUT[0]~0_combout\);

-- Location: FF_X36_Y21_N21
\DUT_PC|PC_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[0]~0_combout\,
	ena => \DUT_PC|PC_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(0));

-- Location: LCCOMB_X32_Y18_N16
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder_combout\ = \DUT_IMEM|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(29),
	combout => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder_combout\);

-- Location: FF_X32_Y18_N17
\DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(29));

-- Location: LCCOMB_X32_Y18_N6
\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ = (\Pipeline~input_o\ & ((\DUT_IF_DE_REG|IF_DE_INSTR_OUT\(29)))) # (!\Pipeline~input_o\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(29),
	datad => \DUT_IF_DE_REG|IF_DE_INSTR_OUT\(29),
	combout => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\);

-- Location: LCCOMB_X32_Y18_N14
\DUT_CTRL_UNIT|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_CTRL_UNIT|Equal4~0_combout\ = (!\DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\ & (\DUT_CTRL_UNIT|ALUSrc~0_combout\ & (\DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\ & !\DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4_combout\,
	datab => \DUT_CTRL_UNIT|ALUSrc~0_combout\,
	datac => \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3_combout\,
	datad => \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5_combout\,
	combout => \DUT_CTRL_UNIT|Equal4~0_combout\);

-- Location: LCCOMB_X36_Y21_N18
\branchEnableOutput~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \branchEnableOutput~0_combout\ = (\Pipeline~input_o\) # ((!\DUT_ALU|Equal0~10_combout\) # (!\DUT_CTRL_UNIT|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datac => \DUT_ALU|Equal0~10_combout\,
	combout => \branchEnableOutput~0_combout\);

-- Location: LCCOMB_X39_Y22_N14
\DUT_PC_ADD4|PC_OUT[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[8]~12_combout\ = (\DUT_PC|PC_OUT\(8) & (\DUT_PC_ADD4|PC_OUT[7]~11\ $ (GND))) # (!\DUT_PC|PC_OUT\(8) & (!\DUT_PC_ADD4|PC_OUT[7]~11\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[8]~13\ = CARRY((\DUT_PC|PC_OUT\(8) & !\DUT_PC_ADD4|PC_OUT[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(8),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[7]~11\,
	combout => \DUT_PC_ADD4|PC_OUT[8]~12_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[8]~13\);

-- Location: LCCOMB_X38_Y22_N14
\DUT_BRANCH_ADDER|OUTPUT[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[8]~12_combout\ = ((\DUT_PC_ADD4|PC_OUT[8]~12_combout\ $ (\DUT_SEX|OUTPUT[8]~7_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[7]~11\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[8]~13\ = CARRY((\DUT_PC_ADD4|PC_OUT[8]~12_combout\ & ((\DUT_SEX|OUTPUT[8]~7_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[7]~11\))) # (!\DUT_PC_ADD4|PC_OUT[8]~12_combout\ & (\DUT_SEX|OUTPUT[8]~7_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[8]~12_combout\,
	datab => \DUT_SEX|OUTPUT[8]~7_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[7]~11\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[8]~12_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[8]~13\);

-- Location: LCCOMB_X40_Y22_N24
\DUT_JUMP_MUX|OUTPUT[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[8]~20_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[8]~12_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(8),
	combout => \DUT_JUMP_MUX|OUTPUT[8]~20_combout\);

-- Location: FF_X39_Y22_N15
\DUT_IF_DE_REG|IF_DE_PC_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[8]~12_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(8));

-- Location: FF_X40_Y22_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(8));

-- Location: FF_X40_Y22_N11
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(8));

-- Location: LCCOMB_X40_Y22_N10
\DUT_JUMP_MUX|OUTPUT[8]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[8]~21_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[8]~20_combout\ & (\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(8))) # (!\DUT_JUMP_MUX|OUTPUT[8]~20_combout\ & ((\DUT_PC_ADD4|PC_OUT[8]~12_combout\))))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[8]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[8]~20_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(8),
	datad => \DUT_PC_ADD4|PC_OUT[8]~12_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[8]~21_combout\);

-- Location: LCCOMB_X40_Y22_N28
\DUT_JUMP_MUX|OUTPUT[8]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[8]~22_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[8]~21_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(6),
	datad => \DUT_JUMP_MUX|OUTPUT[8]~21_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[8]~22_combout\);

-- Location: FF_X40_Y22_N29
\DUT_PC|PC_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(8));

-- Location: LCCOMB_X39_Y22_N16
\DUT_PC_ADD4|PC_OUT[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[9]~14_combout\ = (\DUT_PC|PC_OUT\(9) & (!\DUT_PC_ADD4|PC_OUT[8]~13\)) # (!\DUT_PC|PC_OUT\(9) & ((\DUT_PC_ADD4|PC_OUT[8]~13\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[9]~15\ = CARRY((!\DUT_PC_ADD4|PC_OUT[8]~13\) # (!\DUT_PC|PC_OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(9),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[8]~13\,
	combout => \DUT_PC_ADD4|PC_OUT[9]~14_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[9]~15\);

-- Location: FF_X39_Y22_N17
\DUT_IF_DE_REG|IF_DE_PC_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[9]~14_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(9));

-- Location: LCCOMB_X38_Y18_N4
\DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(9),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder_combout\);

-- Location: FF_X38_Y18_N5
\DUT_DE_EX_REG|DE_EX_PC_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(9));

-- Location: FF_X38_Y18_N7
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(9));

-- Location: LCCOMB_X38_Y22_N16
\DUT_BRANCH_ADDER|OUTPUT[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[9]~14_combout\ = (\DUT_SEX|OUTPUT[9]~6_combout\ & ((\DUT_PC_ADD4|PC_OUT[9]~14_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[8]~13\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[9]~14_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[8]~13\)))) # 
-- (!\DUT_SEX|OUTPUT[9]~6_combout\ & ((\DUT_PC_ADD4|PC_OUT[9]~14_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[8]~13\)) # (!\DUT_PC_ADD4|PC_OUT[9]~14_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[8]~13\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[9]~15\ = CARRY((\DUT_SEX|OUTPUT[9]~6_combout\ & (!\DUT_PC_ADD4|PC_OUT[9]~14_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[8]~13\)) # (!\DUT_SEX|OUTPUT[9]~6_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[8]~13\) # 
-- (!\DUT_PC_ADD4|PC_OUT[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[9]~6_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[9]~14_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[8]~13\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[9]~14_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[9]~15\);

-- Location: LCCOMB_X38_Y18_N20
\DUT_JUMP_MUX|OUTPUT[9]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[9]~23_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(9),
	datac => \DUT_BRANCH_ADDER|OUTPUT[9]~14_combout\,
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[9]~23_combout\);

-- Location: LCCOMB_X38_Y18_N6
\DUT_JUMP_MUX|OUTPUT[9]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[9]~24_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[9]~23_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(9)))) # (!\DUT_JUMP_MUX|OUTPUT[9]~23_combout\ & (\DUT_PC_ADD4|PC_OUT[9]~14_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[9]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[9]~14_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(9),
	datad => \DUT_JUMP_MUX|OUTPUT[9]~23_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[9]~24_combout\);

-- Location: LCCOMB_X38_Y18_N28
\DUT_JUMP_MUX|OUTPUT[9]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[9]~25_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[9]~24_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(7),
	datad => \DUT_JUMP_MUX|OUTPUT[9]~24_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[9]~25_combout\);

-- Location: FF_X38_Y18_N29
\DUT_PC|PC_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(9));

-- Location: LCCOMB_X39_Y22_N18
\DUT_PC_ADD4|PC_OUT[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[10]~16_combout\ = (\DUT_PC|PC_OUT\(10) & (\DUT_PC_ADD4|PC_OUT[9]~15\ $ (GND))) # (!\DUT_PC|PC_OUT\(10) & (!\DUT_PC_ADD4|PC_OUT[9]~15\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[10]~17\ = CARRY((\DUT_PC|PC_OUT\(10) & !\DUT_PC_ADD4|PC_OUT[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(10),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[9]~15\,
	combout => \DUT_PC_ADD4|PC_OUT[10]~16_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[10]~17\);

-- Location: FF_X39_Y22_N19
\DUT_IF_DE_REG|IF_DE_PC_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[10]~16_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(10));

-- Location: LCCOMB_X38_Y18_N30
\DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(10),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder_combout\);

-- Location: FF_X38_Y18_N31
\DUT_DE_EX_REG|DE_EX_PC_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(10));

-- Location: FF_X38_Y18_N27
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(10));

-- Location: LCCOMB_X38_Y22_N18
\DUT_BRANCH_ADDER|OUTPUT[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[10]~16_combout\ = ((\DUT_SEX|OUTPUT[10]~5_combout\ $ (\DUT_PC_ADD4|PC_OUT[10]~16_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[9]~15\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[10]~17\ = CARRY((\DUT_SEX|OUTPUT[10]~5_combout\ & ((\DUT_PC_ADD4|PC_OUT[10]~16_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[9]~15\))) # (!\DUT_SEX|OUTPUT[10]~5_combout\ & (\DUT_PC_ADD4|PC_OUT[10]~16_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[10]~5_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[10]~16_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[9]~15\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[10]~16_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[10]~17\);

-- Location: LCCOMB_X38_Y18_N24
\DUT_JUMP_MUX|OUTPUT[10]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[10]~26_combout\ = (\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10)) # ((\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\Pipeline~input_o\ & (((!\DUT_PC|PC_OUT[19]~1_combout\ & \DUT_BRANCH_ADDER|OUTPUT[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(10),
	datac => \DUT_PC|PC_OUT[19]~1_combout\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[10]~16_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[10]~26_combout\);

-- Location: LCCOMB_X38_Y18_N26
\DUT_JUMP_MUX|OUTPUT[10]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[10]~27_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[10]~26_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(10)))) # (!\DUT_JUMP_MUX|OUTPUT[10]~26_combout\ & (\DUT_PC_ADD4|PC_OUT[10]~16_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[10]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[10]~16_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(10),
	datad => \DUT_JUMP_MUX|OUTPUT[10]~26_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[10]~27_combout\);

-- Location: LCCOMB_X38_Y18_N22
\DUT_JUMP_MUX|OUTPUT[10]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[10]~28_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[10]~27_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(8),
	datac => \DUT_JUMP_MUX|OUTPUT[10]~27_combout\,
	datad => \DUT_CTRL_UNIT|Jump~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[10]~28_combout\);

-- Location: FF_X38_Y18_N23
\DUT_PC|PC_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[10]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(10));

-- Location: LCCOMB_X39_Y22_N20
\DUT_PC_ADD4|PC_OUT[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[11]~18_combout\ = (\DUT_PC|PC_OUT\(11) & (!\DUT_PC_ADD4|PC_OUT[10]~17\)) # (!\DUT_PC|PC_OUT\(11) & ((\DUT_PC_ADD4|PC_OUT[10]~17\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[11]~19\ = CARRY((!\DUT_PC_ADD4|PC_OUT[10]~17\) # (!\DUT_PC|PC_OUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(11),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[10]~17\,
	combout => \DUT_PC_ADD4|PC_OUT[11]~18_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[11]~19\);

-- Location: FF_X39_Y22_N21
\DUT_IF_DE_REG|IF_DE_PC_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[11]~18_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(11));

-- Location: FF_X40_Y25_N9
\DUT_DE_EX_REG|DE_EX_PC_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(11));

-- Location: FF_X41_Y23_N27
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(11));

-- Location: LCCOMB_X38_Y22_N20
\DUT_BRANCH_ADDER|OUTPUT[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[11]~18_combout\ = (\DUT_PC_ADD4|PC_OUT[11]~18_combout\ & ((\DUT_SEX|OUTPUT[11]~4_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[10]~17\ & VCC)) # (!\DUT_SEX|OUTPUT[11]~4_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[10]~17\)))) # 
-- (!\DUT_PC_ADD4|PC_OUT[11]~18_combout\ & ((\DUT_SEX|OUTPUT[11]~4_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[10]~17\)) # (!\DUT_SEX|OUTPUT[11]~4_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[10]~17\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[11]~19\ = CARRY((\DUT_PC_ADD4|PC_OUT[11]~18_combout\ & (!\DUT_SEX|OUTPUT[11]~4_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[10]~17\)) # (!\DUT_PC_ADD4|PC_OUT[11]~18_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[10]~17\) # 
-- (!\DUT_SEX|OUTPUT[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[11]~18_combout\,
	datab => \DUT_SEX|OUTPUT[11]~4_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[10]~17\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[11]~18_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[11]~19\);

-- Location: LCCOMB_X41_Y23_N10
\DUT_JUMP_MUX|OUTPUT[11]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[11]~29_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[11]~18_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(11),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[11]~29_combout\);

-- Location: LCCOMB_X41_Y23_N26
\DUT_JUMP_MUX|OUTPUT[11]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[11]~30_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[11]~29_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(11)))) # (!\DUT_JUMP_MUX|OUTPUT[11]~29_combout\ & (\DUT_PC_ADD4|PC_OUT[11]~18_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[11]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[11]~18_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(11),
	datad => \DUT_JUMP_MUX|OUTPUT[11]~29_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[11]~30_combout\);

-- Location: LCCOMB_X41_Y23_N8
\DUT_JUMP_MUX|OUTPUT[11]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[11]~31_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[11]~30_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[11]~30_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(9),
	combout => \DUT_JUMP_MUX|OUTPUT[11]~31_combout\);

-- Location: FF_X41_Y23_N9
\DUT_PC|PC_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(11));

-- Location: LCCOMB_X39_Y22_N22
\DUT_PC_ADD4|PC_OUT[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[12]~20_combout\ = (\DUT_PC|PC_OUT\(12) & (\DUT_PC_ADD4|PC_OUT[11]~19\ $ (GND))) # (!\DUT_PC|PC_OUT\(12) & (!\DUT_PC_ADD4|PC_OUT[11]~19\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[12]~21\ = CARRY((\DUT_PC|PC_OUT\(12) & !\DUT_PC_ADD4|PC_OUT[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(12),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[11]~19\,
	combout => \DUT_PC_ADD4|PC_OUT[12]~20_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[12]~21\);

-- Location: FF_X39_Y22_N23
\DUT_IF_DE_REG|IF_DE_PC_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[12]~20_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(12));

-- Location: LCCOMB_X40_Y21_N14
\DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(12),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder_combout\);

-- Location: FF_X40_Y21_N15
\DUT_DE_EX_REG|DE_EX_PC_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(12));

-- Location: FF_X40_Y21_N29
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(12));

-- Location: LCCOMB_X38_Y22_N22
\DUT_BRANCH_ADDER|OUTPUT[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[12]~20_combout\ = ((\DUT_SEX|OUTPUT[12]~3_combout\ $ (\DUT_PC_ADD4|PC_OUT[12]~20_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[11]~19\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[12]~21\ = CARRY((\DUT_SEX|OUTPUT[12]~3_combout\ & ((\DUT_PC_ADD4|PC_OUT[12]~20_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[11]~19\))) # (!\DUT_SEX|OUTPUT[12]~3_combout\ & (\DUT_PC_ADD4|PC_OUT[12]~20_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[12]~3_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[12]~20_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[11]~19\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[12]~20_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[12]~21\);

-- Location: LCCOMB_X40_Y21_N12
\DUT_JUMP_MUX|OUTPUT[12]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[12]~32_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[12]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(12),
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[12]~20_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[12]~32_combout\);

-- Location: LCCOMB_X40_Y21_N28
\DUT_JUMP_MUX|OUTPUT[12]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[12]~33_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[12]~32_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(12)))) # (!\DUT_JUMP_MUX|OUTPUT[12]~32_combout\ & (\DUT_PC_ADD4|PC_OUT[12]~20_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[12]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[12]~20_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(12),
	datad => \DUT_JUMP_MUX|OUTPUT[12]~32_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[12]~33_combout\);

-- Location: LCCOMB_X40_Y21_N30
\DUT_JUMP_MUX|OUTPUT[12]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[12]~34_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[12]~33_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(10),
	datad => \DUT_JUMP_MUX|OUTPUT[12]~33_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[12]~34_combout\);

-- Location: FF_X40_Y21_N31
\DUT_PC|PC_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[12]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(12));

-- Location: LCCOMB_X39_Y22_N24
\DUT_PC_ADD4|PC_OUT[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[13]~22_combout\ = (\DUT_PC|PC_OUT\(13) & (!\DUT_PC_ADD4|PC_OUT[12]~21\)) # (!\DUT_PC|PC_OUT\(13) & ((\DUT_PC_ADD4|PC_OUT[12]~21\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[13]~23\ = CARRY((!\DUT_PC_ADD4|PC_OUT[12]~21\) # (!\DUT_PC|PC_OUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(13),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[12]~21\,
	combout => \DUT_PC_ADD4|PC_OUT[13]~22_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[13]~23\);

-- Location: FF_X39_Y22_N25
\DUT_IF_DE_REG|IF_DE_PC_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[13]~22_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(13));

-- Location: LCCOMB_X38_Y18_N0
\DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(13),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder_combout\);

-- Location: FF_X38_Y18_N1
\DUT_DE_EX_REG|DE_EX_PC_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(13));

-- Location: FF_X39_Y20_N13
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(13));

-- Location: LCCOMB_X38_Y22_N24
\DUT_BRANCH_ADDER|OUTPUT[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[13]~22_combout\ = (\DUT_SEX|OUTPUT[13]~2_combout\ & ((\DUT_PC_ADD4|PC_OUT[13]~22_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[12]~21\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[13]~22_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[12]~21\)))) # 
-- (!\DUT_SEX|OUTPUT[13]~2_combout\ & ((\DUT_PC_ADD4|PC_OUT[13]~22_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[12]~21\)) # (!\DUT_PC_ADD4|PC_OUT[13]~22_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[12]~21\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[13]~23\ = CARRY((\DUT_SEX|OUTPUT[13]~2_combout\ & (!\DUT_PC_ADD4|PC_OUT[13]~22_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[12]~21\)) # (!\DUT_SEX|OUTPUT[13]~2_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[12]~21\) # 
-- (!\DUT_PC_ADD4|PC_OUT[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[13]~2_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[13]~22_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[12]~21\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[13]~22_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[13]~23\);

-- Location: LCCOMB_X39_Y20_N10
\DUT_JUMP_MUX|OUTPUT[13]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[13]~35_combout\ = (\Pipeline~input_o\ & (((\DUT_PC|PC_OUT[19]~1_combout\) # (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13))))) # (!\Pipeline~input_o\ & (\DUT_BRANCH_ADDER|OUTPUT[13]~22_combout\ & (!\DUT_PC|PC_OUT[19]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[13]~22_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_PC|PC_OUT[19]~1_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(13),
	combout => \DUT_JUMP_MUX|OUTPUT[13]~35_combout\);

-- Location: LCCOMB_X39_Y20_N12
\DUT_JUMP_MUX|OUTPUT[13]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[13]~36_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[13]~35_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(13)))) # (!\DUT_JUMP_MUX|OUTPUT[13]~35_combout\ & (\DUT_PC_ADD4|PC_OUT[13]~22_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[13]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[13]~22_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(13),
	datad => \DUT_JUMP_MUX|OUTPUT[13]~35_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[13]~36_combout\);

-- Location: LCCOMB_X39_Y20_N26
\DUT_JUMP_MUX|OUTPUT[13]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[13]~37_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[13]~36_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(11),
	datad => \DUT_JUMP_MUX|OUTPUT[13]~36_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[13]~37_combout\);

-- Location: FF_X39_Y20_N27
\DUT_PC|PC_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[13]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(13));

-- Location: LCCOMB_X39_Y22_N26
\DUT_PC_ADD4|PC_OUT[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[14]~24_combout\ = (\DUT_PC|PC_OUT\(14) & (\DUT_PC_ADD4|PC_OUT[13]~23\ $ (GND))) # (!\DUT_PC|PC_OUT\(14) & (!\DUT_PC_ADD4|PC_OUT[13]~23\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[14]~25\ = CARRY((\DUT_PC|PC_OUT\(14) & !\DUT_PC_ADD4|PC_OUT[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(14),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[13]~23\,
	combout => \DUT_PC_ADD4|PC_OUT[14]~24_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[14]~25\);

-- Location: LCCOMB_X38_Y22_N26
\DUT_BRANCH_ADDER|OUTPUT[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[14]~24_combout\ = ((\DUT_SEX|OUTPUT[14]~1_combout\ $ (\DUT_PC_ADD4|PC_OUT[14]~24_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[13]~23\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[14]~25\ = CARRY((\DUT_SEX|OUTPUT[14]~1_combout\ & ((\DUT_PC_ADD4|PC_OUT[14]~24_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[13]~23\))) # (!\DUT_SEX|OUTPUT[14]~1_combout\ & (\DUT_PC_ADD4|PC_OUT[14]~24_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[14]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[14]~24_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[13]~23\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[14]~24_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[14]~25\);

-- Location: LCCOMB_X37_Y22_N22
\DUT_JUMP_MUX|OUTPUT[14]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[14]~38_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (\Pipeline~input_o\)) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[14]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(14),
	datad => \DUT_BRANCH_ADDER|OUTPUT[14]~24_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[14]~38_combout\);

-- Location: FF_X39_Y22_N27
\DUT_IF_DE_REG|IF_DE_PC_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[14]~24_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(14));

-- Location: LCCOMB_X37_Y22_N26
\DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(14),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder_combout\);

-- Location: FF_X37_Y22_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(14));

-- Location: FF_X37_Y22_N9
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(14));

-- Location: LCCOMB_X37_Y22_N8
\DUT_JUMP_MUX|OUTPUT[14]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[14]~39_combout\ = (\DUT_JUMP_MUX|OUTPUT[14]~38_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(14)) # (!\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[14]~38_combout\ & (\DUT_PC_ADD4|PC_OUT[14]~24_combout\ & 
-- ((\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[14]~38_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[14]~24_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(14),
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[14]~39_combout\);

-- Location: LCCOMB_X37_Y22_N0
\DUT_JUMP_MUX|OUTPUT[14]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[14]~40_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[14]~39_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_JUMP_MUX|OUTPUT[14]~39_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(12),
	datad => \DUT_CTRL_UNIT|Jump~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[14]~40_combout\);

-- Location: FF_X37_Y22_N1
\DUT_PC|PC_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[14]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(14));

-- Location: LCCOMB_X39_Y22_N28
\DUT_PC_ADD4|PC_OUT[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[15]~26_combout\ = (\DUT_PC|PC_OUT\(15) & (!\DUT_PC_ADD4|PC_OUT[14]~25\)) # (!\DUT_PC|PC_OUT\(15) & ((\DUT_PC_ADD4|PC_OUT[14]~25\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[15]~27\ = CARRY((!\DUT_PC_ADD4|PC_OUT[14]~25\) # (!\DUT_PC|PC_OUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(15),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[14]~25\,
	combout => \DUT_PC_ADD4|PC_OUT[15]~26_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[15]~27\);

-- Location: LCCOMB_X38_Y22_N28
\DUT_BRANCH_ADDER|OUTPUT[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[15]~26_combout\ = (\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[14]~25\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[14]~25\)))) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[14]~25\)) # (!\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[14]~25\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[15]~27\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[14]~25\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[14]~25\) # 
-- (!\DUT_PC_ADD4|PC_OUT[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[15]~26_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[14]~25\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[15]~26_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[15]~27\);

-- Location: LCCOMB_X39_Y23_N20
\DUT_JUMP_MUX|OUTPUT[15]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[15]~41_combout\ = (\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15)) # ((\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\Pipeline~input_o\ & (((\DUT_BRANCH_ADDER|OUTPUT[15]~26_combout\ & !\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(15),
	datab => \Pipeline~input_o\,
	datac => \DUT_BRANCH_ADDER|OUTPUT[15]~26_combout\,
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[15]~41_combout\);

-- Location: FF_X39_Y22_N29
\DUT_IF_DE_REG|IF_DE_PC_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[15]~26_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(15));

-- Location: FF_X39_Y23_N5
\DUT_DE_EX_REG|DE_EX_PC_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(15));

-- Location: FF_X39_Y23_N1
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(15));

-- Location: LCCOMB_X39_Y23_N0
\DUT_JUMP_MUX|OUTPUT[15]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[15]~42_combout\ = (\DUT_JUMP_MUX|OUTPUT[15]~41_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(15)) # (!\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[15]~41_combout\ & (\DUT_PC_ADD4|PC_OUT[15]~26_combout\ & 
-- ((\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[15]~26_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[15]~41_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(15),
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[15]~42_combout\);

-- Location: LCCOMB_X39_Y23_N14
\DUT_JUMP_MUX|OUTPUT[15]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[15]~43_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[15]~42_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(13),
	datac => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[15]~42_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[15]~43_combout\);

-- Location: FF_X39_Y23_N15
\DUT_PC|PC_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(15));

-- Location: LCCOMB_X39_Y22_N30
\DUT_PC_ADD4|PC_OUT[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[16]~28_combout\ = (\DUT_PC|PC_OUT\(16) & (\DUT_PC_ADD4|PC_OUT[15]~27\ $ (GND))) # (!\DUT_PC|PC_OUT\(16) & (!\DUT_PC_ADD4|PC_OUT[15]~27\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[16]~29\ = CARRY((\DUT_PC|PC_OUT\(16) & !\DUT_PC_ADD4|PC_OUT[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(16),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[15]~27\,
	combout => \DUT_PC_ADD4|PC_OUT[16]~28_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[16]~29\);

-- Location: FF_X39_Y22_N31
\DUT_IF_DE_REG|IF_DE_PC_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[16]~28_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(16));

-- Location: FF_X38_Y23_N1
\DUT_DE_EX_REG|DE_EX_PC_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(16));

-- Location: FF_X41_Y24_N27
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(16));

-- Location: LCCOMB_X38_Y22_N30
\DUT_BRANCH_ADDER|OUTPUT[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[16]~28_combout\ = ((\DUT_PC_ADD4|PC_OUT[16]~28_combout\ $ (\DUT_SEX|OUTPUT[31]~0_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[15]~27\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[16]~29\ = CARRY((\DUT_PC_ADD4|PC_OUT[16]~28_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[15]~27\))) # (!\DUT_PC_ADD4|PC_OUT[16]~28_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[16]~28_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[15]~27\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[16]~28_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[16]~29\);

-- Location: LCCOMB_X41_Y24_N28
\DUT_JUMP_MUX|OUTPUT[16]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[16]~44_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[16]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(16),
	datac => \DUT_BRANCH_ADDER|OUTPUT[16]~28_combout\,
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[16]~44_combout\);

-- Location: LCCOMB_X41_Y24_N26
\DUT_JUMP_MUX|OUTPUT[16]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[16]~45_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[16]~44_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(16)))) # (!\DUT_JUMP_MUX|OUTPUT[16]~44_combout\ & (\DUT_PC_ADD4|PC_OUT[16]~28_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[16]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[16]~28_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(16),
	datad => \DUT_JUMP_MUX|OUTPUT[16]~44_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[16]~45_combout\);

-- Location: LCCOMB_X41_Y24_N12
\DUT_JUMP_MUX|OUTPUT[16]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[16]~46_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[16]~45_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_JUMP_MUX|OUTPUT[16]~45_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(14),
	combout => \DUT_JUMP_MUX|OUTPUT[16]~46_combout\);

-- Location: FF_X41_Y24_N13
\DUT_PC|PC_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[16]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(16));

-- Location: LCCOMB_X39_Y21_N0
\DUT_PC_ADD4|PC_OUT[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[17]~30_combout\ = (\DUT_PC|PC_OUT\(17) & (!\DUT_PC_ADD4|PC_OUT[16]~29\)) # (!\DUT_PC|PC_OUT\(17) & ((\DUT_PC_ADD4|PC_OUT[16]~29\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[17]~31\ = CARRY((!\DUT_PC_ADD4|PC_OUT[16]~29\) # (!\DUT_PC|PC_OUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(17),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[16]~29\,
	combout => \DUT_PC_ADD4|PC_OUT[17]~30_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[17]~31\);

-- Location: LCCOMB_X38_Y21_N0
\DUT_BRANCH_ADDER|OUTPUT[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[17]~30_combout\ = (\DUT_PC_ADD4|PC_OUT[17]~30_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[16]~29\ & VCC)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[16]~29\)))) # 
-- (!\DUT_PC_ADD4|PC_OUT[17]~30_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[16]~29\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[16]~29\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[17]~31\ = CARRY((\DUT_PC_ADD4|PC_OUT[17]~30_combout\ & (!\DUT_SEX|OUTPUT[31]~0_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[16]~29\)) # (!\DUT_PC_ADD4|PC_OUT[17]~30_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[16]~29\) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[17]~30_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[16]~29\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[17]~30_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[17]~31\);

-- Location: LCCOMB_X41_Y24_N8
\DUT_JUMP_MUX|OUTPUT[17]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[17]~47_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[17]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[17]~30_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(17),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[17]~47_combout\);

-- Location: LCCOMB_X39_Y21_N30
\DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder_combout\ = \DUT_PC_ADD4|PC_OUT[17]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_PC_ADD4|PC_OUT[17]~30_combout\,
	combout => \DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder_combout\);

-- Location: FF_X39_Y21_N31
\DUT_IF_DE_REG|IF_DE_PC_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(17));

-- Location: FF_X41_Y24_N23
\DUT_DE_EX_REG|DE_EX_PC_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(17));

-- Location: FF_X41_Y24_N21
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(17));

-- Location: LCCOMB_X41_Y24_N20
\DUT_JUMP_MUX|OUTPUT[17]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[17]~48_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[17]~47_combout\ & (\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(17))) # (!\DUT_JUMP_MUX|OUTPUT[17]~47_combout\ & ((\DUT_PC_ADD4|PC_OUT[17]~30_combout\))))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[17]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[17]~47_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(17),
	datad => \DUT_PC_ADD4|PC_OUT[17]~30_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[17]~48_combout\);

-- Location: LCCOMB_X41_Y24_N2
\DUT_JUMP_MUX|OUTPUT[17]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[17]~49_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[17]~48_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_JUMP_MUX|OUTPUT[17]~48_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(15),
	combout => \DUT_JUMP_MUX|OUTPUT[17]~49_combout\);

-- Location: FF_X41_Y24_N3
\DUT_PC|PC_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(17));

-- Location: LCCOMB_X39_Y21_N2
\DUT_PC_ADD4|PC_OUT[18]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[18]~32_combout\ = (\DUT_PC|PC_OUT\(18) & (\DUT_PC_ADD4|PC_OUT[17]~31\ $ (GND))) # (!\DUT_PC|PC_OUT\(18) & (!\DUT_PC_ADD4|PC_OUT[17]~31\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[18]~33\ = CARRY((\DUT_PC|PC_OUT\(18) & !\DUT_PC_ADD4|PC_OUT[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(18),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[17]~31\,
	combout => \DUT_PC_ADD4|PC_OUT[18]~32_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[18]~33\);

-- Location: FF_X39_Y21_N3
\DUT_IF_DE_REG|IF_DE_PC_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[18]~32_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(18));

-- Location: FF_X37_Y21_N9
\DUT_DE_EX_REG|DE_EX_PC_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(18));

-- Location: FF_X37_Y21_N3
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(18));

-- Location: LCCOMB_X38_Y21_N2
\DUT_BRANCH_ADDER|OUTPUT[18]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[18]~32_combout\ = ((\DUT_PC_ADD4|PC_OUT[18]~32_combout\ $ (\DUT_SEX|OUTPUT[31]~0_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[17]~31\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[18]~33\ = CARRY((\DUT_PC_ADD4|PC_OUT[18]~32_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[17]~31\))) # (!\DUT_PC_ADD4|PC_OUT[18]~32_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[18]~32_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[17]~31\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[18]~32_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[18]~33\);

-- Location: LCCOMB_X37_Y21_N0
\DUT_JUMP_MUX|OUTPUT[18]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[18]~50_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[18]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(18),
	datac => \Pipeline~input_o\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[18]~32_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[18]~50_combout\);

-- Location: LCCOMB_X37_Y21_N2
\DUT_JUMP_MUX|OUTPUT[18]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[18]~51_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[18]~50_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(18)))) # (!\DUT_JUMP_MUX|OUTPUT[18]~50_combout\ & (\DUT_PC_ADD4|PC_OUT[18]~32_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[18]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[18]~32_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(18),
	datad => \DUT_JUMP_MUX|OUTPUT[18]~50_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[18]~51_combout\);

-- Location: LCCOMB_X37_Y21_N28
\DUT_JUMP_MUX|OUTPUT[18]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[18]~52_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[18]~51_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(16),
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[18]~51_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[18]~52_combout\);

-- Location: FF_X37_Y21_N29
\DUT_PC|PC_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[18]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(18));

-- Location: LCCOMB_X39_Y21_N4
\DUT_PC_ADD4|PC_OUT[19]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[19]~34_combout\ = (\DUT_PC|PC_OUT\(19) & (!\DUT_PC_ADD4|PC_OUT[18]~33\)) # (!\DUT_PC|PC_OUT\(19) & ((\DUT_PC_ADD4|PC_OUT[18]~33\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[19]~35\ = CARRY((!\DUT_PC_ADD4|PC_OUT[18]~33\) # (!\DUT_PC|PC_OUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(19),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[18]~33\,
	combout => \DUT_PC_ADD4|PC_OUT[19]~34_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[19]~35\);

-- Location: LCCOMB_X38_Y21_N4
\DUT_BRANCH_ADDER|OUTPUT[19]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[19]~34_combout\ = (\DUT_PC_ADD4|PC_OUT[19]~34_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[18]~33\ & VCC)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[18]~33\)))) # 
-- (!\DUT_PC_ADD4|PC_OUT[19]~34_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[18]~33\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[18]~33\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[19]~35\ = CARRY((\DUT_PC_ADD4|PC_OUT[19]~34_combout\ & (!\DUT_SEX|OUTPUT[31]~0_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[18]~33\)) # (!\DUT_PC_ADD4|PC_OUT[19]~34_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[18]~33\) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[19]~34_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[18]~33\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[19]~34_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[19]~35\);

-- Location: LCCOMB_X42_Y24_N30
\DUT_JUMP_MUX|OUTPUT[19]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[19]~53_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[19]~34_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(19),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[19]~53_combout\);

-- Location: FF_X39_Y21_N5
\DUT_IF_DE_REG|IF_DE_PC_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[19]~34_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(19));

-- Location: FF_X42_Y24_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(19));

-- Location: FF_X42_Y24_N17
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(19));

-- Location: LCCOMB_X42_Y24_N16
\DUT_JUMP_MUX|OUTPUT[19]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[19]~54_combout\ = (\DUT_JUMP_MUX|OUTPUT[19]~53_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(19))) # (!\DUT_PC|PC_OUT[19]~1_combout\))) # (!\DUT_JUMP_MUX|OUTPUT[19]~53_combout\ & (\DUT_PC|PC_OUT[19]~1_combout\ & 
-- ((\DUT_PC_ADD4|PC_OUT[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[19]~53_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(19),
	datad => \DUT_PC_ADD4|PC_OUT[19]~34_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[19]~54_combout\);

-- Location: LCCOMB_X42_Y24_N28
\DUT_JUMP_MUX|OUTPUT[19]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[19]~55_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_JUMP_MUX|OUTPUT[19]~54_combout\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_IMEM|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datab => \DUT_JUMP_MUX|OUTPUT[19]~54_combout\,
	datad => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DUT_JUMP_MUX|OUTPUT[19]~55_combout\);

-- Location: FF_X42_Y24_N29
\DUT_PC|PC_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[19]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(19));

-- Location: LCCOMB_X39_Y21_N6
\DUT_PC_ADD4|PC_OUT[20]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[20]~36_combout\ = (\DUT_PC|PC_OUT\(20) & (\DUT_PC_ADD4|PC_OUT[19]~35\ $ (GND))) # (!\DUT_PC|PC_OUT\(20) & (!\DUT_PC_ADD4|PC_OUT[19]~35\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[20]~37\ = CARRY((\DUT_PC|PC_OUT\(20) & !\DUT_PC_ADD4|PC_OUT[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(20),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[19]~35\,
	combout => \DUT_PC_ADD4|PC_OUT[20]~36_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[20]~37\);

-- Location: FF_X39_Y21_N7
\DUT_IF_DE_REG|IF_DE_PC_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[20]~36_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(20));

-- Location: FF_X37_Y22_N5
\DUT_DE_EX_REG|DE_EX_PC_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(20));

-- Location: FF_X37_Y22_N29
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(20));

-- Location: LCCOMB_X38_Y21_N6
\DUT_BRANCH_ADDER|OUTPUT[20]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[20]~36_combout\ = ((\DUT_SEX|OUTPUT[31]~0_combout\ $ (\DUT_PC_ADD4|PC_OUT[20]~36_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[19]~35\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[20]~37\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[20]~36_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[19]~35\))) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_PC_ADD4|PC_OUT[20]~36_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[20]~36_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[19]~35\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[20]~36_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[20]~37\);

-- Location: LCCOMB_X37_Y22_N10
\DUT_JUMP_MUX|OUTPUT[20]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[20]~56_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (\Pipeline~input_o\)) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[20]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_BRANCH_ADDER|OUTPUT[20]~36_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(20),
	combout => \DUT_JUMP_MUX|OUTPUT[20]~56_combout\);

-- Location: LCCOMB_X37_Y22_N28
\DUT_JUMP_MUX|OUTPUT[20]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[20]~57_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[20]~56_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(20)))) # (!\DUT_JUMP_MUX|OUTPUT[20]~56_combout\ & (\DUT_PC_ADD4|PC_OUT[20]~36_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[20]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[20]~36_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(20),
	datad => \DUT_JUMP_MUX|OUTPUT[20]~56_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[20]~57_combout\);

-- Location: LCCOMB_X37_Y22_N18
\DUT_JUMP_MUX|OUTPUT[20]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[20]~58_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[20]~57_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(18),
	datad => \DUT_JUMP_MUX|OUTPUT[20]~57_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[20]~58_combout\);

-- Location: FF_X37_Y22_N19
\DUT_PC|PC_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[20]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(20));

-- Location: LCCOMB_X39_Y21_N8
\DUT_PC_ADD4|PC_OUT[21]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[21]~38_combout\ = (\DUT_PC|PC_OUT\(21) & (!\DUT_PC_ADD4|PC_OUT[20]~37\)) # (!\DUT_PC|PC_OUT\(21) & ((\DUT_PC_ADD4|PC_OUT[20]~37\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[21]~39\ = CARRY((!\DUT_PC_ADD4|PC_OUT[20]~37\) # (!\DUT_PC|PC_OUT\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(21),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[20]~37\,
	combout => \DUT_PC_ADD4|PC_OUT[21]~38_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[21]~39\);

-- Location: FF_X39_Y21_N9
\DUT_IF_DE_REG|IF_DE_PC_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[21]~38_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(21));

-- Location: LCCOMB_X37_Y22_N30
\DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(21),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder_combout\);

-- Location: FF_X37_Y22_N31
\DUT_DE_EX_REG|DE_EX_PC_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(21));

-- Location: FF_X37_Y22_N25
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(21));

-- Location: LCCOMB_X38_Y21_N8
\DUT_BRANCH_ADDER|OUTPUT[21]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[21]~38_combout\ = (\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[21]~38_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[20]~37\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[21]~38_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[20]~37\)))) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[21]~38_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[20]~37\)) # (!\DUT_PC_ADD4|PC_OUT[21]~38_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[20]~37\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[21]~39\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_PC_ADD4|PC_OUT[21]~38_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[20]~37\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[20]~37\) # 
-- (!\DUT_PC_ADD4|PC_OUT[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[21]~38_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[20]~37\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[21]~38_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[21]~39\);

-- Location: LCCOMB_X37_Y22_N6
\DUT_JUMP_MUX|OUTPUT[21]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[21]~59_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[21]~38_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(21),
	combout => \DUT_JUMP_MUX|OUTPUT[21]~59_combout\);

-- Location: LCCOMB_X37_Y22_N24
\DUT_JUMP_MUX|OUTPUT[21]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[21]~60_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[21]~59_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(21)))) # (!\DUT_JUMP_MUX|OUTPUT[21]~59_combout\ & (\DUT_PC_ADD4|PC_OUT[21]~38_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[21]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[21]~38_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(21),
	datad => \DUT_JUMP_MUX|OUTPUT[21]~59_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[21]~60_combout\);

-- Location: LCCOMB_X37_Y22_N20
\DUT_JUMP_MUX|OUTPUT[21]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[21]~61_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[21]~60_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(19),
	datad => \DUT_JUMP_MUX|OUTPUT[21]~60_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[21]~61_combout\);

-- Location: FF_X37_Y22_N21
\DUT_PC|PC_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[21]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(21));

-- Location: LCCOMB_X39_Y21_N10
\DUT_PC_ADD4|PC_OUT[22]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[22]~40_combout\ = (\DUT_PC|PC_OUT\(22) & (\DUT_PC_ADD4|PC_OUT[21]~39\ $ (GND))) # (!\DUT_PC|PC_OUT\(22) & (!\DUT_PC_ADD4|PC_OUT[21]~39\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[22]~41\ = CARRY((\DUT_PC|PC_OUT\(22) & !\DUT_PC_ADD4|PC_OUT[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(22),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[21]~39\,
	combout => \DUT_PC_ADD4|PC_OUT[22]~40_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[22]~41\);

-- Location: FF_X39_Y21_N11
\DUT_IF_DE_REG|IF_DE_PC_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[22]~40_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(22));

-- Location: LCCOMB_X37_Y21_N26
\DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(22),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder_combout\);

-- Location: FF_X37_Y21_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(22));

-- Location: FF_X37_Y21_N7
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(22));

-- Location: LCCOMB_X38_Y21_N10
\DUT_BRANCH_ADDER|OUTPUT[22]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[22]~40_combout\ = ((\DUT_SEX|OUTPUT[31]~0_combout\ $ (\DUT_PC_ADD4|PC_OUT[22]~40_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[21]~39\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[22]~41\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[22]~40_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[21]~39\))) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_PC_ADD4|PC_OUT[22]~40_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[22]~40_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[21]~39\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[22]~40_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[22]~41\);

-- Location: LCCOMB_X37_Y21_N20
\DUT_JUMP_MUX|OUTPUT[22]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[22]~62_combout\ = (\Pipeline~input_o\ & (((\DUT_PC|PC_OUT[19]~1_combout\) # (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22))))) # (!\Pipeline~input_o\ & (\DUT_BRANCH_ADDER|OUTPUT[22]~40_combout\ & (!\DUT_PC|PC_OUT[19]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[22]~40_combout\,
	datac => \DUT_PC|PC_OUT[19]~1_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(22),
	combout => \DUT_JUMP_MUX|OUTPUT[22]~62_combout\);

-- Location: LCCOMB_X37_Y21_N6
\DUT_JUMP_MUX|OUTPUT[22]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[22]~63_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[22]~62_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(22)))) # (!\DUT_JUMP_MUX|OUTPUT[22]~62_combout\ & (\DUT_PC_ADD4|PC_OUT[22]~40_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[22]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[22]~40_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(22),
	datad => \DUT_JUMP_MUX|OUTPUT[22]~62_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[22]~63_combout\);

-- Location: LCCOMB_X37_Y21_N22
\DUT_JUMP_MUX|OUTPUT[22]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[22]~64_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[22]~63_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(20),
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[22]~63_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[22]~64_combout\);

-- Location: FF_X37_Y21_N23
\DUT_PC|PC_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[22]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(22));

-- Location: LCCOMB_X39_Y21_N12
\DUT_PC_ADD4|PC_OUT[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[23]~42_combout\ = (\DUT_PC|PC_OUT\(23) & (!\DUT_PC_ADD4|PC_OUT[22]~41\)) # (!\DUT_PC|PC_OUT\(23) & ((\DUT_PC_ADD4|PC_OUT[22]~41\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[23]~43\ = CARRY((!\DUT_PC_ADD4|PC_OUT[22]~41\) # (!\DUT_PC|PC_OUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(23),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[22]~41\,
	combout => \DUT_PC_ADD4|PC_OUT[23]~42_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[23]~43\);

-- Location: FF_X39_Y21_N13
\DUT_IF_DE_REG|IF_DE_PC_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[23]~42_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(23));

-- Location: FF_X40_Y20_N13
\DUT_DE_EX_REG|DE_EX_PC_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(23));

-- Location: FF_X39_Y24_N21
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(23));

-- Location: LCCOMB_X38_Y21_N12
\DUT_BRANCH_ADDER|OUTPUT[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[23]~42_combout\ = (\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[23]~42_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[22]~41\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[23]~42_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[22]~41\)))) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[23]~42_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[22]~41\)) # (!\DUT_PC_ADD4|PC_OUT[23]~42_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[22]~41\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[23]~43\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_PC_ADD4|PC_OUT[23]~42_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[22]~41\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[22]~41\) # 
-- (!\DUT_PC_ADD4|PC_OUT[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[23]~42_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[22]~41\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[23]~42_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[23]~43\);

-- Location: LCCOMB_X39_Y24_N4
\DUT_JUMP_MUX|OUTPUT[23]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[23]~65_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[23]~42_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(23),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[23]~65_combout\);

-- Location: LCCOMB_X39_Y24_N20
\DUT_JUMP_MUX|OUTPUT[23]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[23]~66_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[23]~65_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(23)))) # (!\DUT_JUMP_MUX|OUTPUT[23]~65_combout\ & (\DUT_PC_ADD4|PC_OUT[23]~42_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[23]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[23]~42_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(23),
	datad => \DUT_JUMP_MUX|OUTPUT[23]~65_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[23]~66_combout\);

-- Location: LCCOMB_X39_Y24_N12
\DUT_JUMP_MUX|OUTPUT[23]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[23]~67_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[23]~66_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(21),
	datad => \DUT_JUMP_MUX|OUTPUT[23]~66_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[23]~67_combout\);

-- Location: FF_X39_Y24_N13
\DUT_PC|PC_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[23]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(23));

-- Location: LCCOMB_X39_Y21_N14
\DUT_PC_ADD4|PC_OUT[24]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[24]~44_combout\ = (\DUT_PC|PC_OUT\(24) & (\DUT_PC_ADD4|PC_OUT[23]~43\ $ (GND))) # (!\DUT_PC|PC_OUT\(24) & (!\DUT_PC_ADD4|PC_OUT[23]~43\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[24]~45\ = CARRY((\DUT_PC|PC_OUT\(24) & !\DUT_PC_ADD4|PC_OUT[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(24),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[23]~43\,
	combout => \DUT_PC_ADD4|PC_OUT[24]~44_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[24]~45\);

-- Location: LCCOMB_X38_Y21_N14
\DUT_BRANCH_ADDER|OUTPUT[24]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[24]~44_combout\ = ((\DUT_PC_ADD4|PC_OUT[24]~44_combout\ $ (\DUT_SEX|OUTPUT[31]~0_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[23]~43\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[24]~45\ = CARRY((\DUT_PC_ADD4|PC_OUT[24]~44_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[23]~43\))) # (!\DUT_PC_ADD4|PC_OUT[24]~44_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[24]~44_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[23]~43\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[24]~44_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[24]~45\);

-- Location: LCCOMB_X46_Y21_N18
\DUT_JUMP_MUX|OUTPUT[24]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[24]~68_combout\ = (\Pipeline~input_o\ & ((\DUT_PC|PC_OUT[19]~1_combout\) # ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24))))) # (!\Pipeline~input_o\ & (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(24),
	datad => \DUT_BRANCH_ADDER|OUTPUT[24]~44_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[24]~68_combout\);

-- Location: FF_X39_Y21_N15
\DUT_IF_DE_REG|IF_DE_PC_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[24]~44_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(24));

-- Location: LCCOMB_X46_Y21_N14
\DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(24),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder_combout\);

-- Location: FF_X46_Y21_N15
\DUT_DE_EX_REG|DE_EX_PC_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(24));

-- Location: FF_X46_Y21_N21
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(24));

-- Location: LCCOMB_X46_Y21_N20
\DUT_JUMP_MUX|OUTPUT[24]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[24]~69_combout\ = (\DUT_JUMP_MUX|OUTPUT[24]~68_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(24)) # (!\DUT_PC|PC_OUT[19]~1_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[24]~68_combout\ & (\DUT_PC_ADD4|PC_OUT[24]~44_combout\ & 
-- ((\DUT_PC|PC_OUT[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[24]~68_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[24]~44_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(24),
	datad => \DUT_PC|PC_OUT[19]~1_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[24]~69_combout\);

-- Location: LCCOMB_X46_Y21_N6
\DUT_JUMP_MUX|OUTPUT[24]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[24]~70_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[24]~69_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(22),
	datad => \DUT_JUMP_MUX|OUTPUT[24]~69_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[24]~70_combout\);

-- Location: FF_X46_Y21_N7
\DUT_PC|PC_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[24]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(24));

-- Location: LCCOMB_X39_Y21_N16
\DUT_PC_ADD4|PC_OUT[25]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[25]~46_combout\ = (\DUT_PC|PC_OUT\(25) & (!\DUT_PC_ADD4|PC_OUT[24]~45\)) # (!\DUT_PC|PC_OUT\(25) & ((\DUT_PC_ADD4|PC_OUT[24]~45\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[25]~47\ = CARRY((!\DUT_PC_ADD4|PC_OUT[24]~45\) # (!\DUT_PC|PC_OUT\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(25),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[24]~45\,
	combout => \DUT_PC_ADD4|PC_OUT[25]~46_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[25]~47\);

-- Location: FF_X39_Y21_N17
\DUT_IF_DE_REG|IF_DE_PC_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[25]~46_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(25));

-- Location: LCCOMB_X39_Y20_N4
\DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(25),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder_combout\);

-- Location: FF_X39_Y20_N5
\DUT_DE_EX_REG|DE_EX_PC_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(25));

-- Location: FF_X39_Y20_N25
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(25));

-- Location: LCCOMB_X38_Y21_N16
\DUT_BRANCH_ADDER|OUTPUT[25]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[25]~46_combout\ = (\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[25]~46_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[24]~45\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[25]~46_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[24]~45\)))) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[25]~46_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[24]~45\)) # (!\DUT_PC_ADD4|PC_OUT[25]~46_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[24]~45\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[25]~47\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_PC_ADD4|PC_OUT[25]~46_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[24]~45\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[24]~45\) # 
-- (!\DUT_PC_ADD4|PC_OUT[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[25]~46_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[24]~45\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[25]~46_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[25]~47\);

-- Location: LCCOMB_X39_Y20_N6
\DUT_JUMP_MUX|OUTPUT[25]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[25]~71_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (\Pipeline~input_o\)) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25))) # (!\Pipeline~input_o\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[25]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \Pipeline~input_o\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(25),
	datad => \DUT_BRANCH_ADDER|OUTPUT[25]~46_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[25]~71_combout\);

-- Location: LCCOMB_X39_Y20_N24
\DUT_JUMP_MUX|OUTPUT[25]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[25]~72_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[25]~71_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(25)))) # (!\DUT_JUMP_MUX|OUTPUT[25]~71_combout\ & (\DUT_PC_ADD4|PC_OUT[25]~46_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[25]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[19]~1_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[25]~46_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(25),
	datad => \DUT_JUMP_MUX|OUTPUT[25]~71_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[25]~72_combout\);

-- Location: LCCOMB_X39_Y20_N28
\DUT_JUMP_MUX|OUTPUT[25]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[25]~73_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[25]~72_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(23),
	datad => \DUT_JUMP_MUX|OUTPUT[25]~72_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[25]~73_combout\);

-- Location: FF_X39_Y20_N29
\DUT_PC|PC_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[25]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(25));

-- Location: LCCOMB_X39_Y21_N18
\DUT_PC_ADD4|PC_OUT[26]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[26]~48_combout\ = (\DUT_PC|PC_OUT\(26) & (\DUT_PC_ADD4|PC_OUT[25]~47\ $ (GND))) # (!\DUT_PC|PC_OUT\(26) & (!\DUT_PC_ADD4|PC_OUT[25]~47\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[26]~49\ = CARRY((\DUT_PC|PC_OUT\(26) & !\DUT_PC_ADD4|PC_OUT[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(26),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[25]~47\,
	combout => \DUT_PC_ADD4|PC_OUT[26]~48_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[26]~49\);

-- Location: FF_X39_Y21_N19
\DUT_IF_DE_REG|IF_DE_PC_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[26]~48_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(26));

-- Location: FF_X44_Y21_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(26));

-- Location: FF_X44_Y21_N1
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(26));

-- Location: LCCOMB_X38_Y21_N18
\DUT_BRANCH_ADDER|OUTPUT[26]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[26]~48_combout\ = ((\DUT_PC_ADD4|PC_OUT[26]~48_combout\ $ (\DUT_SEX|OUTPUT[31]~0_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[25]~47\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[26]~49\ = CARRY((\DUT_PC_ADD4|PC_OUT[26]~48_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[25]~47\))) # (!\DUT_PC_ADD4|PC_OUT[26]~48_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[26]~48_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[25]~47\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[26]~48_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[26]~49\);

-- Location: LCCOMB_X44_Y21_N20
\DUT_JUMP_MUX|OUTPUT[26]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[26]~74_combout\ = (\Pipeline~input_o\ & ((\DUT_PC|PC_OUT[19]~1_combout\) # ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26))))) # (!\Pipeline~input_o\ & (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[26]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(26),
	datad => \DUT_BRANCH_ADDER|OUTPUT[26]~48_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[26]~74_combout\);

-- Location: LCCOMB_X44_Y21_N0
\DUT_JUMP_MUX|OUTPUT[26]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[26]~75_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[26]~74_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(26)))) # (!\DUT_JUMP_MUX|OUTPUT[26]~74_combout\ & (\DUT_PC_ADD4|PC_OUT[26]~48_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[26]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[26]~48_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(26),
	datad => \DUT_JUMP_MUX|OUTPUT[26]~74_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[26]~75_combout\);

-- Location: LCCOMB_X44_Y21_N4
\DUT_JUMP_MUX|OUTPUT[26]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[26]~76_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[26]~75_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(24),
	datac => \DUT_CTRL_UNIT|Jump~1_combout\,
	datad => \DUT_JUMP_MUX|OUTPUT[26]~75_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[26]~76_combout\);

-- Location: FF_X44_Y21_N5
\DUT_PC|PC_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[26]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(26));

-- Location: LCCOMB_X39_Y21_N20
\DUT_PC_ADD4|PC_OUT[27]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[27]~50_combout\ = (\DUT_PC|PC_OUT\(27) & (!\DUT_PC_ADD4|PC_OUT[26]~49\)) # (!\DUT_PC|PC_OUT\(27) & ((\DUT_PC_ADD4|PC_OUT[26]~49\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[27]~51\ = CARRY((!\DUT_PC_ADD4|PC_OUT[26]~49\) # (!\DUT_PC|PC_OUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(27),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[26]~49\,
	combout => \DUT_PC_ADD4|PC_OUT[27]~50_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[27]~51\);

-- Location: FF_X39_Y21_N21
\DUT_IF_DE_REG|IF_DE_PC_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[27]~50_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(27));

-- Location: FF_X40_Y20_N7
\DUT_DE_EX_REG|DE_EX_PC_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(27));

-- Location: FF_X43_Y20_N11
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_DE_EX_REG|DE_EX_PC_OUT\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(27));

-- Location: LCCOMB_X38_Y21_N20
\DUT_BRANCH_ADDER|OUTPUT[27]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[27]~50_combout\ = (\DUT_PC_ADD4|PC_OUT[27]~50_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[26]~49\ & VCC)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[26]~49\)))) # 
-- (!\DUT_PC_ADD4|PC_OUT[27]~50_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[26]~49\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[26]~49\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[27]~51\ = CARRY((\DUT_PC_ADD4|PC_OUT[27]~50_combout\ & (!\DUT_SEX|OUTPUT[31]~0_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[26]~49\)) # (!\DUT_PC_ADD4|PC_OUT[27]~50_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[26]~49\) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[27]~50_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[26]~49\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[27]~50_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[27]~51\);

-- Location: LCCOMB_X43_Y20_N24
\DUT_JUMP_MUX|OUTPUT[27]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[27]~77_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & (((\Pipeline~input_o\)))) # (!\DUT_PC|PC_OUT[19]~1_combout\ & ((\Pipeline~input_o\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27)))) # (!\Pipeline~input_o\ & 
-- (\DUT_BRANCH_ADDER|OUTPUT[27]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_BRANCH_ADDER|OUTPUT[27]~50_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(27),
	datad => \Pipeline~input_o\,
	combout => \DUT_JUMP_MUX|OUTPUT[27]~77_combout\);

-- Location: LCCOMB_X43_Y20_N10
\DUT_JUMP_MUX|OUTPUT[27]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[27]~78_combout\ = (\DUT_PC|PC_OUT[19]~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[27]~77_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(27)))) # (!\DUT_JUMP_MUX|OUTPUT[27]~77_combout\ & (\DUT_PC_ADD4|PC_OUT[27]~50_combout\)))) # 
-- (!\DUT_PC|PC_OUT[19]~1_combout\ & (((\DUT_JUMP_MUX|OUTPUT[27]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[27]~50_combout\,
	datab => \DUT_PC|PC_OUT[19]~1_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(27),
	datad => \DUT_JUMP_MUX|OUTPUT[27]~77_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[27]~78_combout\);

-- Location: LCCOMB_X43_Y20_N22
\DUT_JUMP_MUX|OUTPUT[27]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[27]~79_combout\ = (\DUT_CTRL_UNIT|Jump~1_combout\ & ((\DUT_JUMP_MUX|OUTPUT[27]~78_combout\))) # (!\DUT_CTRL_UNIT|Jump~1_combout\ & (\DUT_IMEM|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \DUT_IMEM|altsyncram_component|auto_generated|q_a\(25),
	datad => \DUT_JUMP_MUX|OUTPUT[27]~78_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[27]~79_combout\);

-- Location: FF_X43_Y20_N23
\DUT_PC|PC_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[27]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(27));

-- Location: LCCOMB_X36_Y21_N14
\DUT_PC|PC_OUT[31]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC|PC_OUT[31]~4_combout\ = (\Pipeline~input_o\ & (((\DUT_CTRL_UNIT|Equal4~0_combout\) # (\DUT_CTRL_UNIT|Equal0~0_combout\)) # (!\DUT_CTRL_UNIT|Jump~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_CTRL_UNIT|Jump~0_combout\,
	datac => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datad => \DUT_CTRL_UNIT|Equal0~0_combout\,
	combout => \DUT_PC|PC_OUT[31]~4_combout\);

-- Location: LCCOMB_X39_Y21_N22
\DUT_PC_ADD4|PC_OUT[28]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[28]~52_combout\ = (\DUT_PC|PC_OUT\(28) & (\DUT_PC_ADD4|PC_OUT[27]~51\ $ (GND))) # (!\DUT_PC|PC_OUT\(28) & (!\DUT_PC_ADD4|PC_OUT[27]~51\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[28]~53\ = CARRY((\DUT_PC|PC_OUT\(28) & !\DUT_PC_ADD4|PC_OUT[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(28),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[27]~51\,
	combout => \DUT_PC_ADD4|PC_OUT[28]~52_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[28]~53\);

-- Location: LCCOMB_X38_Y21_N22
\DUT_BRANCH_ADDER|OUTPUT[28]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[28]~52_combout\ = ((\DUT_SEX|OUTPUT[31]~0_combout\ $ (\DUT_PC_ADD4|PC_OUT[28]~52_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[27]~51\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[28]~53\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[28]~52_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[27]~51\))) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & (\DUT_PC_ADD4|PC_OUT[28]~52_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[28]~52_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[27]~51\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[28]~52_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[28]~53\);

-- Location: LCCOMB_X40_Y21_N18
\DUT_PC|PC_OUT[31]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC|PC_OUT[31]~2_combout\ = ((\Pipeline~input_o\ & !\DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\)) # (!\DUT_CTRL_UNIT|Jump~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_CTRL_UNIT|Jump~1_combout\,
	datac => \Pipeline~input_o\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT~q\,
	combout => \DUT_PC|PC_OUT[31]~2_combout\);

-- Location: LCCOMB_X40_Y21_N6
\DUT_PC|PC_OUT[31]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC|PC_OUT[31]~3_combout\ = (\DUT_PC|PC_OUT[31]~2_combout\) # ((!\Pipeline~input_o\ & ((!\DUT_CTRL_UNIT|Equal4~0_combout\) # (!\DUT_ALU|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pipeline~input_o\,
	datab => \DUT_ALU|Equal0~10_combout\,
	datac => \DUT_CTRL_UNIT|Equal4~0_combout\,
	datad => \DUT_PC|PC_OUT[31]~2_combout\,
	combout => \DUT_PC|PC_OUT[31]~3_combout\);

-- Location: LCCOMB_X40_Y21_N8
\DUT_JUMP_MUX|OUTPUT[28]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[28]~80_combout\ = (\DUT_PC|PC_OUT[31]~4_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28)) # (\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_PC|PC_OUT[31]~4_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[28]~52_combout\ & 
-- ((!\DUT_PC|PC_OUT[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[31]~4_combout\,
	datab => \DUT_BRANCH_ADDER|OUTPUT[28]~52_combout\,
	datac => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(28),
	datad => \DUT_PC|PC_OUT[31]~3_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[28]~80_combout\);

-- Location: FF_X39_Y21_N23
\DUT_IF_DE_REG|IF_DE_PC_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[28]~52_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(28));

-- Location: FF_X40_Y20_N25
\DUT_DE_EX_REG|DE_EX_PC_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(28));

-- Location: LCCOMB_X40_Y20_N0
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(28),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder_combout\);

-- Location: FF_X40_Y20_N1
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(28));

-- Location: LCCOMB_X40_Y21_N16
\DUT_JUMP_MUX|OUTPUT[28]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[28]~81_combout\ = (\DUT_JUMP_MUX|OUTPUT[28]~80_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(28)) # (!\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[28]~80_combout\ & (\DUT_PC_ADD4|PC_OUT[28]~52_combout\ & 
-- (\DUT_PC|PC_OUT[31]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[28]~80_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[28]~52_combout\,
	datac => \DUT_PC|PC_OUT[31]~3_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(28),
	combout => \DUT_JUMP_MUX|OUTPUT[28]~81_combout\);

-- Location: FF_X40_Y21_N17
\DUT_PC|PC_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[28]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(28));

-- Location: LCCOMB_X39_Y21_N24
\DUT_PC_ADD4|PC_OUT[29]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[29]~54_combout\ = (\DUT_PC|PC_OUT\(29) & (!\DUT_PC_ADD4|PC_OUT[28]~53\)) # (!\DUT_PC|PC_OUT\(29) & ((\DUT_PC_ADD4|PC_OUT[28]~53\) # (GND)))
-- \DUT_PC_ADD4|PC_OUT[29]~55\ = CARRY((!\DUT_PC_ADD4|PC_OUT[28]~53\) # (!\DUT_PC|PC_OUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DUT_PC|PC_OUT\(29),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[28]~53\,
	combout => \DUT_PC_ADD4|PC_OUT[29]~54_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[29]~55\);

-- Location: LCCOMB_X38_Y21_N24
\DUT_BRANCH_ADDER|OUTPUT[29]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[29]~54_combout\ = (\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[29]~54_combout\ & (\DUT_BRANCH_ADDER|OUTPUT[28]~53\ & VCC)) # (!\DUT_PC_ADD4|PC_OUT[29]~54_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[28]~53\)))) # 
-- (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((\DUT_PC_ADD4|PC_OUT[29]~54_combout\ & (!\DUT_BRANCH_ADDER|OUTPUT[28]~53\)) # (!\DUT_PC_ADD4|PC_OUT[29]~54_combout\ & ((\DUT_BRANCH_ADDER|OUTPUT[28]~53\) # (GND)))))
-- \DUT_BRANCH_ADDER|OUTPUT[29]~55\ = CARRY((\DUT_SEX|OUTPUT[31]~0_combout\ & (!\DUT_PC_ADD4|PC_OUT[29]~54_combout\ & !\DUT_BRANCH_ADDER|OUTPUT[28]~53\)) # (!\DUT_SEX|OUTPUT[31]~0_combout\ & ((!\DUT_BRANCH_ADDER|OUTPUT[28]~53\) # 
-- (!\DUT_PC_ADD4|PC_OUT[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_SEX|OUTPUT[31]~0_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[29]~54_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[28]~53\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[29]~54_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[29]~55\);

-- Location: LCCOMB_X38_Y21_N30
\DUT_JUMP_MUX|OUTPUT[29]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[29]~82_combout\ = (\DUT_PC|PC_OUT[31]~4_combout\ & (((\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_PC|PC_OUT[31]~4_combout\ & ((\DUT_PC|PC_OUT[31]~3_combout\ & (\DUT_PC_ADD4|PC_OUT[29]~54_combout\)) # (!\DUT_PC|PC_OUT[31]~3_combout\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[29]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[31]~4_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[29]~54_combout\,
	datac => \DUT_PC|PC_OUT[31]~3_combout\,
	datad => \DUT_BRANCH_ADDER|OUTPUT[29]~54_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[29]~82_combout\);

-- Location: FF_X39_Y21_N25
\DUT_IF_DE_REG|IF_DE_PC_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[29]~54_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(29));

-- Location: FF_X46_Y21_N27
\DUT_DE_EX_REG|DE_EX_PC_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_IF_DE_REG|IF_DE_PC_OUT\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(29));

-- Location: LCCOMB_X46_Y21_N0
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(29),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder_combout\);

-- Location: FF_X46_Y21_N1
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(29));

-- Location: LCCOMB_X46_Y21_N30
\DUT_JUMP_MUX|OUTPUT[29]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[29]~83_combout\ = (\DUT_JUMP_MUX|OUTPUT[29]~82_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(29)) # ((!\DUT_PC|PC_OUT[31]~4_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[29]~82_combout\ & (((\DUT_PC|PC_OUT[31]~4_combout\ & 
-- \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[29]~82_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(29),
	datac => \DUT_PC|PC_OUT[31]~4_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(29),
	combout => \DUT_JUMP_MUX|OUTPUT[29]~83_combout\);

-- Location: FF_X46_Y21_N31
\DUT_PC|PC_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[29]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(29));

-- Location: LCCOMB_X39_Y21_N26
\DUT_PC_ADD4|PC_OUT[30]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[30]~56_combout\ = (\DUT_PC|PC_OUT\(30) & (\DUT_PC_ADD4|PC_OUT[29]~55\ $ (GND))) # (!\DUT_PC|PC_OUT\(30) & (!\DUT_PC_ADD4|PC_OUT[29]~55\ & VCC))
-- \DUT_PC_ADD4|PC_OUT[30]~57\ = CARRY((\DUT_PC|PC_OUT\(30) & !\DUT_PC_ADD4|PC_OUT[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT\(30),
	datad => VCC,
	cin => \DUT_PC_ADD4|PC_OUT[29]~55\,
	combout => \DUT_PC_ADD4|PC_OUT[30]~56_combout\,
	cout => \DUT_PC_ADD4|PC_OUT[30]~57\);

-- Location: LCCOMB_X38_Y21_N26
\DUT_BRANCH_ADDER|OUTPUT[30]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[30]~56_combout\ = ((\DUT_PC_ADD4|PC_OUT[30]~56_combout\ $ (\DUT_SEX|OUTPUT[31]~0_combout\ $ (!\DUT_BRANCH_ADDER|OUTPUT[29]~55\)))) # (GND)
-- \DUT_BRANCH_ADDER|OUTPUT[30]~57\ = CARRY((\DUT_PC_ADD4|PC_OUT[30]~56_combout\ & ((\DUT_SEX|OUTPUT[31]~0_combout\) # (!\DUT_BRANCH_ADDER|OUTPUT[29]~55\))) # (!\DUT_PC_ADD4|PC_OUT[30]~56_combout\ & (\DUT_SEX|OUTPUT[31]~0_combout\ & 
-- !\DUT_BRANCH_ADDER|OUTPUT[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC_ADD4|PC_OUT[30]~56_combout\,
	datab => \DUT_SEX|OUTPUT[31]~0_combout\,
	datad => VCC,
	cin => \DUT_BRANCH_ADDER|OUTPUT[29]~55\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[30]~56_combout\,
	cout => \DUT_BRANCH_ADDER|OUTPUT[30]~57\);

-- Location: LCCOMB_X40_Y21_N24
\DUT_JUMP_MUX|OUTPUT[30]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[30]~84_combout\ = (\DUT_PC|PC_OUT[31]~4_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30)) # ((\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_PC|PC_OUT[31]~4_combout\ & (((\DUT_BRANCH_ADDER|OUTPUT[30]~56_combout\ & 
-- !\DUT_PC|PC_OUT[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[31]~4_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(30),
	datac => \DUT_BRANCH_ADDER|OUTPUT[30]~56_combout\,
	datad => \DUT_PC|PC_OUT[31]~3_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[30]~84_combout\);

-- Location: FF_X39_Y21_N27
\DUT_IF_DE_REG|IF_DE_PC_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[30]~56_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(30));

-- Location: LCCOMB_X40_Y20_N2
\DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(30),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder_combout\);

-- Location: FF_X40_Y20_N3
\DUT_DE_EX_REG|DE_EX_PC_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(30));

-- Location: LCCOMB_X40_Y20_N10
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(30),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder_combout\);

-- Location: FF_X40_Y20_N11
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(30));

-- Location: LCCOMB_X40_Y21_N10
\DUT_JUMP_MUX|OUTPUT[30]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[30]~85_combout\ = (\DUT_JUMP_MUX|OUTPUT[30]~84_combout\ & ((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(30)) # ((!\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[30]~84_combout\ & (((\DUT_PC_ADD4|PC_OUT[30]~56_combout\ & 
-- \DUT_PC|PC_OUT[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[30]~84_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(30),
	datac => \DUT_PC_ADD4|PC_OUT[30]~56_combout\,
	datad => \DUT_PC|PC_OUT[31]~3_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[30]~85_combout\);

-- Location: FF_X40_Y21_N11
\DUT_PC|PC_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[30]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(30));

-- Location: LCCOMB_X39_Y21_N28
\DUT_PC_ADD4|PC_OUT[31]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_PC_ADD4|PC_OUT[31]~58_combout\ = \DUT_PC_ADD4|PC_OUT[30]~57\ $ (\DUT_PC|PC_OUT\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DUT_PC|PC_OUT\(31),
	cin => \DUT_PC_ADD4|PC_OUT[30]~57\,
	combout => \DUT_PC_ADD4|PC_OUT[31]~58_combout\);

-- Location: LCCOMB_X38_Y21_N28
\DUT_BRANCH_ADDER|OUTPUT[31]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_BRANCH_ADDER|OUTPUT[31]~58_combout\ = \DUT_BRANCH_ADDER|OUTPUT[30]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DUT_BRANCH_ADDER|OUTPUT[30]~57\,
	combout => \DUT_BRANCH_ADDER|OUTPUT[31]~58_combout\);

-- Location: LCCOMB_X40_Y21_N26
\DUT_JUMP_MUX|OUTPUT[31]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[31]~86_combout\ = (\DUT_PC|PC_OUT[31]~4_combout\ & (((\DUT_PC|PC_OUT[31]~3_combout\)))) # (!\DUT_PC|PC_OUT[31]~4_combout\ & ((\DUT_PC|PC_OUT[31]~3_combout\ & (\DUT_PC_ADD4|PC_OUT[31]~58_combout\)) # (!\DUT_PC|PC_OUT[31]~3_combout\ & 
-- ((\DUT_BRANCH_ADDER|OUTPUT[31]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_PC|PC_OUT[31]~4_combout\,
	datab => \DUT_PC_ADD4|PC_OUT[31]~58_combout\,
	datac => \DUT_BRANCH_ADDER|OUTPUT[31]~58_combout\,
	datad => \DUT_PC|PC_OUT[31]~3_combout\,
	combout => \DUT_JUMP_MUX|OUTPUT[31]~86_combout\);

-- Location: FF_X39_Y21_N29
\DUT_IF_DE_REG|IF_DE_PC_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_PC_ADD4|PC_OUT[31]~58_combout\,
	ena => \DUT_HAZARD|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_IF_DE_REG|IF_DE_PC_OUT\(31));

-- Location: LCCOMB_X36_Y21_N10
\DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder_combout\ = \DUT_IF_DE_REG|IF_DE_PC_OUT\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_IF_DE_REG|IF_DE_PC_OUT\(31),
	combout => \DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder_combout\);

-- Location: FF_X36_Y21_N11
\DUT_DE_EX_REG|DE_EX_PC_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_PC_OUT\(31));

-- Location: LCCOMB_X36_Y21_N24
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder_combout\ = \DUT_DE_EX_REG|DE_EX_PC_OUT\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_DE_EX_REG|DE_EX_PC_OUT\(31),
	combout => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder_combout\);

-- Location: FF_X36_Y21_N25
\DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(31));

-- Location: LCCOMB_X36_Y21_N8
\DUT_JUMP_MUX|OUTPUT[31]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_JUMP_MUX|OUTPUT[31]~87_combout\ = (\DUT_JUMP_MUX|OUTPUT[31]~86_combout\ & (((\DUT_EX_MEM_REG|EX_MEM_PC_OUT\(31)) # (!\DUT_PC|PC_OUT[31]~4_combout\)))) # (!\DUT_JUMP_MUX|OUTPUT[31]~86_combout\ & (\DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31) & 
-- (\DUT_PC|PC_OUT[31]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_JUMP_MUX|OUTPUT[31]~86_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT\(31),
	datac => \DUT_PC|PC_OUT[31]~4_combout\,
	datad => \DUT_EX_MEM_REG|EX_MEM_PC_OUT\(31),
	combout => \DUT_JUMP_MUX|OUTPUT[31]~87_combout\);

-- Location: FF_X36_Y21_N9
\DUT_PC|PC_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_JUMP_MUX|OUTPUT[31]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_PC|PC_OUT\(31));

-- Location: FF_X40_Y19_N23
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(0));

-- Location: FF_X38_Y26_N31
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(1));

-- Location: FF_X39_Y23_N27
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(2));

-- Location: FF_X38_Y26_N1
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(3));

-- Location: FF_X42_Y26_N31
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(4));

-- Location: FF_X41_Y25_N31
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(5));

-- Location: FF_X42_Y26_N9
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(6));

-- Location: FF_X38_Y26_N15
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(7));

-- Location: FF_X36_Y22_N17
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(8));

-- Location: FF_X42_Y26_N27
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(9));

-- Location: FF_X38_Y26_N13
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(10));

-- Location: FF_X42_Y26_N11
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(11));

-- Location: FF_X36_Y22_N23
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(12));

-- Location: FF_X36_Y22_N13
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(13));

-- Location: FF_X36_Y22_N25
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(14));

-- Location: FF_X49_Y21_N21
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(15));

-- Location: FF_X35_Y19_N5
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(16));

-- Location: FF_X50_Y21_N29
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(17));

-- Location: FF_X41_Y25_N5
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(18));

-- Location: FF_X42_Y24_N1
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(19));

-- Location: FF_X49_Y21_N3
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(20));

-- Location: FF_X38_Y26_N11
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(21));

-- Location: FF_X39_Y23_N29
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(22));

-- Location: FF_X38_Y26_N17
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(23));

-- Location: FF_X49_Y21_N9
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(24));

-- Location: FF_X49_Y21_N31
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(25));

-- Location: FF_X49_Y21_N13
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(26));

-- Location: FF_X50_Y21_N3
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(27));

-- Location: FF_X50_Y21_N17
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(28));

-- Location: FF_X49_Y21_N11
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(29));

-- Location: FF_X49_Y21_N25
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(30));

-- Location: FF_X49_Y21_N7
\DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_REG|DUT_READREG2_MUX|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT\(31));

-- Location: FF_X40_Y19_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_SEX|OUTPUT[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(0));

-- Location: FF_X34_Y18_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_SEX|OUTPUT[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(1));

-- Location: LCCOMB_X39_Y23_N30
\DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder_combout\ = \DUT_SEX|OUTPUT[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[2]~13_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder_combout\);

-- Location: FF_X39_Y23_N31
\DUT_DE_EX_REG|DE_EX_SEX_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(2));

-- Location: LCCOMB_X38_Y26_N18
\DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder_combout\ = \DUT_SEX|OUTPUT[3]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[3]~12_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder_combout\);

-- Location: FF_X38_Y26_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(3));

-- Location: FF_X36_Y22_N1
\DUT_DE_EX_REG|DE_EX_SEX_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[4]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(4));

-- Location: LCCOMB_X34_Y18_N24
\DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder_combout\ = \DUT_SEX|OUTPUT[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[5]~10_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder_combout\);

-- Location: FF_X34_Y18_N25
\DUT_DE_EX_REG|DE_EX_SEX_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(5));

-- Location: FF_X32_Y23_N25
\DUT_DE_EX_REG|DE_EX_SEX_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[6]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(6));

-- Location: LCCOMB_X38_Y18_N8
\DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder_combout\ = \DUT_SEX|OUTPUT[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[7]~8_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder_combout\);

-- Location: FF_X38_Y18_N9
\DUT_DE_EX_REG|DE_EX_SEX_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(7));

-- Location: LCCOMB_X38_Y18_N18
\DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder_combout\ = \DUT_SEX|OUTPUT[8]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[8]~7_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder_combout\);

-- Location: FF_X38_Y18_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(8));

-- Location: LCCOMB_X29_Y23_N24
\DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder_combout\ = \DUT_SEX|OUTPUT[9]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[9]~6_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder_combout\);

-- Location: FF_X29_Y23_N25
\DUT_DE_EX_REG|DE_EX_SEX_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(9));

-- Location: FF_X38_Y26_N5
\DUT_DE_EX_REG|DE_EX_SEX_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[10]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(10));

-- Location: FF_X39_Y20_N15
\DUT_DE_EX_REG|DE_EX_SEX_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[11]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(11));

-- Location: LCCOMB_X35_Y20_N20
\DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder_combout\ = \DUT_SEX|OUTPUT[12]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[12]~3_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder_combout\);

-- Location: FF_X35_Y20_N21
\DUT_DE_EX_REG|DE_EX_SEX_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(12));

-- Location: LCCOMB_X36_Y22_N10
\DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder_combout\ = \DUT_SEX|OUTPUT[13]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[13]~2_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder_combout\);

-- Location: FF_X36_Y22_N11
\DUT_DE_EX_REG|DE_EX_SEX_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(13));

-- Location: LCCOMB_X36_Y19_N20
\DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder_combout\ = \DUT_SEX|OUTPUT[14]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[14]~1_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder_combout\);

-- Location: FF_X36_Y19_N21
\DUT_DE_EX_REG|DE_EX_SEX_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(14));

-- Location: FF_X77_Y34_N17
\DUT_DE_EX_REG|DE_EX_SEX_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(15));

-- Location: FF_X77_Y34_N3
\DUT_DE_EX_REG|DE_EX_SEX_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(16));

-- Location: FF_X77_Y34_N5
\DUT_DE_EX_REG|DE_EX_SEX_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(17));

-- Location: FF_X77_Y34_N31
\DUT_DE_EX_REG|DE_EX_SEX_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(18));

-- Location: FF_X77_Y34_N1
\DUT_DE_EX_REG|DE_EX_SEX_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(19));

-- Location: FF_X50_Y21_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(20));

-- Location: FF_X77_Y34_N19
\DUT_DE_EX_REG|DE_EX_SEX_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(21));

-- Location: FF_X77_Y34_N13
\DUT_DE_EX_REG|DE_EX_SEX_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(22));

-- Location: FF_X77_Y34_N23
\DUT_DE_EX_REG|DE_EX_SEX_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(23));

-- Location: FF_X77_Y34_N9
\DUT_DE_EX_REG|DE_EX_SEX_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(24));

-- Location: FF_X77_Y34_N27
\DUT_DE_EX_REG|DE_EX_SEX_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(25));

-- Location: FF_X77_Y34_N21
\DUT_DE_EX_REG|DE_EX_SEX_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(26));

-- Location: FF_X77_Y34_N15
\DUT_DE_EX_REG|DE_EX_SEX_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(27));

-- Location: FF_X77_Y34_N25
\DUT_DE_EX_REG|DE_EX_SEX_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(28));

-- Location: FF_X77_Y34_N11
\DUT_DE_EX_REG|DE_EX_SEX_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(29));

-- Location: FF_X77_Y34_N29
\DUT_DE_EX_REG|DE_EX_SEX_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DUT_SEX|OUTPUT[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(30));

-- Location: LCCOMB_X35_Y19_N28
\DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder_combout\ = \DUT_SEX|OUTPUT[31]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DUT_SEX|OUTPUT[31]~0_combout\,
	combout => \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder_combout\);

-- Location: FF_X35_Y19_N29
\DUT_DE_EX_REG|DE_EX_SEX_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DUT_DE_EX_REG|DE_EX_SEX_OUT\(31));

-- Location: LCCOMB_X40_Y19_N2
\DUT_FWD|FWD_A_ALU_SEL[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_A_ALU_SEL[1]~3_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\ & \DUT_FWD|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\,
	datad => \DUT_FWD|Equal0~2_combout\,
	combout => \DUT_FWD|FWD_A_ALU_SEL[1]~3_combout\);

-- Location: LCCOMB_X35_Y20_N16
\DUT_FWD|FWD_B_ALU_SEL[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_B_ALU_SEL[0]~0_combout\ = (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1))))) # (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0) & 
-- (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(0),
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0),
	datac => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(1),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1),
	combout => \DUT_FWD|FWD_B_ALU_SEL[0]~0_combout\);

-- Location: LCCOMB_X35_Y20_N30
\DUT_FWD|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal1~0_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(1) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0))))) # (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1) & (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(1) & 
-- (\DUT_DE_EX_REG|DE_EX_RT_OUT\(0) $ (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(1),
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(0),
	datac => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(0),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(1),
	combout => \DUT_FWD|Equal1~0_combout\);

-- Location: LCCOMB_X36_Y19_N14
\DUT_FWD|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal1~1_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) & (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2))))) # (!\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3) & (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) & 
-- (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(3),
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3),
	datac => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(2),
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2),
	combout => \DUT_FWD|Equal1~1_combout\);

-- Location: LCCOMB_X35_Y19_N16
\DUT_FWD|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|Equal1~2_combout\ = (\DUT_FWD|Equal1~0_combout\ & (\DUT_FWD|Equal1~1_combout\ & (\DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_FWD|Equal1~0_combout\,
	datab => \DUT_EX_MEM_REG|EX_MEM_RD_OUT\(4),
	datac => \DUT_FWD|Equal1~1_combout\,
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4),
	combout => \DUT_FWD|Equal1~2_combout\);

-- Location: LCCOMB_X35_Y19_N22
\DUT_FWD|FWD_B_ALU_SEL[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_B_ALU_SEL[0]~2_combout\ = (\DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\ & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(4) $ (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(4),
	datab => \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~q\,
	datad => \DUT_DE_EX_REG|DE_EX_RT_OUT\(4),
	combout => \DUT_FWD|FWD_B_ALU_SEL[0]~2_combout\);

-- Location: LCCOMB_X36_Y19_N6
\DUT_FWD|FWD_B_ALU_SEL[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_B_ALU_SEL[0]~1_combout\ = (\DUT_DE_EX_REG|DE_EX_RT_OUT\(2) & (\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) $ (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3))))) # (!\DUT_DE_EX_REG|DE_EX_RT_OUT\(2) & 
-- (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2) & (\DUT_DE_EX_REG|DE_EX_RT_OUT\(3) $ (!\DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_DE_EX_REG|DE_EX_RT_OUT\(2),
	datab => \DUT_DE_EX_REG|DE_EX_RT_OUT\(3),
	datac => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(3),
	datad => \DUT_MEM_WB_REG|MEM_WB_RD_OUT\(2),
	combout => \DUT_FWD|FWD_B_ALU_SEL[0]~1_combout\);

-- Location: LCCOMB_X35_Y19_N8
\DUT_FWD|FWD_B_ALU_SEL[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_B_ALU_SEL\(0) = (\DUT_FWD|FWD_B_ALU_SEL[0]~0_combout\ & (!\DUT_FWD|Equal1~2_combout\ & (\DUT_FWD|FWD_B_ALU_SEL[0]~2_combout\ & \DUT_FWD|FWD_B_ALU_SEL[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_FWD|FWD_B_ALU_SEL[0]~0_combout\,
	datab => \DUT_FWD|Equal1~2_combout\,
	datac => \DUT_FWD|FWD_B_ALU_SEL[0]~2_combout\,
	datad => \DUT_FWD|FWD_B_ALU_SEL[0]~1_combout\,
	combout => \DUT_FWD|FWD_B_ALU_SEL\(0));

-- Location: LCCOMB_X35_Y19_N18
\DUT_FWD|FWD_B_ALU_SEL[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_FWD|FWD_B_ALU_SEL[1]~3_combout\ = (\DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\ & \DUT_FWD|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT~q\,
	datad => \DUT_FWD|Equal1~2_combout\,
	combout => \DUT_FWD|FWD_B_ALU_SEL[1]~3_combout\);

-- Location: LCCOMB_X42_Y20_N2
\DUT_ALU|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \DUT_ALU|Mux0~0_combout\ = (\DUT_ALU|Add1~92_combout\ & (\DUT_ALU_CONTROL|ALU_CONTROL\(1) & (!\DUT_ALU_CONTROL|ALU_CONTROL\(0) & \DUT_ALU_CONTROL|ALU_CONTROL\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DUT_ALU|Add1~92_combout\,
	datab => \DUT_ALU_CONTROL|ALU_CONTROL\(1),
	datac => \DUT_ALU_CONTROL|ALU_CONTROL\(0),
	datad => \DUT_ALU_CONTROL|ALU_CONTROL\(2),
	combout => \DUT_ALU|Mux0~0_combout\);

-- Location: IOIBUF_X0_Y9_N22
\RST~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST,
	o => \RST~input_o\);

-- Location: IOIBUF_X78_Y40_N15
\BonusEnable~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BonusEnable,
	o => \BonusEnable~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~GND~combout\,
	xe_ye => \~GND~combout\,
	se => \~GND~combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_branchEnableOutput <= \branchEnableOutput~output_o\;

ww_PC_output(0) <= \PC_output[0]~output_o\;

ww_PC_output(1) <= \PC_output[1]~output_o\;

ww_PC_output(2) <= \PC_output[2]~output_o\;

ww_PC_output(3) <= \PC_output[3]~output_o\;

ww_PC_output(4) <= \PC_output[4]~output_o\;

ww_PC_output(5) <= \PC_output[5]~output_o\;

ww_PC_output(6) <= \PC_output[6]~output_o\;

ww_PC_output(7) <= \PC_output[7]~output_o\;

ww_PC_output(8) <= \PC_output[8]~output_o\;

ww_PC_output(9) <= \PC_output[9]~output_o\;

ww_PC_output(10) <= \PC_output[10]~output_o\;

ww_PC_output(11) <= \PC_output[11]~output_o\;

ww_PC_output(12) <= \PC_output[12]~output_o\;

ww_PC_output(13) <= \PC_output[13]~output_o\;

ww_PC_output(14) <= \PC_output[14]~output_o\;

ww_PC_output(15) <= \PC_output[15]~output_o\;

ww_PC_output(16) <= \PC_output[16]~output_o\;

ww_PC_output(17) <= \PC_output[17]~output_o\;

ww_PC_output(18) <= \PC_output[18]~output_o\;

ww_PC_output(19) <= \PC_output[19]~output_o\;

ww_PC_output(20) <= \PC_output[20]~output_o\;

ww_PC_output(21) <= \PC_output[21]~output_o\;

ww_PC_output(22) <= \PC_output[22]~output_o\;

ww_PC_output(23) <= \PC_output[23]~output_o\;

ww_PC_output(24) <= \PC_output[24]~output_o\;

ww_PC_output(25) <= \PC_output[25]~output_o\;

ww_PC_output(26) <= \PC_output[26]~output_o\;

ww_PC_output(27) <= \PC_output[27]~output_o\;

ww_PC_output(28) <= \PC_output[28]~output_o\;

ww_PC_output(29) <= \PC_output[29]~output_o\;

ww_PC_output(30) <= \PC_output[30]~output_o\;

ww_PC_output(31) <= \PC_output[31]~output_o\;

ww_MEM_WB_DMEM_Output(0) <= \MEM_WB_DMEM_Output[0]~output_o\;

ww_MEM_WB_DMEM_Output(1) <= \MEM_WB_DMEM_Output[1]~output_o\;

ww_MEM_WB_DMEM_Output(2) <= \MEM_WB_DMEM_Output[2]~output_o\;

ww_MEM_WB_DMEM_Output(3) <= \MEM_WB_DMEM_Output[3]~output_o\;

ww_MEM_WB_DMEM_Output(4) <= \MEM_WB_DMEM_Output[4]~output_o\;

ww_MEM_WB_DMEM_Output(5) <= \MEM_WB_DMEM_Output[5]~output_o\;

ww_MEM_WB_DMEM_Output(6) <= \MEM_WB_DMEM_Output[6]~output_o\;

ww_MEM_WB_DMEM_Output(7) <= \MEM_WB_DMEM_Output[7]~output_o\;

ww_MEM_WB_DMEM_Output(8) <= \MEM_WB_DMEM_Output[8]~output_o\;

ww_MEM_WB_DMEM_Output(9) <= \MEM_WB_DMEM_Output[9]~output_o\;

ww_MEM_WB_DMEM_Output(10) <= \MEM_WB_DMEM_Output[10]~output_o\;

ww_MEM_WB_DMEM_Output(11) <= \MEM_WB_DMEM_Output[11]~output_o\;

ww_MEM_WB_DMEM_Output(12) <= \MEM_WB_DMEM_Output[12]~output_o\;

ww_MEM_WB_DMEM_Output(13) <= \MEM_WB_DMEM_Output[13]~output_o\;

ww_MEM_WB_DMEM_Output(14) <= \MEM_WB_DMEM_Output[14]~output_o\;

ww_MEM_WB_DMEM_Output(15) <= \MEM_WB_DMEM_Output[15]~output_o\;

ww_MEM_WB_DMEM_Output(16) <= \MEM_WB_DMEM_Output[16]~output_o\;

ww_MEM_WB_DMEM_Output(17) <= \MEM_WB_DMEM_Output[17]~output_o\;

ww_MEM_WB_DMEM_Output(18) <= \MEM_WB_DMEM_Output[18]~output_o\;

ww_MEM_WB_DMEM_Output(19) <= \MEM_WB_DMEM_Output[19]~output_o\;

ww_MEM_WB_DMEM_Output(20) <= \MEM_WB_DMEM_Output[20]~output_o\;

ww_MEM_WB_DMEM_Output(21) <= \MEM_WB_DMEM_Output[21]~output_o\;

ww_MEM_WB_DMEM_Output(22) <= \MEM_WB_DMEM_Output[22]~output_o\;

ww_MEM_WB_DMEM_Output(23) <= \MEM_WB_DMEM_Output[23]~output_o\;

ww_MEM_WB_DMEM_Output(24) <= \MEM_WB_DMEM_Output[24]~output_o\;

ww_MEM_WB_DMEM_Output(25) <= \MEM_WB_DMEM_Output[25]~output_o\;

ww_MEM_WB_DMEM_Output(26) <= \MEM_WB_DMEM_Output[26]~output_o\;

ww_MEM_WB_DMEM_Output(27) <= \MEM_WB_DMEM_Output[27]~output_o\;

ww_MEM_WB_DMEM_Output(28) <= \MEM_WB_DMEM_Output[28]~output_o\;

ww_MEM_WB_DMEM_Output(29) <= \MEM_WB_DMEM_Output[29]~output_o\;

ww_MEM_WB_DMEM_Output(30) <= \MEM_WB_DMEM_Output[30]~output_o\;

ww_MEM_WB_DMEM_Output(31) <= \MEM_WB_DMEM_Output[31]~output_o\;

ww_MEM_WB_RegWrite_Output <= \MEM_WB_RegWrite_Output~output_o\;

ww_ALU_OperationOutput(0) <= \ALU_OperationOutput[0]~output_o\;

ww_ALU_OperationOutput(1) <= \ALU_OperationOutput[1]~output_o\;

ww_ALU_OperationOutput(2) <= \ALU_OperationOutput[2]~output_o\;

ww_ALU_OperationOutput(3) <= \ALU_OperationOutput[3]~output_o\;

ww_MEM_WB_MemToReg_Output <= \MEM_WB_MemToReg_Output~output_o\;

ww_INSTR_Output(0) <= \INSTR_Output[0]~output_o\;

ww_INSTR_Output(1) <= \INSTR_Output[1]~output_o\;

ww_INSTR_Output(2) <= \INSTR_Output[2]~output_o\;

ww_INSTR_Output(3) <= \INSTR_Output[3]~output_o\;

ww_INSTR_Output(4) <= \INSTR_Output[4]~output_o\;

ww_INSTR_Output(5) <= \INSTR_Output[5]~output_o\;

ww_INSTR_Output(6) <= \INSTR_Output[6]~output_o\;

ww_INSTR_Output(7) <= \INSTR_Output[7]~output_o\;

ww_INSTR_Output(8) <= \INSTR_Output[8]~output_o\;

ww_INSTR_Output(9) <= \INSTR_Output[9]~output_o\;

ww_INSTR_Output(10) <= \INSTR_Output[10]~output_o\;

ww_INSTR_Output(11) <= \INSTR_Output[11]~output_o\;

ww_INSTR_Output(12) <= \INSTR_Output[12]~output_o\;

ww_INSTR_Output(13) <= \INSTR_Output[13]~output_o\;

ww_INSTR_Output(14) <= \INSTR_Output[14]~output_o\;

ww_INSTR_Output(15) <= \INSTR_Output[15]~output_o\;

ww_INSTR_Output(16) <= \INSTR_Output[16]~output_o\;

ww_INSTR_Output(17) <= \INSTR_Output[17]~output_o\;

ww_INSTR_Output(18) <= \INSTR_Output[18]~output_o\;

ww_INSTR_Output(19) <= \INSTR_Output[19]~output_o\;

ww_INSTR_Output(20) <= \INSTR_Output[20]~output_o\;

ww_INSTR_Output(21) <= \INSTR_Output[21]~output_o\;

ww_INSTR_Output(22) <= \INSTR_Output[22]~output_o\;

ww_INSTR_Output(23) <= \INSTR_Output[23]~output_o\;

ww_INSTR_Output(24) <= \INSTR_Output[24]~output_o\;

ww_INSTR_Output(25) <= \INSTR_Output[25]~output_o\;

ww_INSTR_Output(26) <= \INSTR_Output[26]~output_o\;

ww_INSTR_Output(27) <= \INSTR_Output[27]~output_o\;

ww_INSTR_Output(28) <= \INSTR_Output[28]~output_o\;

ww_INSTR_Output(29) <= \INSTR_Output[29]~output_o\;

ww_INSTR_Output(30) <= \INSTR_Output[30]~output_o\;

ww_INSTR_Output(31) <= \INSTR_Output[31]~output_o\;

ww_DE_EX_Reg1Data_Output(0) <= \DE_EX_Reg1Data_Output[0]~output_o\;

ww_DE_EX_Reg1Data_Output(1) <= \DE_EX_Reg1Data_Output[1]~output_o\;

ww_DE_EX_Reg1Data_Output(2) <= \DE_EX_Reg1Data_Output[2]~output_o\;

ww_DE_EX_Reg1Data_Output(3) <= \DE_EX_Reg1Data_Output[3]~output_o\;

ww_DE_EX_Reg1Data_Output(4) <= \DE_EX_Reg1Data_Output[4]~output_o\;

ww_DE_EX_Reg1Data_Output(5) <= \DE_EX_Reg1Data_Output[5]~output_o\;

ww_DE_EX_Reg1Data_Output(6) <= \DE_EX_Reg1Data_Output[6]~output_o\;

ww_DE_EX_Reg1Data_Output(7) <= \DE_EX_Reg1Data_Output[7]~output_o\;

ww_DE_EX_Reg1Data_Output(8) <= \DE_EX_Reg1Data_Output[8]~output_o\;

ww_DE_EX_Reg1Data_Output(9) <= \DE_EX_Reg1Data_Output[9]~output_o\;

ww_DE_EX_Reg1Data_Output(10) <= \DE_EX_Reg1Data_Output[10]~output_o\;

ww_DE_EX_Reg1Data_Output(11) <= \DE_EX_Reg1Data_Output[11]~output_o\;

ww_DE_EX_Reg1Data_Output(12) <= \DE_EX_Reg1Data_Output[12]~output_o\;

ww_DE_EX_Reg1Data_Output(13) <= \DE_EX_Reg1Data_Output[13]~output_o\;

ww_DE_EX_Reg1Data_Output(14) <= \DE_EX_Reg1Data_Output[14]~output_o\;

ww_DE_EX_Reg1Data_Output(15) <= \DE_EX_Reg1Data_Output[15]~output_o\;

ww_DE_EX_Reg1Data_Output(16) <= \DE_EX_Reg1Data_Output[16]~output_o\;

ww_DE_EX_Reg1Data_Output(17) <= \DE_EX_Reg1Data_Output[17]~output_o\;

ww_DE_EX_Reg1Data_Output(18) <= \DE_EX_Reg1Data_Output[18]~output_o\;

ww_DE_EX_Reg1Data_Output(19) <= \DE_EX_Reg1Data_Output[19]~output_o\;

ww_DE_EX_Reg1Data_Output(20) <= \DE_EX_Reg1Data_Output[20]~output_o\;

ww_DE_EX_Reg1Data_Output(21) <= \DE_EX_Reg1Data_Output[21]~output_o\;

ww_DE_EX_Reg1Data_Output(22) <= \DE_EX_Reg1Data_Output[22]~output_o\;

ww_DE_EX_Reg1Data_Output(23) <= \DE_EX_Reg1Data_Output[23]~output_o\;

ww_DE_EX_Reg1Data_Output(24) <= \DE_EX_Reg1Data_Output[24]~output_o\;

ww_DE_EX_Reg1Data_Output(25) <= \DE_EX_Reg1Data_Output[25]~output_o\;

ww_DE_EX_Reg1Data_Output(26) <= \DE_EX_Reg1Data_Output[26]~output_o\;

ww_DE_EX_Reg1Data_Output(27) <= \DE_EX_Reg1Data_Output[27]~output_o\;

ww_DE_EX_Reg1Data_Output(28) <= \DE_EX_Reg1Data_Output[28]~output_o\;

ww_DE_EX_Reg1Data_Output(29) <= \DE_EX_Reg1Data_Output[29]~output_o\;

ww_DE_EX_Reg1Data_Output(30) <= \DE_EX_Reg1Data_Output[30]~output_o\;

ww_DE_EX_Reg1Data_Output(31) <= \DE_EX_Reg1Data_Output[31]~output_o\;

ww_DE_EX_Reg2Data_Output(0) <= \DE_EX_Reg2Data_Output[0]~output_o\;

ww_DE_EX_Reg2Data_Output(1) <= \DE_EX_Reg2Data_Output[1]~output_o\;

ww_DE_EX_Reg2Data_Output(2) <= \DE_EX_Reg2Data_Output[2]~output_o\;

ww_DE_EX_Reg2Data_Output(3) <= \DE_EX_Reg2Data_Output[3]~output_o\;

ww_DE_EX_Reg2Data_Output(4) <= \DE_EX_Reg2Data_Output[4]~output_o\;

ww_DE_EX_Reg2Data_Output(5) <= \DE_EX_Reg2Data_Output[5]~output_o\;

ww_DE_EX_Reg2Data_Output(6) <= \DE_EX_Reg2Data_Output[6]~output_o\;

ww_DE_EX_Reg2Data_Output(7) <= \DE_EX_Reg2Data_Output[7]~output_o\;

ww_DE_EX_Reg2Data_Output(8) <= \DE_EX_Reg2Data_Output[8]~output_o\;

ww_DE_EX_Reg2Data_Output(9) <= \DE_EX_Reg2Data_Output[9]~output_o\;

ww_DE_EX_Reg2Data_Output(10) <= \DE_EX_Reg2Data_Output[10]~output_o\;

ww_DE_EX_Reg2Data_Output(11) <= \DE_EX_Reg2Data_Output[11]~output_o\;

ww_DE_EX_Reg2Data_Output(12) <= \DE_EX_Reg2Data_Output[12]~output_o\;

ww_DE_EX_Reg2Data_Output(13) <= \DE_EX_Reg2Data_Output[13]~output_o\;

ww_DE_EX_Reg2Data_Output(14) <= \DE_EX_Reg2Data_Output[14]~output_o\;

ww_DE_EX_Reg2Data_Output(15) <= \DE_EX_Reg2Data_Output[15]~output_o\;

ww_DE_EX_Reg2Data_Output(16) <= \DE_EX_Reg2Data_Output[16]~output_o\;

ww_DE_EX_Reg2Data_Output(17) <= \DE_EX_Reg2Data_Output[17]~output_o\;

ww_DE_EX_Reg2Data_Output(18) <= \DE_EX_Reg2Data_Output[18]~output_o\;

ww_DE_EX_Reg2Data_Output(19) <= \DE_EX_Reg2Data_Output[19]~output_o\;

ww_DE_EX_Reg2Data_Output(20) <= \DE_EX_Reg2Data_Output[20]~output_o\;

ww_DE_EX_Reg2Data_Output(21) <= \DE_EX_Reg2Data_Output[21]~output_o\;

ww_DE_EX_Reg2Data_Output(22) <= \DE_EX_Reg2Data_Output[22]~output_o\;

ww_DE_EX_Reg2Data_Output(23) <= \DE_EX_Reg2Data_Output[23]~output_o\;

ww_DE_EX_Reg2Data_Output(24) <= \DE_EX_Reg2Data_Output[24]~output_o\;

ww_DE_EX_Reg2Data_Output(25) <= \DE_EX_Reg2Data_Output[25]~output_o\;

ww_DE_EX_Reg2Data_Output(26) <= \DE_EX_Reg2Data_Output[26]~output_o\;

ww_DE_EX_Reg2Data_Output(27) <= \DE_EX_Reg2Data_Output[27]~output_o\;

ww_DE_EX_Reg2Data_Output(28) <= \DE_EX_Reg2Data_Output[28]~output_o\;

ww_DE_EX_Reg2Data_Output(29) <= \DE_EX_Reg2Data_Output[29]~output_o\;

ww_DE_EX_Reg2Data_Output(30) <= \DE_EX_Reg2Data_Output[30]~output_o\;

ww_DE_EX_Reg2Data_Output(31) <= \DE_EX_Reg2Data_Output[31]~output_o\;

ww_DE_EX_SEX_Output(0) <= \DE_EX_SEX_Output[0]~output_o\;

ww_DE_EX_SEX_Output(1) <= \DE_EX_SEX_Output[1]~output_o\;

ww_DE_EX_SEX_Output(2) <= \DE_EX_SEX_Output[2]~output_o\;

ww_DE_EX_SEX_Output(3) <= \DE_EX_SEX_Output[3]~output_o\;

ww_DE_EX_SEX_Output(4) <= \DE_EX_SEX_Output[4]~output_o\;

ww_DE_EX_SEX_Output(5) <= \DE_EX_SEX_Output[5]~output_o\;

ww_DE_EX_SEX_Output(6) <= \DE_EX_SEX_Output[6]~output_o\;

ww_DE_EX_SEX_Output(7) <= \DE_EX_SEX_Output[7]~output_o\;

ww_DE_EX_SEX_Output(8) <= \DE_EX_SEX_Output[8]~output_o\;

ww_DE_EX_SEX_Output(9) <= \DE_EX_SEX_Output[9]~output_o\;

ww_DE_EX_SEX_Output(10) <= \DE_EX_SEX_Output[10]~output_o\;

ww_DE_EX_SEX_Output(11) <= \DE_EX_SEX_Output[11]~output_o\;

ww_DE_EX_SEX_Output(12) <= \DE_EX_SEX_Output[12]~output_o\;

ww_DE_EX_SEX_Output(13) <= \DE_EX_SEX_Output[13]~output_o\;

ww_DE_EX_SEX_Output(14) <= \DE_EX_SEX_Output[14]~output_o\;

ww_DE_EX_SEX_Output(15) <= \DE_EX_SEX_Output[15]~output_o\;

ww_DE_EX_SEX_Output(16) <= \DE_EX_SEX_Output[16]~output_o\;

ww_DE_EX_SEX_Output(17) <= \DE_EX_SEX_Output[17]~output_o\;

ww_DE_EX_SEX_Output(18) <= \DE_EX_SEX_Output[18]~output_o\;

ww_DE_EX_SEX_Output(19) <= \DE_EX_SEX_Output[19]~output_o\;

ww_DE_EX_SEX_Output(20) <= \DE_EX_SEX_Output[20]~output_o\;

ww_DE_EX_SEX_Output(21) <= \DE_EX_SEX_Output[21]~output_o\;

ww_DE_EX_SEX_Output(22) <= \DE_EX_SEX_Output[22]~output_o\;

ww_DE_EX_SEX_Output(23) <= \DE_EX_SEX_Output[23]~output_o\;

ww_DE_EX_SEX_Output(24) <= \DE_EX_SEX_Output[24]~output_o\;

ww_DE_EX_SEX_Output(25) <= \DE_EX_SEX_Output[25]~output_o\;

ww_DE_EX_SEX_Output(26) <= \DE_EX_SEX_Output[26]~output_o\;

ww_DE_EX_SEX_Output(27) <= \DE_EX_SEX_Output[27]~output_o\;

ww_DE_EX_SEX_Output(28) <= \DE_EX_SEX_Output[28]~output_o\;

ww_DE_EX_SEX_Output(29) <= \DE_EX_SEX_Output[29]~output_o\;

ww_DE_EX_SEX_Output(30) <= \DE_EX_SEX_Output[30]~output_o\;

ww_DE_EX_SEX_Output(31) <= \DE_EX_SEX_Output[31]~output_o\;

ww_FWD_A_Output(0) <= \FWD_A_Output[0]~output_o\;

ww_FWD_A_Output(1) <= \FWD_A_Output[1]~output_o\;

ww_FWD_B_Output(0) <= \FWD_B_Output[0]~output_o\;

ww_FWD_B_Output(1) <= \FWD_B_Output[1]~output_o\;

ww_WritebackDataOutput(0) <= \WritebackDataOutput[0]~output_o\;

ww_WritebackDataOutput(1) <= \WritebackDataOutput[1]~output_o\;

ww_WritebackDataOutput(2) <= \WritebackDataOutput[2]~output_o\;

ww_WritebackDataOutput(3) <= \WritebackDataOutput[3]~output_o\;

ww_WritebackDataOutput(4) <= \WritebackDataOutput[4]~output_o\;

ww_WritebackDataOutput(5) <= \WritebackDataOutput[5]~output_o\;

ww_WritebackDataOutput(6) <= \WritebackDataOutput[6]~output_o\;

ww_WritebackDataOutput(7) <= \WritebackDataOutput[7]~output_o\;

ww_WritebackDataOutput(8) <= \WritebackDataOutput[8]~output_o\;

ww_WritebackDataOutput(9) <= \WritebackDataOutput[9]~output_o\;

ww_WritebackDataOutput(10) <= \WritebackDataOutput[10]~output_o\;

ww_WritebackDataOutput(11) <= \WritebackDataOutput[11]~output_o\;

ww_WritebackDataOutput(12) <= \WritebackDataOutput[12]~output_o\;

ww_WritebackDataOutput(13) <= \WritebackDataOutput[13]~output_o\;

ww_WritebackDataOutput(14) <= \WritebackDataOutput[14]~output_o\;

ww_WritebackDataOutput(15) <= \WritebackDataOutput[15]~output_o\;

ww_WritebackDataOutput(16) <= \WritebackDataOutput[16]~output_o\;

ww_WritebackDataOutput(17) <= \WritebackDataOutput[17]~output_o\;

ww_WritebackDataOutput(18) <= \WritebackDataOutput[18]~output_o\;

ww_WritebackDataOutput(19) <= \WritebackDataOutput[19]~output_o\;

ww_WritebackDataOutput(20) <= \WritebackDataOutput[20]~output_o\;

ww_WritebackDataOutput(21) <= \WritebackDataOutput[21]~output_o\;

ww_WritebackDataOutput(22) <= \WritebackDataOutput[22]~output_o\;

ww_WritebackDataOutput(23) <= \WritebackDataOutput[23]~output_o\;

ww_WritebackDataOutput(24) <= \WritebackDataOutput[24]~output_o\;

ww_WritebackDataOutput(25) <= \WritebackDataOutput[25]~output_o\;

ww_WritebackDataOutput(26) <= \WritebackDataOutput[26]~output_o\;

ww_WritebackDataOutput(27) <= \WritebackDataOutput[27]~output_o\;

ww_WritebackDataOutput(28) <= \WritebackDataOutput[28]~output_o\;

ww_WritebackDataOutput(29) <= \WritebackDataOutput[29]~output_o\;

ww_WritebackDataOutput(30) <= \WritebackDataOutput[30]~output_o\;

ww_WritebackDataOutput(31) <= \WritebackDataOutput[31]~output_o\;

ww_ALU_OVERFLOW <= \ALU_OVERFLOW~output_o\;
END structure;


