// Seed: 3602855313
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7
);
  tri id_9 = -1'b0;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire [-1 : 1] id_21;
  assign id_20 = id_12;
  wire id_22;
  wire id_23;
  ;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output tri  id_2,
    output wire id_3
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3
  );
endmodule
