# sap6502
DrMattRegan's 6502 TTL CPU implemented using the Digital simulator.

### top
<img src="docs/images/CPUTop.png" width="100%" height="100%">

### sequencer
<img src="docs/images/Sequencer.png" width="100%" height="100%">

### ALU
<img src="docs/images/ALU.png" width="100%" height="100%">

### BCD adjustment
<img src="docs/images/BCDAdjustment.png" width="100%" height="100%">
