{
    "content": [
        {
            "hidden": false,
            "name": "Makefile.am",
            "stat": {
                "perms": "rw-r--r--",
                "size": 11293,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "Makefile.in",
            "stat": {
                "perms": "rw-r--r--",
                "size": 27532,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_2mm_6col_tab_notit-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3350,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_2mm_6col_tab_notit-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_already_done-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2311,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_already_done-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 150,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3640,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3640,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4760,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_done_notitle-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2311,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_done_notitle-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3640,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_no_units-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_no_units-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 6480,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mil-protel_example1_mm.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2189,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mil-protel_example1_mm.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mil_2cols-protel_example1_mm.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2168,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mil_2cols-protel_example1_mm.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2338,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 150,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_2cols-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2359,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_2cols-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_6col_tab-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3350,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_6col_tab-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 900,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_no_title-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2338,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_to_mm_no_title-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_units_not_supported-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2311,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "chunits_units_not_supported-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4630,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_insens1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1411,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_insens1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_insens2-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1411,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_insens2-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1411,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens2-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens2-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens3-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens3-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens4-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1411,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_case_sens4-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_check_cols_no_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_check_cols_no_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_check_cols_return_minus1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "del_check_cols_return_minus1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "do_nothing-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "do_nothing-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "do_nothing_tabulated-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2310,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "do_nothing_tabulated-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_pcb1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2100,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_pcb1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_protel1-protel_example1_mil.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3134,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_protel1-protel_example1_mil.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_report1-report1.txt",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3600,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "footprint_report1-report1.txt-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_first_pos-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2253,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_first_pos-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_second_pos-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2253,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "insert_col_second_pos-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens1-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens1-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens2-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens2-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens3-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens3-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens4-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_insens4-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_negative-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_negative-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_not_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_not_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_not_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_not_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_real-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_real-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3500,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_is_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens3-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens3-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens4-pcb_example2.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_col_sens4-pcb_example2.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_no_args-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "match_no_args-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4410,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_integer_factor-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2043,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_integer_factor-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_integer_factor-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2078,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_integer_factor-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_real_factor-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2082,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_negative_real_factor-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_real_factor-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2047,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_real_factor-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_with_checklist-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1958,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "multiply_with_checklist-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1875,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_no_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_no_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_return_minus1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_check_cols_return_minus1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4830,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_negative_offset-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1875,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_negative_offset-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_negative_real_offset-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1893,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_negative_real_offset-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_no_units_in_file-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_no_units_in_file-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1686,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_real_offset-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1893,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_match_real_offset-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "offset_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "output_delimiter-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 2310,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "output_delimiter-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_ref_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_ref_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_ref_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_ref_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_x_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_x_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_x_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_x_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_y_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_y_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_y_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_bad_y_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_ref_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_ref_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_x_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_x_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_y_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_negative_y_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_ref_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_ref_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_tabulate-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 519995,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_tabulate-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_x_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_x_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_y_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "panelize_y_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "process_comment-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1850,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "process_comment-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_case_insens-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1909,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_case_insens-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_case_sens-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1909,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_case_sens-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_check_cols_no_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_check_cols_no_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_check_cols_return_minus1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_check_cols_return_minus1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4410,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_angle-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1901,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_angle-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3290,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_real_angle-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1901,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_negative_real_angle-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_real_angle-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1909,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "rotate_real_angle-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1884,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_no_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_no_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_return_minus1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_check_cols_return_minus1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4550,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "subst_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3430,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col1_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col1_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col1_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col1_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col2_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col2_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col2_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_bad_col2_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_col1_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_col1_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4480,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_col2_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_col2_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4480,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_negative_col1_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_negative_col1_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_negative_col2_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_negative_col2_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3360,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_no_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_no_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_no_matchlist-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_no_matchlist-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_with_match-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "swap_cols_with_match-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_bad_col_num1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_bad_col_num1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_bad_col_num2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_bad_col_num2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_R10_value_case_insens-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1907,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_R10_value_case_insens-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_change_R10_value-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1901,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_change_R10_value-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_chg_all_val_plus_k-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1897,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_chg_all_val_plus_k-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_no_match1-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_no_match1-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_no_match2-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_no_match2-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 0,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_num_too_high-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_col_num_too_high-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 4830,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_negative_col_num-pcb_example1.xy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1903,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "translate_negative_col_num-pcb_example1.xy-error",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3710,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        }
    ],
    "directory": "outputs",
    "package": "geda-gaf",
    "path": "geda-gaf/1:1.8.2-11/utils/tests/gxyrs/outputs",
    "pkg_infos": {
        "area": "main",
        "copyright": true,
        "ctags_count": 0,
        "license": "/copyright/license/geda-gaf/1:1.8.2-11/",
        "metric": {
            "size": 49056
        },
        "pts_link": "https://tracker.debian.org/pkg/geda-gaf",
        "sloc": [
            [
                "ansic",
                81416
            ],
            [
                "sh",
                14803
            ],
            [
                "lisp",
                10459
            ],
            [
                "makefile",
                2782
            ],
            [
                "perl",
                2417
            ],
            [
                "python",
                940
            ],
            [
                "lex",
                887
            ],
            [
                "awk",
                362
            ],
            [
                "yacc",
                289
            ],
            [
                "sed",
                27
            ],
            [
                "xml",
                23
            ]
        ],
        "suites": [
            "buster",
            "sid"
        ],
        "vcs_browser": "https://salsa.debian.org/electronics-team/geda-gaf",
        "vcs_type": "git"
    },
    "type": "directory",
    "version": "1:1.8.2-11"
}