In archive libpi.a:

debug-fault.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e92d4010 	push	{r4, lr}
   4:	ee153f30 	mrc	15, 0, r3, cr5, cr0, {1}
   8:	e3130b01 	tst	r3, #1024	; 0x400
   c:	0a000007 	beq	30 <prefetch_abort_vector+0x30>
  10:	e3a03000 	mov	r3, #0
  14:	e3530000 	cmp	r3, #0
  18:	0a00000e 	beq	58 <prefetch_abort_vector+0x58>
  1c:	e59f304c 	ldr	r3, [pc, #76]	; 70 <prefetch_abort_vector+0x70>
  20:	e5933000 	ldr	r3, [r3]
  24:	e3a01000 	mov	r1, #0
  28:	e12fff33 	blx	r3
  2c:	e8bd8010 	pop	{r4, pc}
  30:	e203300f 	and	r3, r3, #15
  34:	e3530002 	cmp	r3, #2
  38:	13a03000 	movne	r3, #0
  3c:	1afffff4 	bne	14 <prefetch_abort_vector+0x14>
  40:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  44:	e1a03123 	lsr	r3, r3, #2
  48:	e203300f 	and	r3, r3, #15
  4c:	e3530001 	cmp	r3, #1
  50:	13a03000 	movne	r3, #0
  54:	eaffffee 	b	14 <prefetch_abort_vector+0x14>
  58:	e3a03013 	mov	r3, #19
  5c:	e59f2010 	ldr	r2, [pc, #16]	; 74 <prefetch_abort_vector+0x74>
  60:	e59f1010 	ldr	r1, [pc, #16]	; 78 <prefetch_abort_vector+0x78>
  64:	e59f0010 	ldr	r0, [pc, #16]	; 7c <prefetch_abort_vector+0x7c>
  68:	ebfffffe 	bl	0 <printk>
  6c:	ebfffffe 	bl	0 <clean_reboot>
	...
  7c:	00000014 	andeq	r0, r0, r4, lsl r0

00000080 <data_abort_vector>:
  80:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  84:	e24dd00c 	sub	sp, sp, #12
  88:	ee153f30 	mrc	15, 0, r3, cr5, cr0, {1}
  8c:	e3130b01 	tst	r3, #1024	; 0x400
  90:	0a000012 	beq	e0 <data_abort_vector+0x60>
  94:	e3a03000 	mov	r3, #0
  98:	e3530000 	cmp	r3, #0
  9c:	1a000019 	bne	108 <data_abort_vector+0x88>
  a0:	ee152f10 	mrc	15, 0, r2, cr5, cr0, {0}
  a4:	e3120b01 	tst	r2, #1024	; 0x400
  a8:	0a00001c 	beq	120 <data_abort_vector+0xa0>
  ac:	e3530000 	cmp	r3, #0
  b0:	0a000023 	beq	144 <data_abort_vector+0xc4>
  b4:	e59f30c0 	ldr	r3, [pc, #192]	; 17c <data_abort_vector+0xfc>
  b8:	e5933004 	ldr	r3, [r3, #4]
  bc:	e3530000 	cmp	r3, #0
  c0:	0a000025 	beq	15c <data_abort_vector+0xdc>
  c4:	ee101e16 	mrc	14, 0, r1, cr0, cr6, {0}
  c8:	e2411008 	sub	r1, r1, #8
  cc:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
  d0:	e3a02000 	mov	r2, #0
  d4:	e12fff33 	blx	r3
  d8:	e28dd00c 	add	sp, sp, #12
  dc:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  e0:	e203300f 	and	r3, r3, #15
  e4:	e3530002 	cmp	r3, #2
  e8:	13a03000 	movne	r3, #0
  ec:	1affffe9 	bne	98 <data_abort_vector+0x18>
  f0:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  f4:	e1a03123 	lsr	r3, r3, #2
  f8:	e203300f 	and	r3, r3, #15
  fc:	e3530001 	cmp	r3, #1
 100:	13a03000 	movne	r3, #0
 104:	eaffffe3 	b	98 <data_abort_vector+0x18>
 108:	e3a0301b 	mov	r3, #27
 10c:	e59f206c 	ldr	r2, [pc, #108]	; 180 <data_abort_vector+0x100>
 110:	e59f106c 	ldr	r1, [pc, #108]	; 184 <data_abort_vector+0x104>
 114:	e59f006c 	ldr	r0, [pc, #108]	; 188 <data_abort_vector+0x108>
 118:	ebfffffe 	bl	0 <printk>
 11c:	ebfffffe 	bl	0 <clean_reboot>
 120:	e202200f 	and	r2, r2, #15
 124:	e3520002 	cmp	r2, #2
 128:	1affffdf 	bne	ac <data_abort_vector+0x2c>
 12c:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
 130:	e1a02122 	lsr	r2, r2, #2
 134:	e202200f 	and	r2, r2, #15
 138:	e3520002 	cmp	r2, #2
 13c:	03a03001 	moveq	r3, #1
 140:	eaffffd9 	b	ac <data_abort_vector+0x2c>
 144:	e3a0301d 	mov	r3, #29
 148:	e59f2030 	ldr	r2, [pc, #48]	; 180 <data_abort_vector+0x100>
 14c:	e59f1030 	ldr	r1, [pc, #48]	; 184 <data_abort_vector+0x104>
 150:	e59f0034 	ldr	r0, [pc, #52]	; 18c <data_abort_vector+0x10c>
 154:	ebfffffe 	bl	0 <printk>
 158:	ebfffffe 	bl	0 <clean_reboot>
 15c:	e59f302c 	ldr	r3, [pc, #44]	; 190 <data_abort_vector+0x110>
 160:	e58d3000 	str	r3, [sp]
 164:	e3a0301f 	mov	r3, #31
 168:	e59f2010 	ldr	r2, [pc, #16]	; 180 <data_abort_vector+0x100>
 16c:	e59f1010 	ldr	r1, [pc, #16]	; 184 <data_abort_vector+0x104>
 170:	e59f001c 	ldr	r0, [pc, #28]	; 194 <data_abort_vector+0x114>
 174:	ebfffffe 	bl	0 <printk>
 178:	ebfffffe 	bl	0 <clean_reboot>
 17c:	00000000 	andeq	r0, r0, r0
 180:	00000018 	andeq	r0, r0, r8, lsl r0
 184:	00000000 	andeq	r0, r0, r0
 188:	00000044 	andeq	r0, r0, r4, asr #32
 18c:	00000074 	andeq	r0, r0, r4, ror r0
 190:	000000bc 	strheq	r0, [r0], -ip
 194:	000000a8 	andeq	r0, r0, r8, lsr #1

00000198 <debug_fault_init>:
 198:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 19c:	e24dd00c 	sub	sp, sp, #12
 1a0:	e59f314c 	ldr	r3, [pc, #332]	; 2f4 <debug_fault_init+0x15c>
 1a4:	e313001f 	tst	r3, #31
 1a8:	1a00001d 	bne	224 <debug_fault_init+0x8c>
 1ac:	e59f3140 	ldr	r3, [pc, #320]	; 2f4 <debug_fault_init+0x15c>
 1b0:	ee0c3f10 	mcr	15, 0, r3, cr12, cr0, {0}
 1b4:	ee1c2f10 	mrc	15, 0, r2, cr12, cr0, {0}
 1b8:	e1520003 	cmp	r2, r3
 1bc:	1a00001e 	bne	23c <debug_fault_init+0xa4>
 1c0:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1c4:	e3130902 	tst	r3, #32768	; 0x8000
 1c8:	1a000023 	bne	25c <debug_fault_init+0xc4>
 1cc:	e3a02000 	mov	r2, #0
 1d0:	e3520000 	cmp	r2, #0
 1d4:	1a000025 	bne	270 <debug_fault_init+0xd8>
 1d8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1dc:	e3c33901 	bic	r3, r3, #16384	; 0x4000
 1e0:	e3833902 	orr	r3, r3, #32768	; 0x8000
 1e4:	ee003e11 	mcr	14, 0, r3, cr0, cr1, {0}
 1e8:	e3a03000 	mov	r3, #0
 1ec:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 1f0:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1f4:	e3130902 	tst	r3, #32768	; 0x8000
 1f8:	1a000022 	bne	288 <debug_fault_init+0xf0>
 1fc:	e3520000 	cmp	r2, #0
 200:	0a000023 	beq	294 <debug_fault_init+0xfc>
 204:	ee103eb0 	mrc	14, 0, r3, cr0, cr0, {5}
 208:	e3130001 	tst	r3, #1
 20c:	1a000028 	bne	2b4 <debug_fault_init+0x11c>
 210:	ee103eb0 	mrc	14, 0, r3, cr0, cr0, {5}
 214:	e3130001 	tst	r3, #1
 218:	1a00002d 	bne	2d4 <debug_fault_init+0x13c>
 21c:	e28dd00c 	add	sp, sp, #12
 220:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 224:	e3a0301a 	mov	r3, #26
 228:	e59f20c8 	ldr	r2, [pc, #200]	; 2f8 <debug_fault_init+0x160>
 22c:	e59f10c8 	ldr	r1, [pc, #200]	; 2fc <debug_fault_init+0x164>
 230:	e59f00c8 	ldr	r0, [pc, #200]	; 300 <debug_fault_init+0x168>
 234:	ebfffffe 	bl	0 <printk>
 238:	ebfffffe 	bl	0 <clean_reboot>
 23c:	e59f30c0 	ldr	r3, [pc, #192]	; 304 <debug_fault_init+0x16c>
 240:	e58d3000 	str	r3, [sp]
 244:	e3a0301c 	mov	r3, #28
 248:	e59f20a8 	ldr	r2, [pc, #168]	; 2f8 <debug_fault_init+0x160>
 24c:	e59f10a8 	ldr	r1, [pc, #168]	; 2fc <debug_fault_init+0x164>
 250:	e59f00b0 	ldr	r0, [pc, #176]	; 308 <debug_fault_init+0x170>
 254:	ebfffffe 	bl	0 <printk>
 258:	ebfffffe 	bl	0 <clean_reboot>
 25c:	e3130901 	tst	r3, #16384	; 0x4000
 260:	03a02001 	moveq	r2, #1
 264:	0affffd9 	beq	1d0 <debug_fault_init+0x38>
 268:	e3a02000 	mov	r2, #0
 26c:	eaffffd7 	b	1d0 <debug_fault_init+0x38>
 270:	e3a03021 	mov	r3, #33	; 0x21
 274:	e59f2090 	ldr	r2, [pc, #144]	; 30c <debug_fault_init+0x174>
 278:	e59f1090 	ldr	r1, [pc, #144]	; 310 <debug_fault_init+0x178>
 27c:	e59f0090 	ldr	r0, [pc, #144]	; 314 <debug_fault_init+0x17c>
 280:	ebfffffe 	bl	0 <printk>
 284:	ebfffffe 	bl	0 <clean_reboot>
 288:	e3130901 	tst	r3, #16384	; 0x4000
 28c:	03a02001 	moveq	r2, #1
 290:	eaffffd9 	b	1fc <debug_fault_init+0x64>
 294:	e59f307c 	ldr	r3, [pc, #124]	; 318 <debug_fault_init+0x180>
 298:	e58d3000 	str	r3, [sp]
 29c:	e3a0302a 	mov	r3, #42	; 0x2a
 2a0:	e59f2064 	ldr	r2, [pc, #100]	; 30c <debug_fault_init+0x174>
 2a4:	e59f1064 	ldr	r1, [pc, #100]	; 310 <debug_fault_init+0x178>
 2a8:	e59f0058 	ldr	r0, [pc, #88]	; 308 <debug_fault_init+0x170>
 2ac:	ebfffffe 	bl	0 <printk>
 2b0:	ebfffffe 	bl	0 <clean_reboot>
 2b4:	e59f3060 	ldr	r3, [pc, #96]	; 31c <debug_fault_init+0x184>
 2b8:	e58d3000 	str	r3, [sp]
 2bc:	e3a03030 	mov	r3, #48	; 0x30
 2c0:	e59f2058 	ldr	r2, [pc, #88]	; 320 <debug_fault_init+0x188>
 2c4:	e59f1058 	ldr	r1, [pc, #88]	; 324 <debug_fault_init+0x18c>
 2c8:	e59f0038 	ldr	r0, [pc, #56]	; 308 <debug_fault_init+0x170>
 2cc:	ebfffffe 	bl	0 <printk>
 2d0:	ebfffffe 	bl	0 <clean_reboot>
 2d4:	e59f3040 	ldr	r3, [pc, #64]	; 31c <debug_fault_init+0x184>
 2d8:	e58d3000 	str	r3, [sp]
 2dc:	e3a03031 	mov	r3, #49	; 0x31
 2e0:	e59f2038 	ldr	r2, [pc, #56]	; 320 <debug_fault_init+0x188>
 2e4:	e59f1038 	ldr	r1, [pc, #56]	; 324 <debug_fault_init+0x18c>
 2e8:	e59f0018 	ldr	r0, [pc, #24]	; 308 <debug_fault_init+0x170>
 2ec:	ebfffffe 	bl	0 <printk>
 2f0:	ebfffffe 	bl	0 <clean_reboot>
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000cc 	andeq	r0, r0, ip, asr #1
 300:	0000011c 	andeq	r0, r0, ip, lsl r1
 304:	00000154 	andeq	r0, r0, r4, asr r1
 308:	000000a8 	andeq	r0, r0, r8, lsr #1
 30c:	0000003c 	andeq	r0, r0, ip, lsr r0
 310:	00000178 	andeq	r0, r0, r8, ror r1
 314:	000001cc 	andeq	r0, r0, ip, asr #3
 318:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	00000204 	andeq	r0, r0, r4, lsl #4
 320:	00000048 	andeq	r0, r0, r8, asr #32
 324:	00000000 	andeq	r0, r0, r0

00000328 <brkpt_set0>:
 328:	e59f3050 	ldr	r3, [pc, #80]	; 380 <brkpt_set0+0x58>
 32c:	ee003eb0 	mcr	14, 0, r3, cr0, cr0, {5}
 330:	e3a03000 	mov	r3, #0
 334:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 338:	ee000e90 	mcr	14, 0, r0, cr0, cr0, {4}
 33c:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 340:	ee103eb0 	mrc	14, 0, r3, cr0, cr0, {5}
 344:	e3130001 	tst	r3, #1
 348:	0a000002 	beq	358 <brkpt_set0+0x30>
 34c:	e59f3030 	ldr	r3, [pc, #48]	; 384 <brkpt_set0+0x5c>
 350:	e5831000 	str	r1, [r3]
 354:	e12fff1e 	bx	lr
 358:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 35c:	e24dd00c 	sub	sp, sp, #12
 360:	e59f3020 	ldr	r3, [pc, #32]	; 388 <brkpt_set0+0x60>
 364:	e58d3000 	str	r3, [sp]
 368:	e3a0303f 	mov	r3, #63	; 0x3f
 36c:	e59f2018 	ldr	r2, [pc, #24]	; 38c <brkpt_set0+0x64>
 370:	e59f1018 	ldr	r1, [pc, #24]	; 390 <brkpt_set0+0x68>
 374:	e59f0018 	ldr	r0, [pc, #24]	; 394 <brkpt_set0+0x6c>
 378:	ebfffffe 	bl	0 <printk>
 37c:	ebfffffe 	bl	0 <clean_reboot>
 380:	000001e7 	andeq	r0, r0, r7, ror #3
 384:	00000000 	andeq	r0, r0, r0
 388:	0000021c 	andeq	r0, r0, ip, lsl r2
 38c:	0000005c 	andeq	r0, r0, ip, asr r0
 390:	00000000 	andeq	r0, r0, r0
 394:	000000a8 	andeq	r0, r0, r8, lsr #1

00000398 <watchpt_set0>:
 398:	ee000ed0 	mcr	14, 0, r0, cr0, cr0, {6}
 39c:	e3a03000 	mov	r3, #0
 3a0:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 3a4:	ee103ef0 	mrc	14, 0, r3, cr0, cr0, {7}
 3a8:	e3130001 	tst	r3, #1
 3ac:	0a000005 	beq	3c8 <watchpt_set0+0x30>
 3b0:	ee103ef0 	mrc	14, 0, r3, cr0, cr0, {7}
 3b4:	e3130001 	tst	r3, #1
 3b8:	0a000007 	beq	3dc <watchpt_set0+0x44>
 3bc:	e59f3040 	ldr	r3, [pc, #64]	; 404 <watchpt_set0+0x6c>
 3c0:	e5831004 	str	r1, [r3, #4]
 3c4:	e12fff1e 	bx	lr
 3c8:	e59f3038 	ldr	r3, [pc, #56]	; 408 <watchpt_set0+0x70>
 3cc:	ee003ef0 	mcr	14, 0, r3, cr0, cr0, {7}
 3d0:	e3a03000 	mov	r3, #0
 3d4:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 3d8:	eafffff4 	b	3b0 <watchpt_set0+0x18>
 3dc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 3e0:	e24dd00c 	sub	sp, sp, #12
 3e4:	e59f3020 	ldr	r3, [pc, #32]	; 40c <watchpt_set0+0x74>
 3e8:	e58d3000 	str	r3, [sp]
 3ec:	e3a03048 	mov	r3, #72	; 0x48
 3f0:	e59f2018 	ldr	r2, [pc, #24]	; 410 <watchpt_set0+0x78>
 3f4:	e59f1018 	ldr	r1, [pc, #24]	; 414 <watchpt_set0+0x7c>
 3f8:	e59f0018 	ldr	r0, [pc, #24]	; 418 <watchpt_set0+0x80>
 3fc:	ebfffffe 	bl	0 <printk>
 400:	ebfffffe 	bl	0 <clean_reboot>
 404:	00000000 	andeq	r0, r0, r0
 408:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 40c:	00000234 	andeq	r0, r0, r4, lsr r2
 410:	00000068 	andeq	r0, r0, r8, rrx
 414:	00000000 	andeq	r0, r0, r0
 418:	000000a8 	andeq	r0, r0, r8, lsr #1

Disassembly of section .bss:

00000000 <brkpt_handler>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <watchpt_handler>:
   4:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   8:	2d677562 	cfstr64cs	mvdx7, [r7, #-392]!	; 0xfffffe78
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	00632e74 	rsbeq	r2, r3, r4, ror lr
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <watchpt_set0+0x1cc9174>
  20:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  24:	6c756f68 	ldclvs	15, cr6, [r5], #-416	; 0xfffffe60
  28:	6f6e2064 	svcvs	0x006e2064
  2c:	65672074 	strbvs	r2, [r7, #-116]!	; 0xffffff8c
  30:	6e612074 	mcrvs	0, 3, r2, cr1, cr4, {3}
  34:	6568746f 	strbvs	r7, [r8, #-1135]!	; 0xfffffb91
  38:	61662072 	smcvs	25090	; 0x6202
  3c:	0a746c75 	beq	1d1b218 <watchpt_set0+0x1d1ae80>
  40:	0000000a 	andeq	r0, r0, sl
  44:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  48:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  4c:	3a73253a 	bcc	1cc953c <watchpt_set0+0x1cc91a4>
  50:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  54:	6c756f68 	ldclvs	15, cr6, [r5], #-416	; 0xfffffe60
  58:	6e6f2064 	cdpvs	0, 6, cr2, cr15, cr4, {3}
  5c:	6720796c 	strvs	r7, [r0, -ip, ror #18]!
  60:	64207465 	strtvs	r7, [r0], #-1125	; 0xfffffb9b
  64:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
  68:	75616620 	strbvc	r6, [r1, #-1568]!	; 0xfffff9e0
  6c:	2173746c 	cmncs	r3, ip, ror #8
  70:	00000a0a 	andeq	r0, r0, sl, lsl #20
  74:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  78:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  7c:	3a73253a 	bcc	1cc956c <watchpt_set0+0x1cc91d4>
  80:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  84:	6c756f68 	ldclvs	15, cr6, [r5], #-416	; 0xfffffe60
  88:	6e6f2064 	cdpvs	0, 6, cr2, cr15, cr4, {3}
  8c:	6720796c 	strvs	r7, [r0, -ip, ror #18]!
  90:	77207465 	strvc	r7, [r0, -r5, ror #8]!
  94:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  98:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
  9c:	61662074 	smcvs	25092	; 0x6204
  a0:	73746c75 	cmnvc	r4, #29952	; 0x7500
  a4:	000a0a21 	andeq	r0, sl, r1, lsr #20
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <watchpt_set0+0x1cc9208>
  b4:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  b8:	00000a73 	andeq	r0, r0, r3, ror sl
  bc:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  c0:	5f747068 	svcpl	0x00747068
  c4:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
  cc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 18 <.rodata.str1.4+0x18>
  d0:	73612f65 	cmnvc	r1, #404	; 0x194
  d4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  d8:	616d6172 	smcvs	54802	; 0xd612
  dc:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  e0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  e4:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  e8:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  ec:	61732f62 	cmnvs	r3, r2, ror #30
  f0:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  f4:	2f616d61 	svccs	0x00616d61
  f8:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  fc:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; 44 <.rodata.str1.4+0x44>
 100:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 104:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 108:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 10c:	6365762f 	cmnvs	r5, #49283072	; 0x2f00000
 110:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
 114:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 118:	0000682e 	andeq	r6, r0, lr, lsr #16
 11c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 120:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 124:	3a73253a 	bcc	1cc9614 <watchpt_set0+0x1cc927c>
 128:	563a6425 	ldrtpl	r6, [sl], -r5, lsr #8
 12c:	6f746365 	svcvs	0x00746365
 130:	61622072 	smcvs	8706	; 0x2202
 134:	6d206573 	cfstr32vs	mvfx6, [r0, #-460]!	; 0xfffffe34
 138:	20747375 	rsbscs	r7, r4, r5, ror r3
 13c:	33206562 			; <UNDEFINED> instruction: 0x33206562
 140:	79622d32 	stmdbvc	r2!, {r1, r4, r5, r8, sl, fp, sp}^
 144:	61206574 			; <UNDEFINED> instruction: 0x61206574
 148:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 14c:	0a0a6465 	beq	2992e8 <watchpt_set0+0x298f50>
 150:	00000000 	andeq	r0, r0, r0
 154:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 158:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
 15c:	5f657361 	svcpl	0x00657361
 160:	28746567 	ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
 164:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
 168:	63657620 	cmnvs	r5, #32, 12	; 0x2000000
 16c:	5f726f74 	svcpl	0x00726f74
 170:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 174:	00000000 	andeq	r0, r0, r0
 178:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; c4 <.rodata.str1.4+0xc4>
 17c:	73612f65 	cmnvc	r1, #404	; 0x194
 180:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 184:	616d6172 	smcvs	54802	; 0xd612
 188:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 18c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 190:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
 194:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
 198:	61732f62 	cmnvs	r3, r2, ror #30
 19c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
 1a0:	2f616d61 	svccs	0x00616d61
 1a4:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
 1a8:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; f0 <.rodata.str1.4+0xf0>
 1ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1b0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 1b4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 1b8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1bc:	642d3676 	strtvs	r3, [sp], #-1654	; 0xfffff98a
 1c0:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
 1c4:	706d692d 	rsbvc	r6, sp, sp, lsr #18
 1c8:	00682e6c 	rsbeq	r2, r8, ip, ror #28
 1cc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 1d0:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 1d4:	3a73253a 	bcc	1cc96c4 <watchpt_set0+0x1cc932c>
 1d8:	613a6425 	teqvs	sl, r5, lsr #8
 1dc:	6165726c 	cmnvs	r5, ip, ror #4
 1e0:	65207964 	strvs	r7, [r0, #-2404]!	; 0xfffff69c
 1e4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1e8:	0a0a6465 	beq	299384 <watchpt_set0+0x298fec>
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 1f4:	5f73695f 	svcpl	0x0073695f
 1f8:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 1fc:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
 200:	00000029 	andeq	r0, r0, r9, lsr #32
 204:	31706321 	cmncc	r0, r1, lsr #6
 208:	63625f34 	cmnvs	r2, #52, 30	; 0xd0
 20c:	695f3072 	ldmdbvs	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
 210:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 214:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 218:	00292864 	eoreq	r2, r9, r4, ror #16
 21c:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 220:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
 224:	73695f30 	cmnvc	r9, #48, 30	; 0xc0
 228:	616e655f 	cmnvs	lr, pc, asr r5
 22c:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 230:	00002928 	andeq	r2, r0, r8, lsr #18
 234:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 238:	7263775f 	rsbvc	r7, r3, #24903680	; 0x17c0000
 23c:	73695f30 	cmnvc	r9, #48, 30	; 0xc0
 240:	616e655f 	cmnvs	lr, pc, asr r5
 244:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 248:	Address 0x0000000000000248 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.14>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	00000072 	andeq	r0, r0, r2, ror r0

00000018 <__FUNCTION__.9>:
  18:	61746164 	cmnvs	r4, r4, ror #2
  1c:	6f62615f 	svcvs	0x0062615f
  20:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  24:	6f746365 	svcvs	0x00746365
  28:	00000072 	andeq	r0, r0, r2, ror r0

0000002c <__FUNCTION__.7>:
  2c:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  30:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
  34:	5f657361 	svcpl	0x00657361
  38:	00746573 	rsbseq	r6, r4, r3, ror r5

0000003c <__FUNCTION__.6>:
  3c:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
  40:	616e655f 	cmnvs	lr, pc, asr r5
  44:	00656c62 	rsbeq	r6, r5, r2, ror #24

00000048 <__FUNCTION__.8>:
  48:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
  4c:	61665f67 	cmnvs	r6, r7, ror #30
  50:	5f746c75 	svcpl	0x00746c75
  54:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  58:	00000000 	andeq	r0, r0, r0

0000005c <__FUNCTION__.3>:
  5c:	706b7262 	rsbvc	r7, fp, r2, ror #4
  60:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
  64:	00003074 	andeq	r3, r0, r4, ror r0

00000068 <__FUNCTION__.0>:
  68:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  6c:	5f747068 	svcpl	0x00747068
  70:	30746573 	rsbscc	r6, r4, r3, ror r5
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001772 	andeq	r1, r0, r2, ror r7
       4:	04010005 	streq	r0, [r1], #-5
       8:	00000000 	andeq	r0, r0, r0
       c:	00038923 	andeq	r8, r3, r3, lsr #18
      10:	000e0c00 	andeq	r0, lr, r0, lsl #24
      14:	00560000 	subseq	r0, r6, r0
      18:	00000000 	andeq	r0, r0, r0
      1c:	041c0000 	ldreq	r0, [ip], #-0
      20:	00000000 	andeq	r0, r0, r0
      24:	04240000 	strteq	r0, [r4], #-0
      28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
      2c:	07040b00 	streq	r0, [r4, -r0, lsl #22]
      30:	0000020b 	andeq	r0, r0, fp, lsl #4
      34:	df06010b 	svcle	0x0006010b
      38:	0b000001 	bleq	44 <.debug_info+0x44>
      3c:	00940502 	addseq	r0, r4, r2, lsl #10
      40:	040b0000 	streq	r0, [fp], #-0
      44:	00015105 	andeq	r5, r1, r5, lsl #2
      48:	05080b00 	streq	r0, [r8, #-2816]	; 0xfffff500
      4c:	0000011f 	andeq	r0, r0, pc, lsl r1
      50:	c608010b 	strgt	r0, [r8], -fp, lsl #2
      54:	0b000001 	bleq	60 <.debug_info+0x60>
      58:	02390702 	eorseq	r0, r9, #524288	; 0x80000
      5c:	021a0000 	andseq	r0, sl, #0
      60:	06000002 	streq	r0, [r0], -r2
      64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
      68:	040b0000 	streq	r0, [fp], #-0
      6c:	0002c707 	andeq	ip, r2, r7, lsl #14
      70:	07080b00 	streq	r0, [r8, -r0, lsl #22]
      74:	000001eb 	andeq	r0, r0, fp, ror #3
      78:	00008417 	andeq	r8, r0, r7, lsl r4
      7c:	08010b00 	stmdaeq	r1, {r8, r9, fp}
      80:	0000026b 	andeq	r0, r0, fp, ror #4
      84:	00007d0a 	andeq	r7, r0, sl, lsl #26
      88:	019a1a00 	orrseq	r1, sl, r0, lsl #20
      8c:	08070000 	stmdaeq	r7, {}	; <UNPREDICTABLE>
      90:	00009510 	andeq	r9, r0, r0, lsl r5
      94:	009a1700 	addseq	r1, sl, r0, lsl #14
      98:	aa1c0000 	bge	7000a0 <watchpt_set0+0x6ffd08>
      9c:	14000000 	strne	r0, [r0], #-0
      a0:	0000005e 	andeq	r0, r0, lr, asr r0
      a4:	0000aa14 	andeq	sl, r0, r4, lsl sl
      a8:	5e170000 	cdppl	0, 1, cr0, cr7, cr0, {0}
      ac:	1a000000 	bne	b4 <.debug_info+0xb4>
      b0:	0000030d 	andeq	r0, r0, sp, lsl #6
      b4:	bb100b07 	bllt	402cd8 <watchpt_set0+0x402940>
      b8:	17000000 	strne	r0, [r0, -r0]
      bc:	000000c0 	andeq	r0, r0, r0, asr #1
      c0:	0000d51c 	andeq	sp, r0, ip, lsl r5
      c4:	00d51400 	sbcseq	r1, r5, r0, lsl #8
      c8:	5e140000 	cdppl	0, 1, cr0, cr4, cr0, {0}
      cc:	14000000 	strne	r0, [r0], #-0
      d0:	000000aa 	andeq	r0, r0, sl, lsr #1
      d4:	1d042500 	cfstr32ne	mvfx2, [r4, #-0]
      d8:	00000101 	andeq	r0, r0, r1, lsl #2
      dc:	00008907 	andeq	r8, r0, r7, lsl #18
      e0:	00030500 	andeq	r0, r3, r0, lsl #10
      e4:	1d000000 	stcne	0, cr0, [r0, #-0]
      e8:	000000d6 	ldrdeq	r0, [r0], -r6
      ec:	0000af09 	andeq	sl, r0, r9, lsl #30
      f0:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
      f4:	26000000 	strcs	r0, [r0], -r0
      f8:	000001ab 	andeq	r0, r0, fp, lsr #3
      fc:	27066e08 	strcs	r6, [r6, -r8, lsl #28]
     100:	00000193 	muleq	r0, r3, r1
     104:	26062808 	strcs	r2, [r6], -r8, lsl #16
     108:	16000000 	strne	r0, [r0], -r0
     10c:	14000001 	strne	r0, [r0], #-1
     110:	00000078 	andeq	r0, r0, r8, ror r0
     114:	6b160028 	blvs	5801bc <watchpt_set0+0x57fe24>
     118:	44000003 	strmi	r0, [r0], #-3
     11c:	00000398 	muleq	r0, r8, r3
     120:	00000084 	andeq	r0, r0, r4, lsl #1
     124:	03339c01 	teqeq	r3, #256	; 0x100
     128:	671e0000 	ldrvs	r0, [lr, -r0]
     12c:	44000001 	strmi	r0, [r0], #-1
     130:	00005e1c 	andeq	r5, r0, ip, lsl lr
     134:	00001000 	andeq	r1, r0, r0
     138:	00000c00 	andeq	r0, r0, r0, lsl #24
     13c:	00681800 	rsbeq	r1, r8, r0, lsl #16
     140:	00af3344 	adceq	r3, pc, r4, asr #6
     144:	00260000 	eoreq	r0, r6, r0
     148:	00220000 	eoreq	r0, r2, r0
     14c:	1b120000 	blne	480154 <watchpt_set0+0x47fdbc>
     150:	43000004 	movwmi	r0, #4
     154:	05000003 	streq	r0, [r0, #-3]
     158:	00006803 	andeq	r6, r0, r3, lsl #16
     15c:	14500300 	ldrbne	r0, [r0], #-768	; 0xfffffd00
     160:	03980000 	orrseq	r0, r8, #0
     164:	98020000 	stmdals	r2, {}	; <UNPREDICTABLE>
     168:	0c000003 	stceq	0, cr0, [r0], {3}
     16c:	01000000 	mrseq	r0, (UNDEF: 0)
     170:	019f0545 	orrseq	r0, pc, r5, asr #10
     174:	5c010000 	stcpl	0, cr0, [r1], {-0}
     178:	3a000014 	bcc	1d0 <.debug_info+0x1d0>
     17c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     180:	04000000 	streq	r0, [r0], #-0
     184:	00001529 	andeq	r1, r0, r9, lsr #10
     188:	0000039c 	muleq	r0, ip, r3
     18c:	00039c01 	andeq	r9, r3, r1, lsl #24
     190:	00000800 	andeq	r0, r0, r0, lsl #16
     194:	010a0200 	mrseq	r0, R10_fiq
     198:	0015351b 	andseq	r3, r5, fp, lsl r5
     19c:	10000000 	andne	r0, r0, r0
     1a0:	000012b1 			; <UNDEFINED> instruction: 0x000012b1
     1a4:	000003a4 	andeq	r0, r0, r4, lsr #7
     1a8:	00005502 	andeq	r5, r0, r2, lsl #10
     1ac:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
     1b0:	0000027f 	andeq	r0, r0, pc, ror r2
     1b4:	00005511 	andeq	r5, r0, r1, lsl r5
     1b8:	12bd0600 	adcsne	r0, sp, #0, 12
     1bc:	00500000 	subseq	r0, r0, r0
     1c0:	00420000 	subeq	r0, r2, r0
     1c4:	ca030000 	bgt	c01cc <watchpt_set0+0xbfe34>
     1c8:	a4000012 	strge	r0, [r0], #-18	; 0xffffffee
     1cc:	04000003 	streq	r0, [r0], #-3
     1d0:	000003a4 	andeq	r0, r0, r4, lsr #7
     1d4:	00000004 	andeq	r0, r0, r4
     1d8:	37096802 	strcc	r6, [r9, -r2, lsl #16]
     1dc:	03000002 	movweq	r0, #2
     1e0:	00001467 	andeq	r1, r0, r7, ror #8
     1e4:	000003a4 	andeq	r0, r0, r4, lsr #7
     1e8:	0003a406 	andeq	sl, r3, r6, lsl #8
     1ec:	00000400 	andeq	r0, r0, r0, lsl #8
     1f0:	0c650200 	sfmeq	f0, 2, [r5], #-0
     1f4:	00000206 	andeq	r0, r0, r6, lsl #4
     1f8:	00147706 	andseq	r7, r4, r6, lsl #14
     1fc:	00008f00 	andeq	r8, r0, r0, lsl #30
     200:	00008b00 	andeq	r8, r0, r0, lsl #22
     204:	e0040000 	and	r0, r4, r0
     208:	a8000016 	stmdage	r0, {r1, r2, r4}
     20c:	02000003 	andeq	r0, r0, #3
     210:	000003a8 	andeq	r0, r0, r8, lsr #7
     214:	00000000 	andeq	r0, r0, r0
     218:	010c6502 	tsteq	ip, r2, lsl #10
     21c:	000016fa 	strdeq	r1, [r0], -sl
     220:	000000a1 	andeq	r0, r0, r1, lsr #1
     224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     228:	0016f001 	andseq	pc, r6, r1
     22c:	0000ac00 	andeq	sl, r0, r0, lsl #24
     230:	0000aa00 	andeq	sl, r0, r0, lsl #20
     234:	04000000 	streq	r0, [r0], #-0
     238:	00001484 	andeq	r1, r0, r4, lsl #9
     23c:	000003c8 	andeq	r0, r0, r8, asr #7
     240:	0003c809 	andeq	ip, r3, r9, lsl #16
     244:	00001400 	andeq	r1, r0, r0, lsl #8
     248:	05760200 	ldrbeq	r0, [r6, #-512]!	; 0xfffffe00
     24c:	00149001 	andseq	r9, r4, r1
     250:	0000b600 	andeq	fp, r0, r0, lsl #12
     254:	0000b400 	andeq	fp, r0, r0, lsl #8
     258:	15290400 	strne	r0, [r9, #-1024]!	; 0xfffffc00
     25c:	03d00000 	bicseq	r0, r0, #0
     260:	d0010000 	andle	r0, r1, r0
     264:	08000003 	stmdaeq	r0, {r0, r1}
     268:	02000000 	andeq	r0, r0, #0
     26c:	35060109 	strcc	r0, [r6, #-265]	; 0xfffffef7
     270:	c3000015 	movwgt	r0, #21
     274:	c1000000 	mrsgt	r0, (UNDEF: 0)
     278:	00000000 	andeq	r0, r0, r0
     27c:	03000000 	movweq	r0, #0
     280:	000012ca 	andeq	r1, r0, sl, asr #5
     284:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     288:	0003b002 	andeq	fp, r3, r2
     28c:	00000400 	andeq	r0, r0, r0, lsl #8
     290:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
     294:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     298:	00146703 	andseq	r6, r4, r3, lsl #14
     29c:	0003b000 	andeq	fp, r3, r0
     2a0:	03b00400 	movseq	r0, #0, 8
     2a4:	00040000 	andeq	r0, r4, r0
     2a8:	65020000 	strvs	r0, [r2, #-0]
     2ac:	0002bf0c 	andeq	fp, r2, ip, lsl #30
     2b0:	14770600 	ldrbtne	r0, [r7], #-1536	; 0xfffffa00
     2b4:	00d00000 	sbcseq	r0, r0, r0
     2b8:	00cc0000 	sbceq	r0, ip, r0
     2bc:	04000000 	streq	r0, [r0], #-0
     2c0:	000016e0 	andeq	r1, r0, r0, ror #13
     2c4:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
     2c8:	0003b402 	andeq	fp, r3, r2, lsl #8
     2cc:	00000000 	andeq	r0, r0, r0
     2d0:	0c650200 	sfmeq	f0, 2, [r5], #-0
     2d4:	0016fa01 	andseq	pc, r6, r1, lsl #20
     2d8:	0000e200 	andeq	lr, r0, r0, lsl #4
     2dc:	0000e000 	andeq	lr, r0, r0
     2e0:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
     2e4:	00ed0000 	rsceq	r0, sp, r0
     2e8:	00eb0000 	rsceq	r0, fp, r0
     2ec:	00000000 	andeq	r0, r0, r0
     2f0:	00040008 	andeq	r0, r4, r8
     2f4:	0000ff00 	andeq	pc, r0, r0, lsl #30
     2f8:	00032900 	andeq	r2, r3, r0, lsl #18
     2fc:	50010200 	andpl	r0, r1, r0, lsl #4
     300:	00a80305 	adceq	r0, r8, r5, lsl #6
     304:	01020000 	mrseq	r0, (UNDEF: 2)
     308:	00030551 	andeq	r0, r3, r1, asr r5
     30c:	02000000 	andeq	r0, r0, #0
     310:	03055201 	movweq	r5, #20993	; 0x5201
     314:	00000068 	andeq	r0, r0, r8, rrx
     318:	02530102 	subseq	r0, r3, #-2147483648	; 0x80000000
     31c:	02024808 	andeq	r4, r2, #8, 16	; 0x80000
     320:	0305007d 	movweq	r0, #20605	; 0x507d
     324:	00000234 	andeq	r0, r0, r4, lsr r2
     328:	04040900 	streq	r0, [r4], #-2304	; 0xfffff700
     32c:	00f70000 	rscseq	r0, r7, r0
     330:	0c000000 	stceq	0, cr0, [r0], {-0}
     334:	00000084 	andeq	r0, r0, r4, lsl #1
     338:	00000343 	andeq	r0, r0, r3, asr #6
     33c:	00002d0d 	andeq	r2, r0, sp, lsl #26
     340:	0a000c00 	beq	3348 <watchpt_set0+0x2fb0>
     344:	00000333 	andeq	r0, r0, r3, lsr r3
     348:	0001d416 	andeq	sp, r1, r6, lsl r4
     34c:	03283500 			; <UNDEFINED> instruction: 0x03283500
     350:	00700000 	rsbseq	r0, r0, r0
     354:	9c010000 	stcls	0, cr0, [r1], {-0}
     358:	000004d7 	ldrdeq	r0, [r0], -r7
     35c:	0001671e 	andeq	r6, r1, lr, lsl r7
     360:	5e1a3500 	cfmul32pl	mvfx3, mvfx10, mvfx0
     364:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
     368:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
     36c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     370:	31350068 	teqcc	r5, r8, rrx
     374:	00000089 	andeq	r0, r0, r9, lsl #1
     378:	0000010f 	andeq	r0, r0, pc, lsl #2
     37c:	0000010b 	andeq	r0, r0, fp, lsl #2
     380:	3600621f 			; <UNDEFINED> instruction: 0x3600621f
     384:	0000005e 	andeq	r0, r0, lr, asr r0
     388:	00000129 	andeq	r0, r0, r9, lsr #2
     38c:	00000121 	andeq	r0, r0, r1, lsr #2
     390:	00041b12 	andeq	r1, r4, r2, lsl fp
     394:	0004e700 	andeq	lr, r4, r0, lsl #14
     398:	5c030500 	cfstr32pl	mvfx0, [r3], {-0}
     39c:	03000000 	movweq	r0, #0
     3a0:	00001439 	andeq	r1, r0, r9, lsr r4
     3a4:	00000328 	andeq	r0, r0, r8, lsr #6
     3a8:	00032808 	andeq	r2, r3, r8, lsl #16
     3ac:	00001000 	andeq	r1, r0, r0
     3b0:	053c0100 	ldreq	r0, [ip, #-256]!	; 0xffffff00
     3b4:	000003e1 	andeq	r0, r0, r1, ror #7
     3b8:	00144501 	andseq	r4, r4, r1, lsl #10
     3bc:	00015200 	andeq	r5, r1, r0, lsl #4
     3c0:	00015000 	andeq	r5, r1, r0
     3c4:	15290400 	strne	r0, [r9, #-1024]!	; 0xfffffc00
     3c8:	03300000 	teqeq	r0, #0
     3cc:	30010000 	andcc	r0, r1, r0
     3d0:	08000003 	stmdaeq	r0, {r0, r1}
     3d4:	02000000 	andeq	r0, r0, #0
     3d8:	351b010b 	ldrcc	r0, [fp, #-267]	; 0xfffffef5
     3dc:	00000015 	andeq	r0, r0, r5, lsl r0
     3e0:	14050300 	strne	r0, [r5], #-768	; 0xfffffd00
     3e4:	03380000 	teqeq	r8, #0
     3e8:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
     3ec:	08000003 	stmdaeq	r0, {r0, r1}
     3f0:	01000000 	mrseq	r0, (UNDEF: 0)
     3f4:	0423053d 	strteq	r0, [r3], #-1341	; 0xfffffac3
     3f8:	11010000 	mrsne	r0, (UNDEF: 1)
     3fc:	5f000014 	svcpl	0x00000014
     400:	5d000001 	stcpl	0, cr0, [r0, #-4]
     404:	04000001 	streq	r0, [r0], #-1
     408:	00001529 	andeq	r1, r0, r9, lsr #10
     40c:	0000033c 	andeq	r0, r0, ip, lsr r3
     410:	00033c01 	andeq	r3, r3, r1, lsl #24
     414:	00000400 	andeq	r0, r0, r0, lsl #8
     418:	010c0200 	mrseq	r0, R12_fiq
     41c:	0015351b 	andseq	r3, r5, fp, lsl r5
     420:	03000000 	movweq	r0, #0
     424:	0000130f 	andeq	r1, r0, pc, lsl #6
     428:	00000340 	andeq	r0, r0, r0, asr #6
     42c:	00034003 	andeq	r4, r3, r3
     430:	00000400 	andeq	r0, r0, r0, lsl #8
     434:	053f0100 	ldreq	r0, [pc, #-256]!	; 33c <.debug_info+0x33c>
     438:	00000494 	muleq	r0, r4, r4
     43c:	00141c03 	andseq	r1, r4, r3, lsl #24
     440:	00034000 	andeq	r4, r3, r0
     444:	03400500 	movteq	r0, #1280	; 0x500
     448:	00040000 	andeq	r0, r4, r0
     44c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     450:	0004630c 	andeq	r6, r4, ip, lsl #6
     454:	142c0600 	strtne	r0, [ip], #-1536	; 0xfffffa00
     458:	016b0000 	cmneq	fp, r0
     45c:	01670000 	cmneq	r7, r0
     460:	04000000 	streq	r0, [r0], #-0
     464:	000016e0 	andeq	r1, r0, r0, ror #13
     468:	00000344 	andeq	r0, r0, r4, asr #6
     46c:	00034402 	andeq	r4, r3, r2, lsl #8
     470:	00000000 	andeq	r0, r0, r0
     474:	0c390200 	lfmeq	f0, 4, [r9], #-0
     478:	0016fa01 	andseq	pc, r6, r1, lsl #20
     47c:	00017d00 	andeq	r7, r1, r0, lsl #26
     480:	00017b00 	andeq	r7, r1, r0, lsl #22
     484:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
     488:	01880000 	orreq	r0, r8, r0
     48c:	01860000 	orreq	r0, r6, r0
     490:	00000000 	andeq	r0, r0, r0
     494:	00037c08 	andeq	r7, r3, r8, lsl #24
     498:	0000ff00 	andeq	pc, r0, r0, lsl #30
     49c:	0004cd00 	andeq	ip, r4, r0, lsl #26
     4a0:	50010200 	andpl	r0, r1, r0, lsl #4
     4a4:	00a80305 	adceq	r0, r8, r5, lsl #6
     4a8:	01020000 	mrseq	r0, (UNDEF: 2)
     4ac:	00030551 	andeq	r0, r3, r1, asr r5
     4b0:	02000000 	andeq	r0, r0, #0
     4b4:	03055201 	movweq	r5, #20993	; 0x5201
     4b8:	0000005c 	andeq	r0, r0, ip, asr r0
     4bc:	02530102 	subseq	r0, r3, #-2147483648	; 0x80000000
     4c0:	02023f08 	andeq	r3, r2, #8, 30
     4c4:	0305007d 	movweq	r0, #20605	; 0x507d
     4c8:	0000021c 	andeq	r0, r0, ip, lsl r2
     4cc:	03800900 	orreq	r0, r0, #0, 18
     4d0:	00f70000 	rscseq	r0, r7, r0
     4d4:	0c000000 	stceq	0, cr0, [r0], {-0}
     4d8:	00000084 	andeq	r0, r0, r4, lsl #1
     4dc:	000004e7 	andeq	r0, r0, r7, ror #9
     4e0:	00002d0d 	andeq	r2, r0, sp, lsl #26
     4e4:	0a000a00 	beq	2cec <watchpt_set0+0x2954>
     4e8:	000004d7 	ldrdeq	r0, [r0], -r7
     4ec:	00035a16 	andeq	r5, r3, r6, lsl sl
     4f0:	01982900 	orrseq	r2, r8, r0, lsl #18
     4f4:	01900000 	orrseq	r0, r0, r0
     4f8:	9c010000 	stcls	0, cr0, [r1], {-0}
     4fc:	00000a86 	andeq	r0, r0, r6, lsl #21
     500:	0002e929 	andeq	lr, r2, r9, lsr #18
     504:	152a0100 	strne	r0, [sl, #-256]!	; 0xffffff00
     508:	0000005e 	andeq	r0, r0, lr, asr r0
     50c:	00041b12 	andeq	r1, r4, r2, lsl fp
     510:	000a9600 	andeq	r9, sl, r0, lsl #12
     514:	48030500 	stmdami	r3, {r8, sl}
     518:	10000000 	andne	r0, r0, r0
     51c:	000014cf 	andeq	r1, r0, pc, asr #9
     520:	000001a0 	andeq	r0, r0, r0, lsr #3
     524:	00002902 	andeq	r2, r0, r2, lsl #18
     528:	052b0100 	streq	r0, [fp, #-256]!	; 0xffffff00
     52c:	000005db 	ldrdeq	r0, [r0], -fp
     530:	0014db2a 	andseq	sp, r4, sl, lsr #22
     534:	00291100 	eoreq	r1, r9, r0, lsl #2
     538:	0c030000 	stceq	0, cr0, [r3], {-0}
     53c:	b4000015 	strlt	r0, [r0], #-21	; 0xffffffeb
     540:	02000001 	andeq	r0, r0, #1
     544:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     548:	00000004 	andeq	r0, r0, r4
     54c:	61051c04 	tstvs	r5, r4, lsl #24
     550:	06000005 	streq	r0, [r0], -r5
     554:	0000151c 	andeq	r1, r0, ip, lsl r5
     558:	00000192 	muleq	r0, r2, r1
     55c:	00000190 	muleq	r0, r0, r1
     560:	02380800 	eorseq	r0, r8, #0, 16
     564:	00ff0000 	rscseq	r0, pc, r0
     568:	058f0000 	streq	r0, [pc]	; 570 <.debug_info+0x570>
     56c:	01020000 	mrseq	r0, (UNDEF: 2)
     570:	1c030550 	cfstr32ne	mvfx0, [r3], {80}	; 0x50
     574:	02000001 	andeq	r0, r0, #1
     578:	03055101 	movweq	r5, #20737	; 0x5101
     57c:	000000cc 	andeq	r0, r0, ip, asr #1
     580:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
     584:	00002c03 	andeq	r2, r0, r3, lsl #24
     588:	53010200 	movwpl	r0, #4608	; 0x1200
     58c:	09004a01 	stmdbeq	r0, {r0, r9, fp, lr}
     590:	0000023c 	andeq	r0, r0, ip, lsr r2
     594:	000000f7 	strdeq	r0, [r0], -r7
     598:	00025808 	andeq	r5, r2, r8, lsl #16
     59c:	0000ff00 	andeq	pc, r0, r0, lsl #30
     5a0:	0005d000 	andeq	sp, r5, r0
     5a4:	50010200 	andpl	r0, r1, r0, lsl #4
     5a8:	00a80305 	adceq	r0, r8, r5, lsl #6
     5ac:	01020000 	mrseq	r0, (UNDEF: 2)
     5b0:	cc030551 	cfstr32gt	mvfx0, [r3], {81}	; 0x51
     5b4:	02000000 	andeq	r0, r0, #0
     5b8:	03055201 	movweq	r5, #20993	; 0x5201
     5bc:	0000002c 	andeq	r0, r0, ip, lsr #32
     5c0:	01530102 	cmpeq	r3, r2, lsl #2
     5c4:	7d02024c 	sfmvc	f0, 4, [r2, #-304]	; 0xfffffed0
     5c8:	54030500 	strpl	r0, [r3], #-1280	; 0xfffffb00
     5cc:	00000001 	andeq	r0, r0, r1
     5d0:	00025c09 	andeq	r5, r2, r9, lsl #24
     5d4:	0000f700 	andeq	pc, r0, r0, lsl #14
     5d8:	10000000 	andne	r0, r0, r0
     5dc:	0000131a 	andeq	r1, r0, sl, lsl r3
     5e0:	000001c0 	andeq	r0, r0, r0, asr #3
     5e4:	00003404 	andeq	r3, r0, r4, lsl #8
     5e8:	052d0100 	streq	r0, [sp, #-256]!	; 0xffffff00
     5ec:	0000091f 	andeq	r0, r0, pc, lsl r9
     5f0:	00003411 	andeq	r3, r0, r1, lsl r4
     5f4:	13350600 	teqne	r5, #0, 12
     5f8:	019c0000 	orrseq	r0, ip, r0
     5fc:	019a0000 	orrseq	r0, sl, r0
     600:	57100000 	ldrpl	r0, [r0, -r0]
     604:	c0000013 	andgt	r0, r0, r3, lsl r0
     608:	06000001 	streq	r0, [r0], -r1
     60c:	0000003f 	andeq	r0, r0, pc, lsr r0
     610:	e6082002 	str	r2, [r8], -r2
     614:	11000006 	tstne	r0, r6
     618:	0000003f 	andeq	r0, r0, pc, lsr r0
     61c:	00136706 	andseq	r6, r3, r6, lsl #14
     620:	0001a800 	andeq	sl, r1, r0, lsl #16
     624:	0001a400 	andeq	sl, r1, r0, lsl #8
     628:	149b0300 	ldrne	r0, [fp], #768	; 0x300
     62c:	01c00000 	biceq	r0, r0, r0
     630:	c0080000 	andgt	r0, r8, r0
     634:	04000001 	streq	r0, [r0], #-1
     638:	02000000 	andeq	r0, r0, #0
     63c:	06501719 			; <UNDEFINED> instruction: 0x06501719
     640:	ab060000 	blge	180648 <watchpt_set0+0x1802b0>
     644:	bb000014 	bllt	69c <.debug_info+0x69c>
     648:	b7000001 	strlt	r0, [r0, -r1]
     64c:	00000001 	andeq	r0, r0, r1
     650:	0016e003 	andseq	lr, r6, r3
     654:	0001c400 	andeq	ip, r1, r0, lsl #8
     658:	01c40300 	biceq	r0, r4, r0, lsl #6
     65c:	00000000 	andeq	r0, r0, r0
     660:	1a020000 	bne	80668 <watchpt_set0+0x802d0>
     664:	0006840c 	andeq	r8, r6, ip, lsl #8
     668:	16fa0100 	ldrbtne	r0, [sl], r0, lsl #2
     66c:	01cd0000 	biceq	r0, sp, r0
     670:	01cb0000 	biceq	r0, fp, r0
     674:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     678:	d8000016 	stmdale	r0, {r1, r2, r4}
     67c:	d6000001 	strle	r0, [r0], -r1
     680:	00000001 	andeq	r0, r0, r1
     684:	0016b904 	andseq	fp, r6, r4, lsl #18
     688:	00025c00 	andeq	r5, r2, r0, lsl #24
     68c:	025c0100 	subseq	r0, ip, #0, 2
     690:	00000000 	andeq	r0, r0, r0
     694:	1a020000 	bne	8069c <watchpt_set0+0x80304>
     698:	16d30125 	ldrbne	r0, [r3], r5, lsr #2
     69c:	01e20000 	mvneq	r0, r0
     6a0:	01e00000 	mvneq	r0, r0
     6a4:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
     6a8:	ed000016 	stc	0, cr0, [r0, #-88]	; 0xffffffa8
     6ac:	eb000001 	bl	6b8 <.debug_info+0x6b8>
     6b0:	04000001 	streq	r0, [r0], #-1
     6b4:	000016e0 	andeq	r1, r0, r0, ror #13
     6b8:	0000025c 	andeq	r0, r0, ip, asr r2
     6bc:	00025c03 	andeq	r5, r2, r3, lsl #24
     6c0:	00000000 	andeq	r0, r0, r0
     6c4:	0c240300 	stceq	3, cr0, [r4], #-0
     6c8:	0016fa01 	andseq	pc, r6, r1, lsl #20
     6cc:	0001f700 	andeq	pc, r1, r0, lsl #14
     6d0:	0001f500 	andeq	pc, r1, r0, lsl #10
     6d4:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
     6d8:	02020000 	andeq	r0, r2, #0
     6dc:	02000000 	andeq	r0, r0, #0
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	9b030000 	blls	c06ec <watchpt_set0+0xc0354>
     6e8:	d8000014 	stmdale	r0, {r2, r4}
     6ec:	02000001 	andeq	r0, r0, #1
     6f0:	000001d8 	ldrdeq	r0, [r0], -r8
     6f4:	00000004 	andeq	r0, r0, r4
     6f8:	0d172502 	cfldr32eq	mvfx2, [r7, #-8]
     6fc:	06000007 	streq	r0, [r0], -r7
     700:	000014ab 	andeq	r1, r0, fp, lsr #9
     704:	0000020e 	andeq	r0, r0, lr, lsl #4
     708:	0000020a 	andeq	r0, r0, sl, lsl #4
     70c:	17440300 	strbne	r0, [r4, -r0, lsl #6]
     710:	01dc0000 	bicseq	r0, ip, r0
     714:	dc030000 	stcle	0, cr0, [r3], {-0}
     718:	04000001 	streq	r0, [r0], #-1
     71c:	02000000 	andeq	r0, r0, #0
     720:	07410e26 	strbeq	r0, [r1, -r6, lsr #28]
     724:	5b010000 	blpl	4072c <watchpt_set0+0x40394>
     728:	20000017 	andcs	r0, r0, r7, lsl r0
     72c:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
     730:	01000002 	tsteq	r0, r2
     734:	00001751 	andeq	r1, r0, r1, asr r7
     738:	0000022b 	andeq	r0, r0, fp, lsr #4
     73c:	00000229 	andeq	r0, r0, r9, lsr #4
     740:	17100300 	ldrne	r0, [r0, -r0, lsl #6]
     744:	01e00000 	mvneq	r0, r0
     748:	e0020000 	and	r0, r2, r0
     74c:	04000001 	streq	r0, [r0], #-1
     750:	02000000 	andeq	r0, r0, #0
     754:	07750e27 	ldrbeq	r0, [r5, -r7, lsr #28]!
     758:	2a010000 	bcs	40760 <watchpt_set0+0x403c8>
     75c:	35000017 	strcc	r0, [r0, #-23]	; 0xffffffe9
     760:	33000002 	movwcc	r0, #2
     764:	01000002 	tsteq	r0, r2
     768:	00001720 	andeq	r1, r0, r0, lsr #14
     76c:	00000240 	andeq	r0, r0, r0, asr #4
     770:	0000023e 	andeq	r0, r0, lr, lsr r2
     774:	14b80300 	ldrtne	r0, [r8], #768	; 0x300
     778:	01e40000 	mvneq	r0, r0
     77c:	e4020000 	str	r0, [r2], #-0
     780:	0c000001 	stceq	0, cr0, [r0], {1}
     784:	02000000 	andeq	r0, r0, #0
     788:	07bf0528 	ldreq	r0, [pc, r8, lsr #10]!
     78c:	c4010000 	strgt	r0, [r1], #-0
     790:	4a000014 	bmi	7e8 <.debug_info+0x7e8>
     794:	48000002 	stmdami	r0, {r1}
     798:	04000002 	streq	r0, [r0], #-2
     79c:	00001529 	andeq	r1, r0, r9, lsr #10
     7a0:	000001e8 	andeq	r0, r0, r8, ror #3
     7a4:	0001e801 	andeq	lr, r1, r1, lsl #16
     7a8:	00000800 	andeq	r0, r0, r0, lsl #16
     7ac:	01080200 	mrseq	r0, R8_fiq
     7b0:	00153506 	andseq	r3, r5, r6, lsl #10
     7b4:	00025600 	andeq	r5, r2, r0, lsl #12
     7b8:	00025200 	andeq	r5, r2, r0, lsl #4
     7bc:	10000000 	andne	r0, r0, r0
     7c0:	00001357 	andeq	r1, r0, r7, asr r3
     7c4:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     7c8:	00004a03 	andeq	r4, r0, r3, lsl #20
     7cc:	052a0200 	streq	r0, [sl, #-512]!	; 0xfffffe00
     7d0:	000008a3 	andeq	r0, r0, r3, lsr #17
     7d4:	00004a11 	andeq	r4, r0, r1, lsl sl
     7d8:	13670600 	cmnne	r7, #0, 12
     7dc:	026b0000 	rsbeq	r0, fp, #0
     7e0:	02670000 	rsbeq	r0, r7, #0
     7e4:	9b030000 	blls	c07ec <watchpt_set0+0xc0454>
     7e8:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
     7ec:	05000001 	streq	r0, [r0, #-1]
     7f0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     7f4:	00000004 	andeq	r0, r0, r4
     7f8:	0d171902 	vldreq.16	s2, [r7, #-4]	; <UNPREDICTABLE>
     7fc:	06000008 	streq	r0, [r0], -r8
     800:	000014ab 	andeq	r1, r0, fp, lsr #9
     804:	0000027e 	andeq	r0, r0, lr, ror r2
     808:	0000027a 	andeq	r0, r0, sl, ror r2
     80c:	16e00300 	strbtne	r0, [r0], r0, lsl #6
     810:	01f40000 	mvnseq	r0, r0
     814:	f4030000 	vst4.8	{d0-d3}, [r3], r0
     818:	00000001 	andeq	r0, r0, r1
     81c:	02000000 	andeq	r0, r0, #0
     820:	08410c1a 	stmdaeq	r1, {r1, r3, r4, sl, fp}^
     824:	fa010000 	blx	4082c <watchpt_set0+0x40494>
     828:	90000016 	andls	r0, r0, r6, lsl r0
     82c:	8e000002 	cdphi	0, 0, cr0, cr0, cr2, {0}
     830:	01000002 	tsteq	r0, r2
     834:	000016f0 	strdeq	r1, [r0], -r0
     838:	0000029b 	muleq	r0, fp, r2
     83c:	00000299 	muleq	r0, r9, r2
     840:	16b90400 	ldrtne	r0, [r9], r0, lsl #8
     844:	02880000 	addeq	r0, r8, #0
     848:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     84c:	00000002 	andeq	r0, r0, r2
     850:	02000000 	andeq	r0, r0, #0
     854:	d301251a 	movwle	r2, #5402	; 0x151a
     858:	a5000016 	strge	r0, [r0, #-22]	; 0xffffffea
     85c:	a3000002 	movwge	r0, #2
     860:	01000002 	tsteq	r0, r2
     864:	000016c9 	andeq	r1, r0, r9, asr #13
     868:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     86c:	000002ae 	andeq	r0, r0, lr, lsr #5
     870:	0016e004 	andseq	lr, r6, r4
     874:	00028800 	andeq	r8, r2, r0, lsl #16
     878:	02880200 	addeq	r0, r8, #0, 4
     87c:	00000000 	andeq	r0, r0, r0
     880:	24030000 	strcs	r0, [r3], #-0
     884:	16fa010c 	ldrbtne	r0, [sl], ip, lsl #2
     888:	02ba0000 	adcseq	r0, sl, #0
     88c:	02b80000 	adcseq	r0, r8, #0
     890:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     894:	c5000016 	strgt	r0, [r0, #-22]	; 0xffffffea
     898:	c3000002 	movwgt	r0, #2
     89c:	00000002 	andeq	r0, r0, r2
     8a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     8a4:	00000284 	andeq	r0, r0, r4, lsl #5
     8a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     8ac:	000008d2 	ldrdeq	r0, [r0], -r2
     8b0:	05500102 	ldrbeq	r0, [r0, #-258]	; 0xfffffefe
     8b4:	0001cc03 	andeq	ip, r1, r3, lsl #24
     8b8:	51010200 	mrspl	r0, R9_usr
     8bc:	01780305 	cmneq	r8, r5, lsl #6
     8c0:	01020000 	mrseq	r0, (UNDEF: 2)
     8c4:	3c030552 	cfstr32cc	mvfx0, [r3], {82}	; 0x52
     8c8:	02000000 	andeq	r0, r0, #0
     8cc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     8d0:	88090021 	stmdahi	r9, {r0, r5}
     8d4:	f7000002 			; <UNDEFINED> instruction: 0xf7000002
     8d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     8dc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     8e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     8e4:	00000914 	andeq	r0, r0, r4, lsl r9
     8e8:	05500102 	ldrbeq	r0, [r0, #-258]	; 0xfffffefe
     8ec:	0000a803 	andeq	sl, r0, r3, lsl #16
     8f0:	51010200 	mrspl	r0, R9_usr
     8f4:	01780305 	cmneq	r8, r5, lsl #6
     8f8:	01020000 	mrseq	r0, (UNDEF: 2)
     8fc:	3c030552 	cfstr32cc	mvfx0, [r3], {82}	; 0x52
     900:	02000000 	andeq	r0, r0, #0
     904:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     908:	7d02022a 	sfmvc	f0, 4, [r2, #-168]	; 0xffffff58
     90c:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
     910:	00000001 	andeq	r0, r0, r1
     914:	0002b409 	andeq	fp, r2, r9, lsl #8
     918:	0000f700 	andeq	pc, r0, r0, lsl #14
     91c:	03000000 	movweq	r0, #0
     920:	0000130f 	andeq	r1, r0, pc, lsl #6
     924:	00000204 	andeq	r0, r0, r4, lsl #4
     928:	00020404 	andeq	r0, r2, r4, lsl #8
     92c:	00000400 	andeq	r0, r0, r0, lsl #8
     930:	05300100 	ldreq	r0, [r0, #-256]!	; 0xffffff00
     934:	00000990 	muleq	r0, r0, r9
     938:	00141c03 	andseq	r1, r4, r3, lsl #24
     93c:	00020400 	andeq	r0, r2, r0, lsl #8
     940:	02040600 	andeq	r0, r4, #0, 12
     944:	00040000 	andeq	r0, r4, r0
     948:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     94c:	00095f0c 	andeq	r5, r9, ip, lsl #30
     950:	142c0600 	strtne	r0, [ip], #-1536	; 0xfffffa00
     954:	02d10000 	sbcseq	r0, r1, #0
     958:	02cd0000 	sbceq	r0, sp, #0
     95c:	04000000 	streq	r0, [r0], #-0
     960:	000016e0 	andeq	r1, r0, r0, ror #13
     964:	00000208 	andeq	r0, r0, r8, lsl #4
     968:	00020802 	andeq	r0, r2, r2, lsl #16
     96c:	00000000 	andeq	r0, r0, r0
     970:	0c390200 	lfmeq	f0, 4, [r9], #-0
     974:	0016fa01 	andseq	pc, r6, r1, lsl #20
     978:	0002e300 	andeq	lr, r2, r0, lsl #6
     97c:	0002e100 	andeq	lr, r2, r0, lsl #2
     980:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
     984:	02ee0000 	rsceq	r0, lr, #0
     988:	02ec0000 	rsceq	r0, ip, #0
     98c:	00000000 	andeq	r0, r0, r0
     990:	00130f03 	andseq	r0, r3, r3, lsl #30
     994:	00021000 	andeq	r1, r2, r0
     998:	02100400 	andseq	r0, r0, #0, 8
     99c:	00040000 	andeq	r0, r4, r0
     9a0:	31010000 	mrscc	r0, (UNDEF: 1)
     9a4:	000a0105 	andeq	r0, sl, r5, lsl #2
     9a8:	141c0300 	ldrne	r0, [ip], #-768	; 0xfffffd00
     9ac:	02100000 	andseq	r0, r0, #0
     9b0:	10060000 	andne	r0, r6, r0
     9b4:	04000002 	streq	r0, [r0], #-2
     9b8:	02000000 	andeq	r0, r0, #0
     9bc:	09d00c39 	ldmibeq	r0, {r0, r3, r4, r5, sl, fp}^
     9c0:	2c060000 	stccs	0, cr0, [r6], {-0}
     9c4:	fa000014 	blx	a1c <.debug_info+0xa1c>
     9c8:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
     9cc:	00000002 	andeq	r0, r0, r2
     9d0:	0016e004 	andseq	lr, r6, r4
     9d4:	00021400 	andeq	r1, r2, r0, lsl #8
     9d8:	02140200 	andseq	r0, r4, #0, 4
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     9e4:	16fa010c 	ldrbtne	r0, [sl], ip, lsl #2
     9e8:	030c0000 	movweq	r0, #49152	; 0xc000
     9ec:	030a0000 	movweq	r0, #40960	; 0xa000
     9f0:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     9f4:	17000016 	smladne	r0, r6, r0, r0
     9f8:	15000003 	strne	r0, [r0, #-3]
     9fc:	00000003 	andeq	r0, r0, r3
     a00:	02d00800 	sbcseq	r0, r0, #0, 16
     a04:	00ff0000 	rscseq	r0, pc, r0
     a08:	0a3a0000 	beq	e80a10 <watchpt_set0+0xe80678>
     a0c:	01020000 	mrseq	r0, (UNDEF: 2)
     a10:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
     a14:	02000000 	andeq	r0, r0, #0
     a18:	03055101 	movweq	r5, #20737	; 0x5101
     a1c:	00000000 	andeq	r0, r0, r0
     a20:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
     a24:	00004803 	andeq	r4, r0, r3, lsl #16
     a28:	53010200 	movwpl	r0, #4608	; 0x1200
     a2c:	02300802 	eorseq	r0, r0, #131072	; 0x20000
     a30:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     a34:	00020403 	andeq	r0, r2, r3, lsl #8
     a38:	d4090000 	strle	r0, [r9], #-0
     a3c:	f7000002 			; <UNDEFINED> instruction: 0xf7000002
     a40:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     a44:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     a4c:	00000a7c 	andeq	r0, r0, ip, ror sl
     a50:	05500102 	ldrbeq	r0, [r0, #-258]	; 0xfffffefe
     a54:	0000a803 	andeq	sl, r0, r3, lsl #16
     a58:	51010200 	mrspl	r0, R9_usr
     a5c:	00000305 	andeq	r0, r0, r5, lsl #6
     a60:	01020000 	mrseq	r0, (UNDEF: 2)
     a64:	48030552 	stmdami	r3, {r1, r4, r6, r8, sl}
     a68:	02000000 	andeq	r0, r0, #0
     a6c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     a70:	7d020231 	sfmvc	f0, 4, [r2, #-196]	; 0xffffff3c
     a74:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
     a78:	00000002 	andeq	r0, r0, r2
     a7c:	0002f409 	andeq	pc, r2, r9, lsl #8
     a80:	0000f700 	andeq	pc, r0, r0, lsl #14
     a84:	840c0000 	strhi	r0, [ip], #-0
     a88:	96000000 	strls	r0, [r0], -r0
     a8c:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     a90:	0000002d 	andeq	r0, r0, sp, lsr #32
     a94:	860a0010 			; <UNDEFINED> instruction: 0x860a0010
     a98:	1600000a 	strne	r0, [r0], -sl
     a9c:	00000409 	andeq	r0, r0, r9, lsl #8
     aa0:	00008018 	andeq	r8, r0, r8, lsl r0
     aa4:	00011800 	andeq	r1, r1, r0, lsl #16
     aa8:	089c0100 	ldmeq	ip, {r8}
     aac:	18000010 	stmdane	r0, {r4}
     ab0:	1800726c 	stmdane	r0, {r2, r3, r5, r6, r9, ip, sp, lr}
     ab4:	00002d21 	andeq	r2, r0, r1, lsr #26
     ab8:	00032f00 	andeq	r2, r3, r0, lsl #30
     abc:	00031f00 	andeq	r1, r3, r0, lsl #30
     ac0:	041b1200 	ldreq	r1, [fp], #-512	; 0xfffffe00
     ac4:	10180000 	andsne	r0, r8, r0
     ac8:	03050000 	movweq	r0, #20480	; 0x5000
     acc:	00000018 	andeq	r0, r0, r8, lsl r0
     ad0:	0063701f 	rsbeq	r7, r3, pc, lsl r0
     ad4:	00005e22 	andeq	r5, r0, r2, lsr #28
     ad8:	00037600 	andeq	r7, r3, r0, lsl #12
     adc:	00037400 	andeq	r7, r3, r0, lsl #8
     ae0:	01672b00 	cmneq	r7, r0, lsl #22
     ae4:	24010000 	strcs	r0, [r1], #-0
     ae8:	0000d50b 	andeq	sp, r0, fp, lsl #10
     aec:	00038000 	andeq	r8, r3, r0
     af0:	00037e00 	andeq	r7, r3, r0, lsl #28
     af4:	12f21000 	rscsne	r1, r2, #0
     af8:	00880000 	addeq	r0, r8, r0
     afc:	13010000 	movwne	r0, #4096	; 0x1000
     b00:	01000000 	mrseq	r0, (UNDEF: 0)
     b04:	0ce2081a 	stcleq	8, cr0, [r2], #104	; 0x68
     b08:	13110000 	tstne	r1, #0
     b0c:	06000000 	streq	r0, [r0], -r0
     b10:	00001302 	andeq	r1, r0, r2, lsl #6
     b14:	0000038c 	andeq	r0, r0, ip, lsl #7
     b18:	00000388 	andeq	r0, r0, r8, lsl #7
     b1c:	00139103 	andseq	r9, r3, r3, lsl #2
     b20:	00008800 	andeq	r8, r0, r0, lsl #16
     b24:	00880300 	addeq	r0, r8, r0, lsl #6
     b28:	00040000 	andeq	r0, r4, r0
     b2c:	47020000 	strmi	r0, [r2, -r0]
     b30:	000b4315 	andeq	r4, fp, r5, lsl r3
     b34:	13a10600 			; <UNDEFINED> instruction: 0x13a10600
     b38:	039f0000 	orrseq	r0, pc, #0
     b3c:	039b0000 	orrseq	r0, fp, #0
     b40:	03000000 	movweq	r0, #0
     b44:	000016b9 			; <UNDEFINED> instruction: 0x000016b9
     b48:	0000008c 	andeq	r0, r0, ip, lsl #1
     b4c:	00008c03 	andeq	r8, r0, r3, lsl #24
     b50:	00000000 	andeq	r0, r0, r0
     b54:	09490200 	stmdbeq	r9, {r9}^
     b58:	00000ba7 	andeq	r0, r0, r7, lsr #23
     b5c:	0016d301 	andseq	sp, r6, r1, lsl #6
     b60:	0003b100 	andeq	fp, r3, r0, lsl #2
     b64:	0003af00 	andeq	sl, r3, r0, lsl #30
     b68:	16c90100 	strbne	r0, [r9], r0, lsl #2
     b6c:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
     b70:	03ba0000 			; <UNDEFINED> instruction: 0x03ba0000
     b74:	e0040000 	and	r0, r4, r0
     b78:	8c000016 	stchi	0, cr0, [r0], {22}
     b7c:	05000000 	streq	r0, [r0, #-0]
     b80:	0000008c 	andeq	r0, r0, ip, lsl #1
     b84:	00000000 	andeq	r0, r0, r0
     b88:	010c2403 	tsteq	ip, r3, lsl #8
     b8c:	000016fa 	strdeq	r1, [r0], -sl
     b90:	000003c6 	andeq	r0, r0, r6, asr #7
     b94:	000003c4 	andeq	r0, r0, r4, asr #7
     b98:	0016f001 	andseq	pc, r6, r1
     b9c:	0003d100 	andeq	sp, r3, r0, lsl #2
     ba0:	0003cf00 	andeq	ip, r3, r0, lsl #30
     ba4:	03000000 	movweq	r0, #0
     ba8:	00001540 	andeq	r1, r0, r0, asr #10
     bac:	000000e0 	andeq	r0, r0, r0, ror #1
     bb0:	0000e000 	andeq	lr, r0, r0
     bb4:	00000400 	andeq	r0, r0, r0, lsl #8
     bb8:	094a0200 	stmdbeq	sl, {r9}^
     bbc:	00000c32 	andeq	r0, r0, r2, lsr ip
     bc0:	00157001 	andseq	r7, r5, r1
     bc4:	0003db00 	andeq	sp, r3, r0, lsl #22
     bc8:	0003d900 	andeq	sp, r3, r0, lsl #18
     bcc:	15650100 	strbne	r0, [r5, #-256]!	; 0xffffff00
     bd0:	03e60000 	mvneq	r0, #0
     bd4:	03e40000 	mvneq	r0, #0
     bd8:	5a010000 	bpl	40be0 <watchpt_set0+0x40848>
     bdc:	f1000015 	cps	#21
     be0:	ef000003 	svc	0x00000003
     be4:	01000003 	tsteq	r0, r3
     be8:	00001550 	andeq	r1, r0, r0, asr r5
     bec:	000003fc 	strdeq	r0, [r0], -ip
     bf0:	000003fa 	strdeq	r0, [r0], -sl
     bf4:	00164404 	andseq	r4, r6, r4, lsl #8
     bf8:	0000e000 	andeq	lr, r0, r0
     bfc:	00e00a00 	rsceq	r0, r0, r0, lsl #20
     c00:	00040000 	andeq	r0, r4, r0
     c04:	62030000 	andvs	r0, r3, #0
     c08:	1669010c 	strbtne	r0, [r9], -ip, lsl #2
     c0c:	04060000 	streq	r0, [r6], #-0
     c10:	04040000 	streq	r0, [r4], #-0
     c14:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
     c18:	11000016 	tstne	r0, r6, lsl r0
     c1c:	0f000004 	svceq	0x00000004
     c20:	01000004 	tsteq	r0, r4
     c24:	00001654 	andeq	r1, r0, r4, asr r6
     c28:	0000041c 	andeq	r0, r0, ip, lsl r4
     c2c:	0000041a 	andeq	r0, r0, sl, lsl r4
     c30:	cb030000 	blgt	c0c38 <watchpt_set0+0xc08a0>
     c34:	f0000013 			; <UNDEFINED> instruction: 0xf0000013
     c38:	00000000 	andeq	r0, r0, r0
     c3c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c40:	00000004 	andeq	r0, r0, r4
     c44:	59094b02 	stmdbpl	r9, {r1, r8, r9, fp, lr}
     c48:	0600000c 	streq	r0, [r0], -ip
     c4c:	000013db 	ldrdeq	r1, [r0], -fp
     c50:	00000428 	andeq	r0, r0, r8, lsr #8
     c54:	00000424 	andeq	r0, r0, r4, lsr #8
     c58:	15400400 	strbne	r0, [r0, #-1024]	; 0xfffffc00
     c5c:	00f40000 	rscseq	r0, r4, r0
     c60:	f4020000 	vst4.8	{d0-d3}, [r2], r0
     c64:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     c68:	02000000 	andeq	r0, r0, #0
     c6c:	7001094b 	andvc	r0, r1, fp, asr #18
     c70:	3a000015 	bcc	ccc <.debug_info+0xccc>
     c74:	38000004 	stmdacc	r0, {r2}
     c78:	01000004 	tsteq	r0, r4
     c7c:	00001565 	andeq	r1, r0, r5, ror #10
     c80:	00000445 	andeq	r0, r0, r5, asr #8
     c84:	00000443 	andeq	r0, r0, r3, asr #8
     c88:	00155a01 	andseq	r5, r5, r1, lsl #20
     c8c:	00045000 	andeq	r5, r4, r0
     c90:	00044e00 	andeq	r4, r4, r0, lsl #28
     c94:	15500100 	ldrbne	r0, [r0, #-256]	; 0xffffff00
     c98:	045b0000 	ldrbeq	r0, [fp], #-0
     c9c:	04590000 	ldrbeq	r0, [r9], #-0
     ca0:	44040000 	strmi	r0, [r4], #-0
     ca4:	f4000016 	vst4.8	{d0-d3}, [r0 :64], r6
     ca8:	0c000000 	stceq	0, cr0, [r0], {-0}
     cac:	000000f4 	strdeq	r0, [r0], -r4
     cb0:	00000008 	andeq	r0, r0, r8
     cb4:	010c6203 	tsteq	ip, r3, lsl #4
     cb8:	00001669 	andeq	r1, r0, r9, ror #12
     cbc:	00000465 	andeq	r0, r0, r5, ror #8
     cc0:	00000463 	andeq	r0, r0, r3, ror #8
     cc4:	00165e01 	andseq	r5, r6, r1, lsl #28
     cc8:	00047000 	andeq	r7, r4, r0
     ccc:	00046e00 	andeq	r6, r4, r0, lsl #28
     cd0:	16540100 	ldrbne	r0, [r4], -r0, lsl #2
     cd4:	047b0000 	ldrbteq	r0, [fp], #-0
     cd8:	04790000 	ldrbteq	r0, [r9], #-0
     cdc:	00000000 	andeq	r0, r0, r0
     ce0:	d5100000 	ldrle	r0, [r0, #-0]
     ce4:	a0000012 	andge	r0, r0, r2, lsl r0
     ce8:	02000000 	andeq	r0, r0, #0
     cec:	0000001e 	andeq	r0, r0, lr, lsl r0
     cf0:	cf091c01 	svcgt	0x00091c01
     cf4:	1100000e 	tstne	r0, lr
     cf8:	0000001e 	andeq	r0, r0, lr, lsl r0
     cfc:	0012e506 	andseq	lr, r2, r6, lsl #10
     d00:	00048700 	andeq	r8, r4, r0, lsl #14
     d04:	00048300 	andeq	r8, r4, r0, lsl #6
     d08:	13ae0300 			; <UNDEFINED> instruction: 0x13ae0300
     d0c:	00a00000 	adceq	r0, r0, r0
     d10:	a0040000 	andge	r0, r4, r0
     d14:	04000000 	streq	r0, [r0], #-0
     d18:	02000000 	andeq	r0, r0, #0
     d1c:	0d30155d 	cfldr32eq	mvfx1, [r0, #-372]!	; 0xfffffe8c
     d20:	be060000 	cdplt	0, 0, cr0, cr6, cr0, {0}
     d24:	9a000013 	bls	d78 <.debug_info+0xd78>
     d28:	96000004 	strls	r0, [r0], -r4
     d2c:	00000004 	andeq	r0, r0, r4
     d30:	0016b903 	andseq	fp, r6, r3, lsl #18
     d34:	0000a400 	andeq	sl, r0, r0, lsl #8
     d38:	00a40300 	adceq	r0, r4, r0, lsl #6
     d3c:	00000000 	andeq	r0, r0, r0
     d40:	5f020000 	svcpl	0x00020000
     d44:	000d9409 	andeq	r9, sp, r9, lsl #8
     d48:	16d30100 	ldrbne	r0, [r3], r0, lsl #2
     d4c:	04ac0000 	strteq	r0, [ip], #0
     d50:	04aa0000 	strteq	r0, [sl], #0
     d54:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
     d58:	b7000016 	smladlt	r0, r6, r0, r0
     d5c:	b5000004 	strlt	r0, [r0, #-4]
     d60:	04000004 	streq	r0, [r0], #-4
     d64:	000016e0 	andeq	r1, r0, r0, ror #13
     d68:	000000a4 	andeq	r0, r0, r4, lsr #1
     d6c:	0000a405 	andeq	sl, r0, r5, lsl #8
     d70:	00000000 	andeq	r0, r0, r0
     d74:	0c240300 	stceq	3, cr0, [r4], #-0
     d78:	0016fa01 	andseq	pc, r6, r1, lsl #20
     d7c:	0004c100 	andeq	ip, r4, r0, lsl #2
     d80:	0004bf00 	andeq	fp, r4, r0, lsl #30
     d84:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
     d88:	04cc0000 	strbeq	r0, [ip], #0
     d8c:	04ca0000 	strbeq	r0, [sl], #0
     d90:	00000000 	andeq	r0, r0, r0
     d94:	00154003 	andseq	r4, r5, r3
     d98:	00012000 	andeq	r2, r1, r0
     d9c:	01200000 			; <UNDEFINED> instruction: 0x01200000
     da0:	00040000 	andeq	r0, r4, r0
     da4:	60020000 	andvs	r0, r2, r0
     da8:	000e1f09 	andeq	r1, lr, r9, lsl #30
     dac:	15700100 	ldrbne	r0, [r0, #-256]!	; 0xffffff00
     db0:	04d60000 	ldrbeq	r0, [r6], #0
     db4:	04d40000 	ldrbeq	r0, [r4], #0
     db8:	65010000 	strvs	r0, [r1, #-0]
     dbc:	e1000015 	tst	r0, r5, lsl r0
     dc0:	df000004 	svcle	0x00000004
     dc4:	01000004 	tsteq	r0, r4
     dc8:	0000155a 	andeq	r1, r0, sl, asr r5
     dcc:	000004ec 	andeq	r0, r0, ip, ror #9
     dd0:	000004ea 	andeq	r0, r0, sl, ror #9
     dd4:	00155001 	andseq	r5, r5, r1
     dd8:	0004f700 	andeq	pc, r4, r0, lsl #14
     ddc:	0004f500 	andeq	pc, r4, r0, lsl #10
     de0:	16440400 	strbne	r0, [r4], -r0, lsl #8
     de4:	01200000 			; <UNDEFINED> instruction: 0x01200000
     de8:	200a0000 	andcs	r0, sl, r0
     dec:	04000001 	streq	r0, [r0], #-1
     df0:	03000000 	movweq	r0, #0
     df4:	69010c62 	stmdbvs	r1, {r1, r5, r6, sl, fp}
     df8:	01000016 	tsteq	r0, r6, lsl r0
     dfc:	ff000005 			; <UNDEFINED> instruction: 0xff000005
     e00:	01000004 	tsteq	r0, r4
     e04:	0000165e 	andeq	r1, r0, lr, asr r6
     e08:	0000050c 	andeq	r0, r0, ip, lsl #10
     e0c:	0000050a 	andeq	r0, r0, sl, lsl #10
     e10:	00165401 	andseq	r5, r6, r1, lsl #8
     e14:	00051700 	andeq	r1, r5, r0, lsl #14
     e18:	00051500 	andeq	r1, r5, r0, lsl #10
     e1c:	03000000 	movweq	r0, #0
     e20:	000013cb 	andeq	r1, r0, fp, asr #7
     e24:	0000012c 	andeq	r0, r0, ip, lsr #2
     e28:	00012c00 	andeq	r2, r1, r0, lsl #24
     e2c:	00000400 	andeq	r0, r0, r0, lsl #8
     e30:	09610200 	stmdbeq	r1!, {r9}^
     e34:	00000e46 	andeq	r0, r0, r6, asr #28
     e38:	0013db06 	andseq	sp, r3, r6, lsl #22
     e3c:	00052300 	andeq	r2, r5, r0, lsl #6
     e40:	00051f00 	andeq	r1, r5, r0, lsl #30
     e44:	40040000 	andmi	r0, r4, r0
     e48:	30000015 	andcc	r0, r0, r5, lsl r0
     e4c:	02000001 	andeq	r0, r0, #1
     e50:	00000130 	andeq	r0, r0, r0, lsr r1
     e54:	00000008 	andeq	r0, r0, r8
     e58:	01096102 	tsteq	r9, r2, lsl #2
     e5c:	00001570 	andeq	r1, r0, r0, ror r5
     e60:	00000535 	andeq	r0, r0, r5, lsr r5
     e64:	00000533 	andeq	r0, r0, r3, lsr r5
     e68:	00156501 	andseq	r6, r5, r1, lsl #10
     e6c:	00054000 	andeq	r4, r5, r0
     e70:	00053e00 	andeq	r3, r5, r0, lsl #28
     e74:	155a0100 	ldrbne	r0, [sl, #-256]	; 0xffffff00
     e78:	05350000 	ldreq	r0, [r5, #-0]!
     e7c:	05330000 	ldreq	r0, [r3, #-0]!
     e80:	50010000 	andpl	r0, r1, r0
     e84:	4b000015 	blmi	ee0 <.debug_info+0xee0>
     e88:	49000005 	stmdbmi	r0, {r0, r2}
     e8c:	04000005 	streq	r0, [r0], #-5
     e90:	00001644 	andeq	r1, r0, r4, asr #12
     e94:	00000130 	andeq	r0, r0, r0, lsr r1
     e98:	0001300c 	andeq	r3, r1, ip
     e9c:	00000800 	andeq	r0, r0, r0, lsl #16
     ea0:	0c620300 	stcleq	3, cr0, [r2], #-0
     ea4:	00166901 	andseq	r6, r6, r1, lsl #18
     ea8:	00055500 	andeq	r5, r5, r0, lsl #10
     eac:	00055300 	andeq	r5, r5, r0, lsl #6
     eb0:	165e0100 	ldrbne	r0, [lr], -r0, lsl #2
     eb4:	05600000 	strbeq	r0, [r0, #-0]!
     eb8:	055e0000 	ldrbeq	r0, [lr, #-0]
     ebc:	54010000 	strpl	r0, [r1], #-0
     ec0:	6b000016 	blvs	f20 <.debug_info+0xf20>
     ec4:	69000005 	stmdbvs	r0, {r0, r2}
     ec8:	00000005 	andeq	r0, r0, r5
     ecc:	03000000 	movweq	r0, #0
     ed0:	000012a6 	andeq	r1, r0, r6, lsr #5
     ed4:	000000c4 	andeq	r0, r0, r4, asr #1
     ed8:	0000c403 	andeq	ip, r0, r3, lsl #8
     edc:	00000800 	andeq	r0, r0, r0, lsl #16
     ee0:	13220100 			; <UNDEFINED> instruction: 0x13220100
     ee4:	00000f0c 	andeq	r0, r0, ip, lsl #30
     ee8:	0013e804 	andseq	lr, r3, r4, lsl #16
     eec:	0000c400 	andeq	ip, r0, r0, lsl #8
     ef0:	00c40500 	sbceq	r0, r4, r0, lsl #10
     ef4:	00040000 	andeq	r0, r4, r0
     ef8:	7e020000 	cdpvc	0, 0, cr0, cr2, cr0, {0}
     efc:	13f8060c 	mvnsne	r0, #12, 12	; 0xc00000
     f00:	05770000 	ldrbeq	r0, [r7, #-0]!
     f04:	05730000 	ldrbeq	r0, [r3, #-0]!
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00129b03 	andseq	r9, r2, r3, lsl #22
     f10:	0000cc00 	andeq	ip, r0, r0, lsl #24
     f14:	00cc0200 	sbceq	r0, ip, r0, lsl #4
     f18:	00040000 	andeq	r0, r4, r0
     f1c:	24010000 	strcs	r0, [r1], #-0
     f20:	000f4919 	andeq	r4, pc, r9, lsl r9	; <UNPREDICTABLE>
     f24:	13740400 	cmnne	r4, #0, 8
     f28:	00cc0000 	sbceq	r0, ip, r0
     f2c:	cc040000 	stcgt	0, cr0, [r4], {-0}
     f30:	04000000 	streq	r0, [r0], #-0
     f34:	02000000 	andeq	r0, r0, #0
     f38:	84060c82 	strhi	r0, [r6], #-3202	; 0xfffff37e
     f3c:	8b000013 	blhi	f90 <.debug_info+0xf90>
     f40:	87000005 	strhi	r0, [r0, -r5]
     f44:	00000005 	andeq	r0, r0, r5
     f48:	00d82000 	sbcseq	r2, r8, r0
     f4c:	0f580000 	svceq	0x00580000
     f50:	01020000 	mrseq	r0, (UNDEF: 2)
     f54:	00300152 	eorseq	r0, r0, r2, asr r1
     f58:	00011c08 	andeq	r1, r1, r8, lsl #24
     f5c:	0000ff00 	andeq	pc, r0, r0, lsl #30
     f60:	000f8600 	andeq	r8, pc, r0, lsl #12
     f64:	50010200 	andpl	r0, r1, r0, lsl #4
     f68:	00440305 	subeq	r0, r4, r5, lsl #6
     f6c:	01020000 	mrseq	r0, (UNDEF: 2)
     f70:	00030551 	andeq	r0, r3, r1, asr r5
     f74:	02000000 	andeq	r0, r0, #0
     f78:	03055201 	movweq	r5, #20993	; 0x5201
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	01530102 	cmpeq	r3, r2, lsl #2
     f84:	2009004b 	andcs	r0, r9, fp, asr #32
     f88:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
     f8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     f90:	00000158 	andeq	r0, r0, r8, asr r1
     f94:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     f98:	00000fbd 			; <UNDEFINED> instruction: 0x00000fbd
     f9c:	05500102 	ldrbeq	r0, [r0, #-258]	; 0xfffffefe
     fa0:	00007403 	andeq	r7, r0, r3, lsl #8
     fa4:	51010200 	mrspl	r0, R9_usr
     fa8:	00000305 	andeq	r0, r0, r5, lsl #6
     fac:	01020000 	mrseq	r0, (UNDEF: 2)
     fb0:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
     fb4:	02000000 	andeq	r0, r0, #0
     fb8:	4d015301 	stcmi	3, cr5, [r1, #-4]
     fbc:	015c0900 	cmpeq	ip, r0, lsl #18
     fc0:	00f70000 	rscseq	r0, r7, r0
     fc4:	78080000 	stmdavc	r8, {}	; <UNPREDICTABLE>
     fc8:	ff000001 			; <UNDEFINED> instruction: 0xff000001
     fcc:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
     fd0:	0200000f 	andeq	r0, r0, #15
     fd4:	03055001 	movweq	r5, #20481	; 0x5001
     fd8:	000000a8 	andeq	r0, r0, r8, lsr #1
     fdc:	05510102 	ldrbeq	r0, [r1, #-258]	; 0xfffffefe
     fe0:	00000003 	andeq	r0, r0, r3
     fe4:	52010200 	andpl	r0, r1, #0, 4
     fe8:	00180305 	andseq	r0, r8, r5, lsl #6
     fec:	01020000 	mrseq	r0, (UNDEF: 2)
     ff0:	024f0153 	subeq	r0, pc, #-1073741804	; 0xc0000014
     ff4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     ff8:	0000bc03 	andeq	fp, r0, r3, lsl #24
     ffc:	7c090000 	stcvc	0, cr0, [r9], {-0}
    1000:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
    1004:	00000000 	andeq	r0, r0, r0
    1008:	0000840c 	andeq	r8, r0, ip, lsl #8
    100c:	00101800 	andseq	r1, r0, r0, lsl #16
    1010:	002d0d00 	eoreq	r0, sp, r0, lsl #26
    1014:	00110000 	andseq	r0, r1, r0
    1018:	0010080a 	andseq	r0, r0, sl, lsl #16
    101c:	00221600 	eoreq	r1, r2, r0, lsl #12
    1020:	000d0000 	andeq	r0, sp, r0
    1024:	80000000 	andhi	r0, r0, r0
    1028:	01000000 	mrseq	r0, (UNDEF: 0)
    102c:	0012869c 	mulseq	r2, ip, r6
    1030:	726c1800 	rsbvc	r1, ip, #0, 16
    1034:	2d250d00 	stccs	13, cr0, [r5, #-0]
    1038:	a3000000 	movwge	r0, #0
    103c:	9b000005 	blls	1058 <.debug_info+0x1058>
    1040:	12000005 	andne	r0, r0, #5
    1044:	0000041b 	andeq	r0, r0, fp, lsl r4
    1048:	00001296 	muleq	r0, r6, r2
    104c:	00000305 	andeq	r0, r0, r5, lsl #6
    1050:	f2100000 	vhadd.s16	d0, d0, d0
    1054:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1058:	01000000 	mrseq	r0, (UNDEF: 0)
    105c:	0000000c 	andeq	r0, r0, ip
    1060:	3f081001 	svccc	0x00081001
    1064:	11000012 	tstne	r0, r2, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00130206 	andseq	r0, r3, r6, lsl #4
    1070:	0005c300 	andeq	ip, r5, r0, lsl #6
    1074:	0005bf00 	andeq	fp, r5, r0, lsl #30
    1078:	13910300 	orrsne	r0, r1, #0, 6
    107c:	00040000 	andeq	r0, r4, r0
    1080:	04030000 	streq	r0, [r3], #-0
    1084:	04000000 	streq	r0, [r0], #-0
    1088:	02000000 	andeq	r0, r0, #0
    108c:	10a01547 	adcne	r1, r0, r7, asr #10
    1090:	a1060000 	mrsge	r0, (UNDEF: 6)
    1094:	d2000013 	andle	r0, r0, #19
    1098:	ce000005 	cdpgt	0, 0, cr0, cr0, cr5, {0}
    109c:	00000005 	andeq	r0, r0, r5
    10a0:	0016b903 	andseq	fp, r6, r3, lsl #18
    10a4:	00000800 	andeq	r0, r0, r0, lsl #16
    10a8:	00080300 	andeq	r0, r8, r0, lsl #6
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    10b4:	00110409 	andseq	r0, r1, r9, lsl #8
    10b8:	16d30100 	ldrbne	r0, [r3], r0, lsl #2
    10bc:	05e00000 	strbeq	r0, [r0, #0]!
    10c0:	05de0000 	ldrbeq	r0, [lr]
    10c4:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    10c8:	e9000016 	stmdb	r0, {r1, r2, r4}
    10cc:	e7000005 	str	r0, [r0, -r5]
    10d0:	04000005 	streq	r0, [r0], #-5
    10d4:	000016e0 	andeq	r1, r0, r0, ror #13
    10d8:	00000008 	andeq	r0, r0, r8
    10dc:	00000805 	andeq	r0, r0, r5, lsl #16
    10e0:	00000000 	andeq	r0, r0, r0
    10e4:	0c240300 	stceq	3, cr0, [r4], #-0
    10e8:	0016fa01 	andseq	pc, r6, r1, lsl #20
    10ec:	0005f100 	andeq	pc, r5, r0, lsl #2
    10f0:	0005ef00 	andeq	lr, r5, r0, lsl #30
    10f4:	16f00100 	ldrbtne	r0, [r0], r0, lsl #2
    10f8:	05fa0000 	ldrbeq	r0, [sl, #0]!
    10fc:	05f80000 	ldrbeq	r0, [r8, #0]!
    1100:	00000000 	andeq	r0, r0, r0
    1104:	00154003 	andseq	r4, r5, r3
    1108:	00003000 	andeq	r3, r0, r0
    110c:	00300000 	eorseq	r0, r0, r0
    1110:	00040000 	andeq	r0, r4, r0
    1114:	4a020000 	bmi	8111c <watchpt_set0+0x80d84>
    1118:	00118f09 	andseq	r8, r1, r9, lsl #30
    111c:	15700100 	ldrbne	r0, [r0, #-256]!	; 0xffffff00
    1120:	06020000 	streq	r0, [r2], -r0
    1124:	06000000 	streq	r0, [r0], -r0
    1128:	65010000 	strvs	r0, [r1, #-0]
    112c:	0b000015 	bleq	1188 <.debug_info+0x1188>
    1130:	09000006 	stmdbeq	r0, {r1, r2}
    1134:	01000006 	tsteq	r0, r6
    1138:	0000155a 	andeq	r1, r0, sl, asr r5
    113c:	00000614 	andeq	r0, r0, r4, lsl r6
    1140:	00000612 	andeq	r0, r0, r2, lsl r6
    1144:	00155001 	andseq	r5, r5, r1
    1148:	00061d00 	andeq	r1, r6, r0, lsl #26
    114c:	00061b00 	andeq	r1, r6, r0, lsl #22
    1150:	16440400 	strbne	r0, [r4], -r0, lsl #8
    1154:	00300000 	eorseq	r0, r0, r0
    1158:	300a0000 	andcc	r0, sl, r0
    115c:	04000000 	streq	r0, [r0], #-0
    1160:	03000000 	movweq	r0, #0
    1164:	69010c62 	stmdbvs	r1, {r1, r5, r6, sl, fp}
    1168:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    116c:	23000006 	movwcs	r0, #6
    1170:	01000006 	tsteq	r0, r6
    1174:	0000165e 	andeq	r1, r0, lr, asr r6
    1178:	0000062e 	andeq	r0, r0, lr, lsr #12
    117c:	0000062c 	andeq	r0, r0, ip, lsr #12
    1180:	00165401 	andseq	r5, r6, r1, lsl #8
    1184:	00063700 	andeq	r3, r6, r0, lsl #14
    1188:	00063500 	andeq	r3, r6, r0, lsl #10
    118c:	03000000 	movweq	r0, #0
    1190:	000013cb 	andeq	r1, r0, fp, asr #7
    1194:	00000040 	andeq	r0, r0, r0, asr #32
    1198:	00004000 	andeq	r4, r0, r0
    119c:	00000400 	andeq	r0, r0, r0, lsl #8
    11a0:	094b0200 	stmdbeq	fp, {r9}^
    11a4:	000011b6 			; <UNDEFINED> instruction: 0x000011b6
    11a8:	0013db06 	andseq	sp, r3, r6, lsl #22
    11ac:	00064100 	andeq	r4, r6, r0, lsl #2
    11b0:	00063d00 	andeq	r3, r6, r0, lsl #26
    11b4:	40040000 	andmi	r0, r4, r0
    11b8:	44000015 	strmi	r0, [r0], #-21	; 0xffffffeb
    11bc:	02000000 	andeq	r0, r0, #0
    11c0:	00000044 	andeq	r0, r0, r4, asr #32
    11c4:	00000008 	andeq	r0, r0, r8
    11c8:	01094b02 	tsteq	r9, r2, lsl #22
    11cc:	00001570 	andeq	r1, r0, r0, ror r5
    11d0:	0000064f 	andeq	r0, r0, pc, asr #12
    11d4:	0000064d 	andeq	r0, r0, sp, asr #12
    11d8:	00156501 	andseq	r6, r5, r1, lsl #10
    11dc:	00065800 	andeq	r5, r6, r0, lsl #16
    11e0:	00065600 	andeq	r5, r6, r0, lsl #12
    11e4:	155a0100 	ldrbne	r0, [sl, #-256]	; 0xffffff00
    11e8:	06610000 	strbteq	r0, [r1], -r0
    11ec:	065f0000 	ldrbeq	r0, [pc], -r0
    11f0:	50010000 	andpl	r0, r1, r0
    11f4:	6a000015 	bvs	1250 <.debug_info+0x1250>
    11f8:	68000006 	stmdavs	r0, {r1, r2}
    11fc:	04000006 	streq	r0, [r0], #-6
    1200:	00001644 	andeq	r1, r0, r4, asr #12
    1204:	00000044 	andeq	r0, r0, r4, asr #32
    1208:	0000440c 	andeq	r4, r0, ip, lsl #8
    120c:	00000800 	andeq	r0, r0, r0, lsl #16
    1210:	0c620300 	stcleq	3, cr0, [r2], #-0
    1214:	00166901 	andseq	r6, r6, r1, lsl #18
    1218:	00067200 	andeq	r7, r6, r0, lsl #4
    121c:	00067000 	andeq	r7, r6, r0
    1220:	165e0100 	ldrbne	r0, [lr], -r0, lsl #2
    1224:	067b0000 	ldrbteq	r0, [fp], -r0
    1228:	06790000 	ldrbteq	r0, [r9], -r0
    122c:	54010000 	strpl	r0, [r1], #-0
    1230:	84000016 	strhi	r0, [r0], #-22	; 0xffffffea
    1234:	82000006 	andhi	r0, r0, #6
    1238:	00000006 	andeq	r0, r0, r6
    123c:	20000000 	andcs	r0, r0, r0
    1240:	0000002c 	andeq	r0, r0, ip, lsr #32
    1244:	0000124e 	andeq	r1, r0, lr, asr #4
    1248:	01510102 	cmpeq	r1, r2, lsl #2
    124c:	6c080030 	stcvs	0, cr0, [r8], {48}	; 0x30
    1250:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1254:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1258:	02000012 	andeq	r0, r0, #18
    125c:	03055001 	movweq	r5, #20481	; 0x5001
    1260:	00000014 	andeq	r0, r0, r4, lsl r0
    1264:	05510102 	ldrbeq	r0, [r1, #-258]	; 0xfffffefe
    1268:	00000003 	andeq	r0, r0, r3
    126c:	52010200 	andpl	r0, r1, #0, 4
    1270:	00000305 	andeq	r0, r0, r5, lsl #6
    1274:	01020000 	mrseq	r0, (UNDEF: 2)
    1278:	00430153 	subeq	r0, r3, r3, asr r1
    127c:	00007009 	andeq	r7, r0, r9
    1280:	0000f700 	andeq	pc, r0, r0, lsl #14
    1284:	840c0000 	strhi	r0, [ip], #-0
    1288:	96000000 	strls	r0, [r0], -r0
    128c:	0d000012 	stceq	0, cr0, [r0, #-72]	; 0xffffffb8
    1290:	0000002d 	andeq	r0, r0, sp, lsr #32
    1294:	860a0015 			; <UNDEFINED> instruction: 0x860a0015
    1298:	19000012 	stmdbne	r0, {r1, r4}
    129c:	000002fa 	strdeq	r0, [r0], -sl
    12a0:	005e1881 	subseq	r1, lr, r1, lsl #17
    12a4:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
    12a8:	7d000003 	stcvc	0, cr0, [r0, #-12]
    12ac:	00005e18 	andeq	r5, r0, r8, lsl lr
    12b0:	03490f00 	movteq	r0, #40704	; 0x9f00
    12b4:	67020000 	strvs	r0, [r2, -r0]
    12b8:	0012ca14 	andseq	ip, r2, r4, lsl sl
    12bc:	008f1300 	addeq	r1, pc, r0, lsl #6
    12c0:	6b020000 	blvs	812c8 <watchpt_set0+0x80f30>
    12c4:	00002d0e 	andeq	r2, r0, lr, lsl #26
    12c8:	c1190000 	tstgt	r9, r0
    12cc:	64000000 	strvs	r0, [r0], #-0
    12d0:	00002613 	andeq	r2, r0, r3, lsl r6
    12d4:	016c0700 	cmneq	ip, r0, lsl #14
    12d8:	5b020000 	blpl	812e0 <watchpt_set0+0x80f48>
    12dc:	00002613 	andeq	r2, r0, r3, lsl r6
    12e0:	0012f200 	andseq	pc, r2, r0, lsl #4
    12e4:	011a1300 	tsteq	sl, r0, lsl #6
    12e8:	5d020000 	stcpl	0, cr0, [r2, #-0]
    12ec:	00002d0e 	andeq	r2, r0, lr, lsl #26
    12f0:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
    12f4:	02000000 	andeq	r0, r0, #0
    12f8:	00261345 	eoreq	r1, r6, r5, asr #6
    12fc:	130f0000 	movwne	r0, #61440	; 0xf000
    1300:	b4130000 	ldrlt	r0, [r3], #-0
    1304:	02000000 	andeq	r0, r0, #0
    1308:	002d0e47 	eoreq	r0, sp, r7, asr #28
    130c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1310:	0000017e 	andeq	r0, r0, lr, ror r1
    1314:	00261338 	eoreq	r1, r6, r8, lsr r3
    1318:	700f0000 	andvc	r0, pc, r0
    131c:	02000002 	andeq	r0, r0, #2
    1320:	1342141e 	movtne	r1, #9246	; 0x241e
    1324:	1b120000 	blne	48132c <watchpt_set0+0x480f94>
    1328:	52000004 	andpl	r0, r0, #4
    132c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1330:	00003c03 	andeq	r3, r0, r3, lsl #24
    1334:	024c1300 	subeq	r1, ip, #0, 6
    1338:	25020000 	strcs	r0, [r2, #-0]
    133c:	00005e0e 	andeq	r5, r0, lr, lsl #28
    1340:	840c0000 	strhi	r0, [ip], #-0
    1344:	52000000 	andpl	r0, r0, #0
    1348:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    134c:	0000002d 	andeq	r0, r0, sp, lsr #32
    1350:	420a000b 	andmi	r0, sl, #11
    1354:	07000013 	smladeq	r0, r3, r0, r0
    1358:	0000009e 	muleq	r0, lr, r0
    135c:	26131802 	ldrcs	r1, [r3], -r2, lsl #16
    1360:	74000000 	strvc	r0, [r0], #-0
    1364:	13000013 	movwne	r0, #19
    1368:	0000024c 	andeq	r0, r0, ip, asr #4
    136c:	2d0e1902 	vstrcs.16	s2, [lr, #-4]	; <UNPREDICTABLE>
    1370:	00000000 	andeq	r0, r0, r0
    1374:	00015a07 	andeq	r5, r1, r7, lsl #20
    1378:	01120200 	tsteq	r2, r0, lsl #4
    137c:	0000005e 	andeq	r0, r0, lr, asr r0
    1380:	00001391 	muleq	r0, r1, r3
    1384:	7465720e 	strbtvc	r7, [r5], #-526	; 0xfffffdf2
    1388:	01120200 	tsteq	r2, r0, lsl #4
    138c:	0000005e 	andeq	r0, r0, lr, asr r0
    1390:	00480700 	subeq	r0, r8, r0, lsl #14
    1394:	10020000 	andne	r0, r2, r0
    1398:	00005e01 	andeq	r5, r0, r1, lsl #28
    139c:	0013ae00 	andseq	sl, r3, r0, lsl #28
    13a0:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
    13a4:	10020074 	andne	r0, r2, r4, ror r0
    13a8:	00005e01 	andeq	r5, r0, r1, lsl #28
    13ac:	3b070000 	blcc	1c13b4 <watchpt_set0+0x1c101c>
    13b0:	02000003 	andeq	r0, r0, #3
    13b4:	005e010f 	subseq	r0, lr, pc, lsl #2
    13b8:	13cb0000 	bicne	r0, fp, #0
    13bc:	720e0000 	andvc	r0, lr, #0
    13c0:	02007465 	andeq	r7, r0, #1694498816	; 0x65000000
    13c4:	005e010f 	subseq	r0, lr, pc, lsl #2
    13c8:	07000000 	streq	r0, [r0, -r0]
    13cc:	0000025d 	andeq	r0, r0, sp, asr r2
    13d0:	5e010e02 	cdppl	14, 0, cr0, cr1, cr2, {0}
    13d4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    13d8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    13dc:	00746572 	rsbseq	r6, r4, r2, ror r5
    13e0:	5e010e02 	cdppl	14, 0, cr0, cr1, cr2, {0}
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	0001b807 	andeq	fp, r1, r7, lsl #16
    13ec:	010d0200 	mrseq	r0, SP_fiq
    13f0:	0000005e 	andeq	r0, r0, lr, asr r0
    13f4:	00001405 	andeq	r1, r0, r5, lsl #8
    13f8:	7465720e 	strbtvc	r7, [r5], #-526	; 0xfffffdf2
    13fc:	010d0200 	mrseq	r0, SP_fiq
    1400:	0000005e 	andeq	r0, r0, lr, asr r0
    1404:	028b0f00 	addeq	r0, fp, #0, 30
    1408:	0c020000 	stceq	0, cr0, [r2], {-0}
    140c:	00141c01 	andseq	r1, r4, r1, lsl #24
    1410:	00760500 	rsbseq	r0, r6, r0, lsl #10
    1414:	5e010c02 	cdppl	12, 0, cr0, cr1, cr2, {0}
    1418:	00000000 	andeq	r0, r0, r0
    141c:	00000007 	andeq	r0, r0, r7
    1420:	010b0200 	mrseq	r0, R11_fiq
    1424:	0000005e 	andeq	r0, r0, lr, asr r0
    1428:	00001439 	andeq	r1, r0, r9, lsr r4
    142c:	7465720e 	strbtvc	r7, [r5], #-526	; 0xfffffdf2
    1430:	010b0200 	mrseq	r0, R11_fiq
    1434:	0000005e 	andeq	r0, r0, lr, asr r0
    1438:	032d0f00 			; <UNDEFINED> instruction: 0x032d0f00
    143c:	0b020000 	bleq	81444 <watchpt_set0+0x810ac>
    1440:	00145001 	andseq	r5, r4, r1
    1444:	00760500 	rsbseq	r0, r6, r0, lsl #10
    1448:	5e010b02 	vmlapl.f64	d0, d1, d2
    144c:	00000000 	andeq	r0, r0, r0
    1450:	00012d0f 	andeq	r2, r1, pc, lsl #26
    1454:	010a0200 	mrseq	r0, R10_fiq
    1458:	00001467 	andeq	r1, r0, r7, ror #8
    145c:	02007605 	andeq	r7, r0, #5242880	; 0x500000
    1460:	005e010a 	subseq	r0, lr, sl, lsl #2
    1464:	07000000 	streq	r0, [r0, -r0]
    1468:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    146c:	5e010902 	vmlapl.f16	s0, s2, s4	; <UNPREDICTABLE>
    1470:	84000000 	strhi	r0, [r0], #-0
    1474:	0e000014 	mcreq	0, 0, r0, cr0, cr4, {0}
    1478:	00746572 	rsbseq	r6, r4, r2, ror r5
    147c:	5e010902 	vmlapl.f16	s0, s2, s4	; <UNPREDICTABLE>
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00013b0f 	andeq	r3, r1, pc, lsl #22
    1488:	01090200 	mrseq	r0, R9_fiq
    148c:	0000149b 	muleq	r0, fp, r4
    1490:	02007605 	andeq	r7, r0, #5242880	; 0x500000
    1494:	005e0109 	subseq	r0, lr, r9, lsl #2
    1498:	07000000 	streq	r0, [r0, -r0]
    149c:	00000299 	muleq	r0, r9, r2
    14a0:	5e010802 	cdppl	8, 0, cr0, cr1, cr2, {0}
    14a4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    14a8:	0e000014 	mcreq	0, 0, r0, cr0, cr4, {0}
    14ac:	00746572 	rsbseq	r6, r4, r2, ror r5
    14b0:	5e010802 	cdppl	8, 0, cr0, cr1, cr2, {0}
    14b4:	00000000 	andeq	r0, r0, r0
    14b8:	0002a90f 	andeq	sl, r2, pc, lsl #18
    14bc:	01080200 	mrseq	r0, R8_fiq
    14c0:	000014cf 	andeq	r1, r0, pc, asr #9
    14c4:	02007605 	andeq	r7, r0, #5242880	; 0x500000
    14c8:	005e0108 	subseq	r0, lr, r8, lsl #2
    14cc:	0f000000 	svceq	0x00000000
    14d0:	000002d9 	ldrdeq	r0, [r0], -r9
    14d4:	f7141804 			; <UNDEFINED> instruction: 0xf7141804
    14d8:	21000014 	tstcs	r0, r4, lsl r0
    14dc:	000000e6 	andeq	r0, r0, r6, ror #1
    14e0:	d52a1804 	strle	r1, [sl, #-2052]!	; 0xfffff7fc
    14e4:	12000000 	andne	r0, r0, #0
    14e8:	0000041b 	andeq	r0, r0, fp, lsl r4
    14ec:	00001507 	andeq	r1, r0, r7, lsl #10
    14f0:	002c0305 	eoreq	r0, ip, r5, lsl #6
    14f4:	0c000000 	stceq	0, cr0, [r0], {-0}
    14f8:	00000084 	andeq	r0, r0, r4, lsl #1
    14fc:	00001507 	andeq	r1, r0, r7, lsl #10
    1500:	00002d0d 	andeq	r2, r0, sp, lsl #26
    1504:	0a000f00 	beq	510c <watchpt_set0+0x4d74>
    1508:	000014f7 	strdeq	r1, [r0], -r7
    150c:	00021807 	andeq	r1, r2, r7, lsl #16
    1510:	150f0400 	strne	r0, [pc, #-1024]	; 1118 <.debug_info+0x1118>
    1514:	000000d5 	ldrdeq	r0, [r0], -r5
    1518:	00001529 	andeq	r1, r0, r9, lsr #10
    151c:	0000ae13 	andeq	sl, r0, r3, lsl lr
    1520:	0b100400 	bleq	402528 <watchpt_set0+0x402190>
    1524:	000000d5 	ldrdeq	r0, [r0], -r5
    1528:	027c0f00 	rsbseq	r0, ip, #0, 30
    152c:	05050000 	streq	r0, [r5, #-0]
    1530:	00154014 	andseq	r4, r5, r4, lsl r0
    1534:	00720e00 	rsbseq	r0, r2, r0, lsl #28
    1538:	2d0e0605 	stccs	6, cr0, [lr, #-20]	; 0xffffffec
    153c:	00000000 	andeq	r0, r0, r0
    1540:	00014907 	andeq	r4, r1, r7, lsl #18
    1544:	015f0300 	cmpeq	pc, r0, lsl #6
    1548:	0000002d 	andeq	r0, r0, sp, lsr #32
    154c:	00001586 	andeq	r1, r0, r6, lsl #11
    1550:	03007805 	movweq	r7, #2053	; 0x805
    1554:	005e125f 	subseq	r1, lr, pc, asr r2
    1558:	6c050000 	stcvs	0, cr0, [r5], {-0}
    155c:	5f030062 	svcpl	0x00030062
    1560:	00002d1e 	andeq	r2, r0, lr, lsl sp
    1564:	62750500 	rsbsvs	r0, r5, #0, 10
    1568:	2b5f0300 	blcs	17c2170 <watchpt_set0+0x17c1dd8>
    156c:	0000002d 	andeq	r0, r0, sp, lsr #32
    1570:	6c617605 	stclvs	6, cr7, [r1], #-20	; 0xffffffec
    1574:	385f0300 	ldmdacc	pc, {r8, r9}^	; <UNPREDICTABLE>
    1578:	0000005e 	andeq	r0, r0, lr, asr r0
    157c:	00041b15 	andeq	r1, r4, r5, lsl fp
    1580:	00159600 	andseq	r9, r5, r0, lsl #12
    1584:	840c0000 	strhi	r0, [ip], #-0
    1588:	96000000 	strls	r0, [r0], -r0
    158c:	0d000015 	stceq	0, cr0, [r0, #-84]	; 0xffffffac
    1590:	0000002d 	andeq	r0, r0, sp, lsr #32
    1594:	860a0007 	strhi	r0, [sl], -r7
    1598:	07000015 	smladeq	r0, r5, r0, r0
    159c:	00000230 	andeq	r0, r0, r0, lsr r2
    15a0:	5e014d03 	cdppl	13, 0, cr4, cr1, cr3, {0}
    15a4:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    15a8:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    15ac:	4d030078 	stcmi	0, cr0, [r3, #-480]	; 0xfffffe20
    15b0:	00005e13 	andeq	r5, r0, r3, lsl lr
    15b4:	626c0500 	rsbvs	r0, ip, #0, 10
    15b8:	1f4d0300 	svcne	0x004d0300
    15bc:	0000002d 	andeq	r0, r0, sp, lsr #32
    15c0:	00627505 	rsbeq	r7, r2, r5, lsl #10
    15c4:	2d2c4d03 	stccs	13, cr4, [ip, #-12]!
    15c8:	05000000 	streq	r0, [r0, #-0]
    15cc:	4d030076 	stcmi	0, cr0, [r3, #-472]	; 0xfffffe28
    15d0:	00005e39 	andeq	r5, r0, r9, lsr lr
    15d4:	041b1500 	ldreq	r1, [fp], #-1280	; 0xfffffb00
    15d8:	15f90000 	ldrbne	r0, [r9, #0]!
    15dc:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
    15e0:	0e560300 	cdpeq	3, 5, cr0, cr6, cr0, {0}
    15e4:	0000002d 	andeq	r0, r0, sp, lsr #32
    15e8:	00840c00 	addeq	r0, r4, r0, lsl #24
    15ec:	15f90000 	ldrbne	r0, [r9, #0]!
    15f0:	2d0d0000 	stccs	0, cr0, [sp, #-0]
    15f4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15f8:	15e90a00 	strbne	r0, [r9, #2560]!	; 0xa00
    15fc:	f8070000 			; <UNDEFINED> instruction: 0xf8070000
    1600:	03000000 	movweq	r0, #0
    1604:	005e0141 	subseq	r0, lr, r1, asr #2
    1608:	16440000 	strbne	r0, [r4], -r0
    160c:	78050000 	stmdavc	r5, {}	; <UNPREDICTABLE>
    1610:	13410300 	movtne	r0, #4864	; 0x1300
    1614:	0000005e 	andeq	r0, r0, lr, asr r0
    1618:	00626c05 	rsbeq	r6, r2, r5, lsl #24
    161c:	2d1f4103 	ldfcss	f4, [pc, #-12]	; 1618 <.debug_info+0x1618>
    1620:	05000000 	streq	r0, [r0, #-0]
    1624:	03006275 	movweq	r6, #629	; 0x275
    1628:	002d2c41 	eoreq	r2, sp, r1, asr #24
    162c:	1b150000 	blne	541634 <watchpt_set0+0x54129c>
    1630:	f9000004 			; <UNDEFINED> instruction: 0xf9000004
    1634:	13000015 	movwne	r0, #21
    1638:	0000031e 	andeq	r0, r0, lr, lsl r3
    163c:	5e0e4503 	cfsh32pl	mvfx4, mvfx14, #3
    1640:	00000000 	andeq	r0, r0, r0
    1644:	00042807 	andeq	r2, r4, r7, lsl #16
    1648:	01390300 	teqeq	r9, r0, lsl #6
    164c:	0000005e 	andeq	r0, r0, lr, asr r0
    1650:	0000167e 	andeq	r1, r0, lr, ror r6
    1654:	03007805 	movweq	r7, #2053	; 0x805
    1658:	005e1339 	subseq	r1, lr, r9, lsr r3
    165c:	6c050000 	stcvs	0, cr0, [r5], {-0}
    1660:	39030062 	stmdbcc	r3, {r1, r5, r6}
    1664:	00002d1f 	andeq	r2, r0, pc, lsl sp
    1668:	62750500 	rsbsvs	r0, r5, #0, 10
    166c:	2c390300 	ldccs	3, cr0, [r9], #-0
    1670:	0000002d 	andeq	r0, r0, sp, lsr #32
    1674:	00041b15 	andeq	r1, r4, r5, lsl fp
    1678:	0015f900 	andseq	pc, r5, r0, lsl #18
    167c:	23070000 	movwcs	r0, #28672	; 0x7000
    1680:	03000003 	movweq	r0, #3
    1684:	005e182f 	subseq	r1, lr, pc, lsr #16
    1688:	16a40000 	strtne	r0, [r4], r0
    168c:	f2210000 	vhadd.s32	d0, d1, d0
    1690:	03000000 	movweq	r0, #0
    1694:	002d2b2f 	eoreq	r2, sp, pc, lsr #22
    1698:	1b150000 	blne	5416a0 <watchpt_set0+0x541308>
    169c:	b4000004 	strlt	r0, [r0], #-4
    16a0:	00000016 	andeq	r0, r0, r6, lsl r0
    16a4:	0000840c 	andeq	r8, r0, ip, lsl #8
    16a8:	0016b400 	andseq	fp, r6, r0, lsl #8
    16ac:	002d0d00 	eoreq	r0, sp, r0, lsl #26
    16b0:	00090000 	andeq	r0, r9, r0
    16b4:	0016a40a 	andseq	sl, r6, sl, lsl #8
    16b8:	010f0700 	tsteq	pc, r0, lsl #14
    16bc:	23030000 	movwcs	r0, #12288	; 0x3000
    16c0:	00002d01 	andeq	r2, r0, r1, lsl #26
    16c4:	0016e000 	andseq	lr, r6, r0
    16c8:	00780500 	rsbseq	r0, r8, r0, lsl #10
    16cc:	5e152303 	cdppl	3, 1, cr2, cr5, cr3, {0}
    16d0:	05000000 	streq	r0, [r0, #-0]
    16d4:	00746962 	rsbseq	r6, r4, r2, ror #18
    16d8:	2d212303 	stccs	3, cr2, [r1, #-12]!
    16dc:	00000000 	andeq	r0, r0, r0
    16e0:	00025307 	andeq	r5, r2, r7, lsl #6
    16e4:	011e0300 	tsteq	lr, r0, lsl #6
    16e8:	0000002d 	andeq	r0, r0, sp, lsr #32
    16ec:	00001710 	andeq	r1, r0, r0, lsl r7
    16f0:	03007805 	movweq	r7, #2053	; 0x805
    16f4:	005e141e 	subseq	r1, lr, lr, lsl r4
    16f8:	62050000 	andvs	r0, r5, #0
    16fc:	03007469 	movweq	r7, #1129	; 0x469
    1700:	002d201e 	eoreq	r2, sp, lr, lsl r0
    1704:	1b150000 	blne	54170c <watchpt_set0+0x541374>
    1708:	b4000004 	strlt	r0, [r0], #-4
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000b907 	andeq	fp, r0, r7, lsl #18
    1714:	010e0300 	mrseq	r0, ELR_hyp
    1718:	0000005e 	andeq	r0, r0, lr, asr r0
    171c:	00001744 	andeq	r1, r0, r4, asr #14
    1720:	03007805 	movweq	r7, #2053	; 0x805
    1724:	005e120e 	subseq	r1, lr, lr, lsl #4
    1728:	62050000 	andvs	r0, r5, #0
    172c:	03007469 	movweq	r7, #1129	; 0x469
    1730:	002d1e0e 	eoreq	r1, sp, lr, lsl #28
    1734:	1b220000 	blne	88173c <watchpt_set0+0x8813a4>
    1738:	96000004 	strls	r0, [r0], -r4
    173c:	b9000015 	stmdblt	r0, {r0, r2, r4}
    1740:	00000000 	andeq	r0, r0, r0
    1744:	0002282c 	andeq	r2, r2, ip, lsr #16
    1748:	01070300 	mrseq	r0, SP_und
    174c:	0000005e 	andeq	r0, r0, lr, asr r0
    1750:	00780503 	rsbseq	r0, r8, r3, lsl #10
    1754:	5e120703 	cdppl	7, 1, cr0, cr2, cr3, {0}
    1758:	05000000 	streq	r0, [r0, #-0]
    175c:	00746962 	rsbseq	r6, r4, r2, ror #18
    1760:	2d1e0703 	ldccs	7, cr0, [lr, #-12]
    1764:	22000000 	andcs	r0, r0, #0
    1768:	0000041b 	andeq	r0, r0, fp, lsl r4
    176c:	00001596 	muleq	r0, r6, r5
    1770:	00000228 	andeq	r0, r0, r8, lsr #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	31000501 	tstcc	r0, r1, lsl #10
   4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
   8:	00001742 	andeq	r1, r0, r2, asr #14
   c:	02004902 	andeq	r4, r0, #32768	; 0x8000
  10:	00187e18 	andseq	r7, r8, r8, lsl lr
  14:	011d0300 	tsteq	sp, r0, lsl #6
  18:	01521331 	cmpeq	r2, r1, lsr r3
  1c:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
  20:	58061201 	stmdapl	r6, {r0, r9, ip}
  24:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  28:	0013010b 	andseq	r0, r3, fp, lsl #2
  2c:	011d0400 	tsteq	sp, r0, lsl #8
  30:	01521331 	cmpeq	r2, r1, lsr r3
  34:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
  38:	58061201 	stmdapl	r6, {r0, r9, ip}
  3c:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  40:	0500000b 	streq	r0, [r0, #-11]
  44:	08030005 	stmdaeq	r3, {r0, r2}
  48:	0b3b0b3a 	bleq	ec2d38 <watchpt_set0+0xec29a0>
  4c:	13490b39 	movtne	r0, #39737	; 0x9b39
  50:	34060000 	strcc	r0, [r6], #-0
  54:	02133100 	andseq	r3, r3, #0, 2
  58:	1742b717 	smlaldne	fp, r2, r7, r7
  5c:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  60:	3a0e0301 	bcc	380c6c <watchpt_set0+0x3808d4>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  6c:	03212013 			; <UNDEFINED> instruction: 0x03212013
  70:	00001301 	andeq	r1, r0, r1, lsl #6
  74:	7d014808 	stcvc	8, cr4, [r1, #-32]	; 0xffffffe0
  78:	01137f01 	tsteq	r3, r1, lsl #30
  7c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  80:	017d0048 	cmneq	sp, r8, asr #32
  84:	0000137f 	andeq	r1, r0, pc, ror r3
  88:	4900260a 	stmdbmi	r0, {r1, r3, r9, sl, sp}
  8c:	0b000013 	bleq	e0 <.debug_abbrev+0xe0>
  90:	0b0b0024 	bleq	2c0128 <watchpt_set0+0x2bfd90>
  94:	0e030b3e 	vmoveq.16	d3[0], r0
  98:	010c0000 	mrseq	r0, (UNDEF: 12)
  9c:	01134901 	tsteq	r3, r1, lsl #18
  a0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a4:	13490021 	movtne	r0, #36897	; 0x9021
  a8:	00000b2f 	andeq	r0, r0, pc, lsr #22
  ac:	0300340e 	movweq	r3, #1038	; 0x40e
  b0:	3b0b3a08 	blcc	2ce8d8 <watchpt_set0+0x2ce540>
  b4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  b8:	0f000013 	svceq	0x00000013
  bc:	0e03012e 	adfeqsp	f0, f3, #0.5
  c0:	0b3b0b3a 	bleq	ec2db0 <watchpt_set0+0xec2a18>
  c4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  c8:	01032120 	tsteq	r3, r0, lsr #2
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  d4:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  d8:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
  dc:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  e0:	0013010b 	andseq	r0, r3, fp, lsl #2
  e4:	010b1100 	mrseq	r1, (UNDEF: 27)
  e8:	00001755 	andeq	r1, r0, r5, asr r7
  ec:	03003412 	movweq	r3, #1042	; 0x412
  f0:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  f4:	00180219 	andseq	r0, r8, r9, lsl r2
  f8:	00341300 	eorseq	r1, r4, r0, lsl #6
  fc:	0b3a0e03 	bleq	e83910 <watchpt_set0+0xe83578>
 100:	0b390b3b 	bleq	e42df4 <watchpt_set0+0xe42a5c>
 104:	00001349 	andeq	r1, r0, r9, asr #6
 108:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
 10c:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 110:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 114:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 118:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 11c:	03193f01 	tsteq	r9, #1, 30
 120:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
 124:	21390b3b 	teqcs	r9, fp, lsr fp
 128:	11192706 	tstne	r9, r6, lsl #14
 12c:	40061201 	andmi	r1, r6, r1, lsl #4
 130:	01197a18 	tsteq	r9, r8, lsl sl
 134:	17000013 	smladne	r0, r3, r0, r0
 138:	210b000f 	tstcs	fp, pc
 13c:	00134904 	andseq	r4, r3, r4, lsl #18
 140:	00051800 	andeq	r1, r5, r0, lsl #16
 144:	213a0803 	teqcs	sl, r3, lsl #16
 148:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
 14c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 150:	1742b717 	smlaldne	fp, r2, r7, r7
 154:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 158:	3a0e0300 	bcc	380d60 <watchpt_set0+0x3809c8>
 15c:	0b3b0221 	bleq	ec09e8 <watchpt_set0+0xec0650>
 160:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 164:	21201349 			; <UNDEFINED> instruction: 0x21201349
 168:	1a000003 	bne	17c <.debug_abbrev+0x17c>
 16c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <watchpt_set0+0xec2ac8>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	341b0000 	ldrcc	r0, [fp], #-0
 17c:	1c133100 	ldfnes	f3, [r3], {-0}
 180:	00000021 	andeq	r0, r0, r1, lsr #32
 184:	2701151c 	smladcs	r1, ip, r5, r1
 188:	00130119 	andseq	r0, r3, r9, lsl r1
 18c:	00341d00 	eorseq	r1, r4, r0, lsl #26
 190:	213a0e03 	teqcs	sl, r3, lsl #28
 194:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
 198:	13491921 	movtne	r1, #39201	; 0x9921
 19c:	00001802 	andeq	r1, r0, r2, lsl #16
 1a0:	0300051e 	movweq	r0, #1310	; 0x51e
 1a4:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
 1a8:	0b390b3b 	bleq	e42e9c <watchpt_set0+0xe42b04>
 1ac:	17021349 	strne	r1, [r2, -r9, asr #6]
 1b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1b4:	00341f00 	eorseq	r1, r4, r0, lsl #30
 1b8:	213a0803 	teqcs	sl, r3, lsl #16
 1bc:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
 1c0:	13490e21 	movtne	r0, #40481	; 0x9e21
 1c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 1c8:	20000017 	andcs	r0, r0, r7, lsl r0
 1cc:	017d0148 	cmneq	sp, r8, asr #2
 1d0:	00001301 	andeq	r1, r0, r1, lsl #6
 1d4:	03000521 	movweq	r0, #1313	; 0x521
 1d8:	3b0b3a0e 	blcc	2cea18 <watchpt_set0+0x2ce680>
 1dc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1e0:	22000013 	andcs	r0, r0, #19
 1e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1e8:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 1ec:	00000e1c 	andeq	r0, r0, ip, lsl lr
 1f0:	25011123 	strcs	r1, [r1, #-291]	; 0xfffffedd
 1f4:	030b130e 	movweq	r1, #45838	; 0xb30e
 1f8:	110e1b0e 	tstne	lr, lr, lsl #22
 1fc:	10061201 	andne	r1, r6, r1, lsl #4
 200:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
 204:	0b0b0024 	bleq	2c029c <watchpt_set0+0x2bff04>
 208:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 20c:	0f250000 	svceq	0x00250000
 210:	000b0b00 	andeq	r0, fp, r0, lsl #22
 214:	002e2600 	eoreq	r2, lr, r0, lsl #12
 218:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 21c:	0b3b0b3a 	bleq	ec2f0c <watchpt_set0+0xec2b74>
 220:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 224:	3c190187 	ldfccs	f0, [r9], {135}	; 0x87
 228:	27000019 	smladcs	r0, r9, r0, r0
 22c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 230:	0b3a0e03 	bleq	e83a44 <watchpt_set0+0xe836ac>
 234:	0b390b3b 	bleq	e42f28 <watchpt_set0+0xe42b90>
 238:	13491927 	movtne	r1, #39207	; 0x9927
 23c:	1301193c 	movwne	r1, #6460	; 0x193c
 240:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
 244:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 248:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 24c:	0b3b0b3a 	bleq	ec2f3c <watchpt_set0+0xec2ba4>
 250:	13490b39 	movtne	r0, #39737	; 0x9b39
 254:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 258:	052a0000 	streq	r0, [sl, #-0]!
 25c:	00133100 	andseq	r3, r3, r0, lsl #2
 260:	00342b00 	eorseq	r2, r4, r0, lsl #22
 264:	0b3a0e03 	bleq	e83a78 <watchpt_set0+0xe836e0>
 268:	0b390b3b 	bleq	e42f5c <watchpt_set0+0xe42bc4>
 26c:	17021349 	strne	r1, [r2, -r9, asr #6]
 270:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 274:	012e2c00 			; <UNDEFINED> instruction: 0x012e2c00
 278:	0b3a0e03 	bleq	e83a8c <watchpt_set0+0xe836f4>
 27c:	0b390b3b 	bleq	e42f70 <watchpt_set0+0xe42bd8>
 280:	13491927 	movtne	r1, #39207	; 0x9927
 284:	00000b20 	andeq	r0, r0, r0, lsr #22
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000686 	andeq	r0, r0, r6, lsl #13
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	fc079804 	stc2	8, cr9, [r7], {4}
  14:	04500107 	ldrbeq	r0, [r0], #-263	; 0xfffffef9
  18:	089c07fc 	ldmeq	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl}
  1c:	5001a304 	andpl	sl, r1, r4, lsl #6
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
  28:	0107f807 	tsteq	r7, r7, lsl #16	; <UNPREDICTABLE>
  2c:	07f80451 	ubfxeq	r0, r1, #8, #25
  30:	a304089c 	movwge	r0, #18588	; 0x489c
  34:	009f5101 	addseq	r5, pc, r1, lsl #2
  38:	98040002 	stmdals	r4, {r1}
  3c:	0107a407 	tsteq	r7, r7, lsl #8
  40:	02010050 	andeq	r0, r1, #80	; 0x50
  44:	04030302 	streq	r0, [r3], #-770	; 0xfffffcfe
  48:	06050504 	streq	r0, [r5], -r4, lsl #10
  4c:	00070706 	andeq	r0, r7, r6, lsl #14
  50:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  54:	9f300207 	svcls	0x00300207
  58:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  5c:	9f310207 	svcls	0x00310207
  60:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  64:	9f390207 	svcls	0x00390207
  68:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  6c:	9f490207 	svcls	0x00490207
  70:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  74:	9f4b0207 	svcls	0x004b0207
  78:	c807c804 	stmdagt	r7, {r2, fp, lr, pc}
  7c:	9f4f0207 	svcls	0x004f0207
  80:	dc07c804 	stcle	8, cr12, [r7], {4}
  84:	ff0a0407 			; <UNDEFINED> instruction: 0xff0a0407
  88:	08009f01 	stmdaeq	r0, {r0, r8, r9, sl, fp, ip, pc}
  8c:	04010000 	streq	r0, [r1], #-0
  90:	07a807a4 	streq	r0, [r8, r4, lsr #15]!
  94:	049f3002 	ldreq	r3, [pc], #2	; 9c <.debug_loclists+0x9c>
  98:	07a807a8 	streq	r0, [r8, r8, lsr #15]!
  9c:	01005301 	tsteq	r0, r1, lsl #6
  a0:	07a80408 	streq	r0, [r8, r8, lsl #8]!
  a4:	300207a8 	andcc	r0, r2, r8, lsr #15
  a8:	0801009f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r7}
  ac:	a807a804 	stmdage	r7, {r2, fp, sp, pc}
  b0:	00530107 	subseq	r0, r3, r7, lsl #2
  b4:	c8040009 	stmdagt	r4, {r0, r3}
  b8:	0407dc07 	streq	sp, [r7], #-3079	; 0xfffff3f9
  bc:	9f01ff0a 	svcls	0x0001ff0a
  c0:	04000300 	streq	r0, [r0], #-768	; 0xfffffd00
  c4:	07dc07d0 			; <UNDEFINED> instruction: 0x07dc07d0
  c8:	009f3002 	addseq	r3, pc, r2
  cc:	01000006 	tsteq	r0, r6
  d0:	b407b004 	strlt	fp, [r7], #-4
  d4:	9f300207 	svcls	0x00300207
  d8:	b407b404 	strlt	fp, [r7], #-1028	; 0xfffffbfc
  dc:	00530107 	subseq	r0, r3, r7, lsl #2
  e0:	b4040801 	strlt	r0, [r4], #-2049	; 0xfffff7ff
  e4:	0207b407 	andeq	fp, r7, #117440512	; 0x7000000
  e8:	01009f30 	tsteq	r0, r0, lsr pc
  ec:	07b40408 	ldreq	r0, [r4, r8, lsl #8]!
  f0:	530107b4 	movwpl	r0, #6068	; 0x17b4
  f4:	00000000 	andeq	r0, r0, r0
  f8:	06a80400 	strteq	r0, [r8], r0, lsl #8
  fc:	500106f8 	strdpl	r0, [r1], -r8
 100:	9806f804 	stmdals	r6, {r2, fp, ip, sp, lr, pc}
 104:	01a30407 			; <UNDEFINED> instruction: 0x01a30407
 108:	00009f50 	andeq	r9, r0, r0, asr pc
 10c:	04000000 	streq	r0, [r0], #-0
 110:	06f406a8 	ldrbteq	r0, [r4], r8, lsr #13
 114:	f4045101 	vst4.8	{d5,d7,d9,d11}, [r4], r1
 118:	04079806 	streq	r9, [r7], #-2054	; 0xfffff7fa
 11c:	9f5101a3 	svcls	0x005101a3
 120:	05050200 	streq	r0, [r5, #-512]	; 0xfffffe00
 124:	07070606 	streq	r0, [r7, -r6, lsl #12]
 128:	06a80400 	strteq	r0, [r8], r0, lsl #8
 12c:	300206a8 	andcc	r0, r2, r8, lsr #13
 130:	06a8049f 	ssateq	r0, #9, pc, lsl #9	; <UNPREDICTABLE>
 134:	0a0406a8 	beq	101bdc <watchpt_set0+0x101844>
 138:	049f01e0 	ldreq	r0, [pc], #480	; 140 <.debug_loclists+0x140>
 13c:	06a806a8 	strteq	r0, [r8], r8, lsr #13
 140:	01e60a04 	mvneq	r0, r4, lsl #20
 144:	06a8049f 	ssateq	r0, #9, pc, lsl #9	; <UNPREDICTABLE>
 148:	0a040798 	beq	101fb0 <watchpt_set0+0x101c18>
 14c:	009f01e7 	addseq	r0, pc, r7, ror #3
 150:	a8040008 	stmdage	r4, {r3}
 154:	0406b806 	streq	fp, [r6], #-2054	; 0xfffff7fa
 158:	9f01e70a 	svcls	0x0001e70a
 15c:	04000200 	streq	r0, [r0], #-512	; 0xfffffe00
 160:	06c006b8 			; <UNDEFINED> instruction: 0x06c006b8
 164:	07005001 	streq	r5, [r0, -r1]
 168:	04010000 	streq	r0, [r1], #-0
 16c:	06c406c0 	strbeq	r0, [r4], r0, asr #13
 170:	049f3002 	ldreq	r3, [pc], #2	; 178 <.debug_loclists+0x178>
 174:	06c406c4 	strbeq	r0, [r4], r4, asr #13
 178:	01005301 	tsteq	r0, r1, lsl #6
 17c:	06c40408 	strbeq	r0, [r4], r8, lsl #8
 180:	300206c4 	andcc	r0, r2, r4, asr #13
 184:	0801009f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r7}
 188:	c406c404 	strgt	ip, [r6], #-1028	; 0xfffffbfc
 18c:	00530106 	subseq	r0, r3, r6, lsl #2
 190:	b8040100 	stmdalt	r4, {r8}
 194:	0103b803 	tsteq	r3, r3, lsl #16
 198:	00010052 	andeq	r0, r1, r2, asr r0
 19c:	ec03dc04 	stc	12, cr13, [r3], {4}
 1a0:	00530103 	subseq	r0, r3, r3, lsl #2
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	dc03c404 	cfstrsle	mvf12, [r3], {4}
 1ac:	04530103 	ldrbeq	r0, [r3], #-259	; 0xfffffefd
 1b0:	04f404dc 	ldrbteq	r0, [r4], #1244	; 0x4dc
 1b4:	0a005301 	beq	14dc0 <watchpt_set0+0x14a28>
 1b8:	04010000 	streq	r0, [r1], #-0
 1bc:	03c403c0 	biceq	r0, r4, #192, 6
 1c0:	049f3002 	ldreq	r3, [pc], #2	; 1c8 <.debug_loclists+0x1c8>
 1c4:	03c403c4 	biceq	r0, r4, #196, 6	; 0x10000003
 1c8:	03005301 	movweq	r5, #769	; 0x301
 1cc:	03c40409 	biceq	r0, r4, #150994944	; 0x9000000
 1d0:	3f0203c4 	svccc	0x000203c4
 1d4:	0903009f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r7}
 1d8:	c403c404 	strgt	ip, [r3], #-1028	; 0xfffffbfc
 1dc:	00530103 	subseq	r0, r3, r3, lsl #2
 1e0:	dc040900 			; <UNDEFINED> instruction: 0xdc040900
 1e4:	0204dc04 	andeq	sp, r4, #4, 24	; 0x400
 1e8:	00009f3e 	andeq	r9, r0, lr, lsr pc
 1ec:	04dc0409 	ldrbeq	r0, [ip], #1033	; 0x409
 1f0:	530104dc 	movwpl	r0, #5340	; 0x14dc
 1f4:	04090300 	streq	r0, [r9], #-768	; 0xfffffd00
 1f8:	04dc04dc 	ldrbeq	r0, [ip], #1244	; 0x4dc
 1fc:	009f3e02 	addseq	r3, pc, r2, lsl #28
 200:	dc040903 			; <UNDEFINED> instruction: 0xdc040903
 204:	0104dc04 	tsteq	r4, r4, lsl #24
 208:	00040053 	andeq	r0, r4, r3, asr r0
 20c:	d8040100 	stmdale	r4, {r8}
 210:	0203dc03 	andeq	sp, r3, #768	; 0x300
 214:	dc049f30 	stcle	15, cr9, [r4], {48}	; 0x30
 218:	0103dc03 	tsteq	r3, r3, lsl #24
 21c:	00030053 	andeq	r0, r3, r3, asr r0
 220:	e003dc04 	and	sp, r3, r4, lsl #24
 224:	9f3e0203 	svcls	0x003e0203
 228:	04000300 	streq	r0, [r0], #-768	; 0xfffffd00
 22c:	03e003dc 	mvneq	r0, #220, 6	; 0x70000003
 230:	02005301 	andeq	r5, r0, #67108864	; 0x4000000
 234:	03e00400 	mvneq	r0, #0, 8
 238:	3f0203e4 	svccc	0x000203e4
 23c:	0002009f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
 240:	e403e004 	str	lr, [r3], #-4
 244:	00530103 	subseq	r0, r3, r3, lsl #2
 248:	e4040002 	str	r0, [r4], #-2
 24c:	0103ec03 	tsteq	r3, r3, lsl #24
 250:	00030053 	andeq	r0, r3, r3, asr r0
 254:	e8040000 	stmda	r4, {}	; <UNPREDICTABLE>
 258:	0204a403 	andeq	sl, r4, #50331648	; 0x3000000
 25c:	88049f30 	stmdahi	r4, {r4, r5, r8, r9, sl, fp, ip, pc}
 260:	0206a805 	andeq	sl, r6, #327680	; 0x50000
 264:	01009f30 	tsteq	r0, r0, lsr pc
 268:	04000000 	streq	r0, [r0], #-0
 26c:	048803f4 	streq	r0, [r8], #1012	; 0x3f4
 270:	88045301 	stmdahi	r4, {r0, r8, r9, ip, lr}
 274:	01059805 	tsteq	r5, r5, lsl #16
 278:	00070053 	andeq	r0, r7, r3, asr r0
 27c:	f0040100 			; <UNDEFINED> instruction: 0xf0040100
 280:	0203f403 	andeq	pc, r3, #50331648	; 0x3000000
 284:	f4049f30 			; <UNDEFINED> instruction: 0xf4049f30
 288:	0103f403 	tsteq	r3, r3, lsl #8	; <UNPREDICTABLE>
 28c:	09030053 	stmdbeq	r3, {r0, r1, r4, r6}
 290:	f403f404 	vst3.8	{d15-d17}, [r3], r4
 294:	9f3f0203 	svcls	0x003f0203
 298:	04090300 	streq	r0, [r9], #-768	; 0xfffffd00
 29c:	03f403f4 	mvnseq	r0, #244, 6	; 0xd0000003
 2a0:	00005301 	andeq	r5, r0, r1, lsl #6
 2a4:	05880408 	streq	r0, [r8, #1032]	; 0x408
 2a8:	3e020588 	cfsh32cc	mvfx0, mvfx2, #-56
 2ac:	0800009f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7}
 2b0:	88058804 	stmdahi	r5, {r2, fp, pc}
 2b4:	00530105 	subseq	r0, r3, r5, lsl #2
 2b8:	88040802 	stmdahi	r4, {r1, fp}
 2bc:	02058805 	andeq	r8, r5, #327680	; 0x50000
 2c0:	02009f3e 	andeq	r9, r0, #62, 30	; 0xf8
 2c4:	05880408 	streq	r0, [r8, #1032]	; 0x408
 2c8:	53010588 	movwpl	r0, #5512	; 0x1588
 2cc:	00000800 	andeq	r0, r0, r0, lsl #16
 2d0:	04840401 	streq	r0, [r4], #1025	; 0x401
 2d4:	30020488 	andcc	r0, r2, r8, lsl #9
 2d8:	0488049f 	streq	r0, [r8], #1183	; 0x49f
 2dc:	53010488 	movwpl	r0, #5256	; 0x1488
 2e0:	04080100 	streq	r0, [r8], #-256	; 0xffffff00
 2e4:	04880488 	streq	r0, [r8], #1160	; 0x488
 2e8:	009f3002 	addseq	r3, pc, r2
 2ec:	88040801 	stmdahi	r4, {r0, fp}
 2f0:	01048804 	tsteq	r4, r4, lsl #16
 2f4:	00080053 	andeq	r0, r8, r3, asr r0
 2f8:	90040100 	andls	r0, r4, r0, lsl #2
 2fc:	02049404 	andeq	r9, r4, #4, 8	; 0x4000000
 300:	94049f30 	strls	r9, [r4], #-3888	; 0xfffff0d0
 304:	01049404 	tsteq	r4, r4, lsl #8
 308:	08010053 	stmdaeq	r1, {r0, r1, r4, r6}
 30c:	94049404 	strls	r9, [r4], #-1028	; 0xfffffbfc
 310:	9f300204 	svcls	0x00300204
 314:	04080100 	streq	r0, [r8], #-256	; 0xffffff00
 318:	04940494 	ldreq	r0, [r4], #1172	; 0x494
 31c:	00005301 	andeq	r5, r0, r1, lsl #6
	...
 32c:	04000000 	streq	r0, [r0], #-0
 330:	01d00180 	bicseq	r0, r0, r0, lsl #3
 334:	d0045001 	andle	r5, r4, r1
 338:	0401e001 	streq	lr, [r1], #-1
 33c:	9f5001a3 	svcls	0x005001a3
 340:	9801e004 	stmdals	r1, {r2, sp, lr, pc}
 344:	04500102 	ldrbeq	r0, [r0], #-258	; 0xfffffefe
 348:	02a00298 	adceq	r0, r0, #152, 4	; 0x80000009
 34c:	5001a304 	andpl	sl, r1, r4, lsl #6
 350:	02a0049f 	adceq	r0, r0, #-1627389952	; 0x9f000000
 354:	500102d4 	ldrdpl	r0, [r1], -r4
 358:	dc02d404 	cfstrsle	mvf13, [r2], {4}
 35c:	01a30402 			; <UNDEFINED> instruction: 0x01a30402
 360:	dc049f50 	stcle	15, cr9, [r4], {80}	; 0x50
 364:	0102f402 	tsteq	r2, r2, lsl #8	; <UNPREDICTABLE>
 368:	02f40450 	rscseq	r0, r4, #80, 8	; 0x50000000
 36c:	a3040398 	movwge	r0, #17304	; 0x4398
 370:	009f5001 	addseq	r5, pc, r1
 374:	cc040000 	stcgt	0, cr0, [r4], {-0}
 378:	0101d701 	tsteq	r1, r1, lsl #14
 37c:	00010051 	andeq	r0, r1, r1, asr r0
 380:	d701d004 	strle	sp, [r1, -r4]
 384:	00500101 	subseq	r0, r0, r1, lsl #2
 388:	00000001 	andeq	r0, r0, r1
 38c:	98018c04 	stmdals	r1, {r2, sl, fp, pc}
 390:	04530101 	ldrbeq	r0, [r3], #-257	; 0xfffffeff
 394:	01e401e0 	mvneq	r0, r0, ror #3
 398:	05005301 	streq	r5, [r0, #-769]	; 0xfffffcff
 39c:	04010000 	streq	r0, [r1], #-0
 3a0:	018c0188 	orreq	r0, ip, r8, lsl #3
 3a4:	049f3002 	ldreq	r3, [pc], #2	; 3ac <.debug_loclists+0x3ac>
 3a8:	018c018c 	orreq	r0, ip, ip, lsl #3
 3ac:	03005301 	movweq	r5, #769	; 0x301
 3b0:	018c040b 	orreq	r0, ip, fp, lsl #8
 3b4:	3a02018c 	bcc	809ec <watchpt_set0+0x80654>
 3b8:	0b03009f 	bleq	c063c <watchpt_set0+0xc02a4>
 3bc:	8c018c04 	stchi	12, cr8, [r1], {4}
 3c0:	00530101 	subseq	r0, r3, r1, lsl #2
 3c4:	8c040b05 			; <UNDEFINED> instruction: 0x8c040b05
 3c8:	02018c01 	andeq	r8, r1, #256	; 0x100
 3cc:	05009f3a 	streq	r9, [r0, #-3898]	; 0xfffff0c6
 3d0:	018c040b 	orreq	r0, ip, fp, lsl #8
 3d4:	5301018c 	movwpl	r0, #4492	; 0x118c
 3d8:	04000000 	streq	r0, [r0], #-0
 3dc:	01e401e0 	mvneq	r0, r0, ror #3
 3e0:	009f3202 	addseq	r3, pc, r2, lsl #4
 3e4:	e0040000 	and	r0, r4, r0
 3e8:	0201e401 	andeq	lr, r1, #16777216	; 0x1000000
 3ec:	00009f33 	andeq	r9, r0, r3, lsr pc
 3f0:	01e00400 	mvneq	r0, r0, lsl #8
 3f4:	300201e4 	andcc	r0, r2, r4, ror #3
 3f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3fc:	e401e004 	str	lr, [r1], #-4
 400:	00530101 	subseq	r0, r3, r1, lsl #2
 404:	e004000a 	and	r0, r4, sl
 408:	0201e401 	andeq	lr, r1, #16777216	; 0x1000000
 40c:	0a009f33 	beq	280e0 <watchpt_set0+0x27d48>
 410:	01e00400 	mvneq	r0, r0, lsl #8
 414:	300201e4 	andcc	r0, r2, r4, ror #3
 418:	000a009f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
 41c:	e401e004 	str	lr, [r1], #-4
 420:	00530101 	subseq	r0, r3, r1, lsl #2
 424:	01000002 	tsteq	r0, r2
 428:	f401f004 	vst4.8	{d15-d18}, [r1], r4
 42c:	9f300201 	svcls	0x00300201
 430:	f401f404 	vst3.8	{d15-d17}, [r1], r4
 434:	00530101 	subseq	r0, r3, r1, lsl #2
 438:	f4040001 	vst4.8	{d0-d3}, [r4], r1
 43c:	0201fc01 	andeq	pc, r1, #256	; 0x100
 440:	01009f31 	tsteq	r0, r1, lsr pc
 444:	01f40400 	mvnseq	r0, r0, lsl #8
 448:	350201fc 	strcc	r0, [r2, #-508]	; 0xfffffe04
 44c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 450:	fc01f404 	stc2	4, cr15, [r1], {4}
 454:	9f320201 	svcls	0x00320201
 458:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
 45c:	01f801f4 	ldrsheq	r0, [r8, #20]!
 460:	0c005301 	stceq	3, cr5, [r0], {1}
 464:	01f40400 	mvnseq	r0, r0, lsl #8
 468:	350201fc 	strcc	r0, [r2, #-508]	; 0xfffffe04
 46c:	000c009f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
 470:	fc01f404 	stc2	4, cr15, [r1], {4}
 474:	9f320201 	svcls	0x00320201
 478:	04000c00 	streq	r0, [r0], #-3072	; 0xfffff400
 47c:	01f801f4 	ldrsheq	r0, [r8, #20]!
 480:	01005301 	tsteq	r0, r1, lsl #6
 484:	04000000 	streq	r0, [r0], #-0
 488:	01ac01a4 			; <UNDEFINED> instruction: 0x01ac01a4
 48c:	a0045201 	andge	r5, r4, r1, lsl #4
 490:	0102a402 	tsteq	r2, r2, lsl #8
 494:	00060052 	andeq	r0, r6, r2, asr r0
 498:	a0040100 	andge	r0, r4, r0, lsl #2
 49c:	0201a401 	andeq	sl, r1, #16777216	; 0x1000000
 4a0:	a4049f30 	strge	r9, [r4], #-3888	; 0xfffff0d0
 4a4:	0101a401 	tsteq	r1, r1, lsl #8
 4a8:	0b030052 	bleq	c05f8 <watchpt_set0+0xc0260>
 4ac:	a401a404 	strge	sl, [r1], #-1028	; 0xfffffbfc
 4b0:	9f3a0201 	svcls	0x003a0201
 4b4:	040b0300 	streq	r0, [fp], #-768	; 0xfffffd00
 4b8:	01a401a4 			; <UNDEFINED> instruction: 0x01a401a4
 4bc:	05005201 	streq	r5, [r0, #-513]	; 0xfffffdff
 4c0:	01a4040b 			; <UNDEFINED> instruction: 0x01a4040b
 4c4:	3a0201a4 	bcc	80b5c <watchpt_set0+0x807c4>
 4c8:	0b05009f 	bleq	14074c <watchpt_set0+0x1403b4>
 4cc:	a401a404 	strge	sl, [r1], #-1028	; 0xfffffbfc
 4d0:	00520101 	subseq	r0, r2, r1, lsl #2
 4d4:	a0040000 	andge	r0, r4, r0
 4d8:	0202a402 	andeq	sl, r2, #33554432	; 0x2000000
 4dc:	00009f32 	andeq	r9, r0, r2, lsr pc
 4e0:	02a00400 	adceq	r0, r0, #0, 8
 4e4:	330202a4 	movwcc	r0, #8868	; 0x22a4
 4e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4ec:	a402a004 	strge	sl, [r2], #-4
 4f0:	9f300202 	svcls	0x00300202
 4f4:	04000000 	streq	r0, [r0], #-0
 4f8:	02a402a0 	adceq	r0, r4, #160, 4
 4fc:	0a005201 	beq	14d08 <watchpt_set0+0x14970>
 500:	02a00400 	adceq	r0, r0, #0, 8
 504:	330202a4 	movwcc	r0, #8868	; 0x22a4
 508:	000a009f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
 50c:	a402a004 	strge	sl, [r2], #-4
 510:	9f300202 	svcls	0x00300202
 514:	04000a00 	streq	r0, [r0], #-2560	; 0xfffff600
 518:	02a402a0 	adceq	r0, r4, #160, 4
 51c:	02005201 	andeq	r5, r0, #268435456	; 0x10000000
 520:	04010000 	streq	r0, [r1], #-0
 524:	02b002ac 	adcseq	r0, r0, #172, 4	; 0xc000000a
 528:	049f3002 	ldreq	r3, [pc], #2	; 530 <.debug_loclists+0x530>
 52c:	02b002b0 	adcseq	r0, r0, #176, 4
 530:	01005201 	tsteq	r0, r1, lsl #4
 534:	02b00400 	adcseq	r0, r0, #0, 8
 538:	320202b8 	andcc	r0, r2, #184, 4	; 0x8000000b
 53c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 540:	b802b004 	stmdalt	r2, {r2, ip, sp, pc}
 544:	9f350202 	svcls	0x00350202
 548:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
 54c:	02b402b0 	adcseq	r0, r4, #176, 4
 550:	0c005201 	sfmeq	f5, 4, [r0], {1}
 554:	02b00400 	adcseq	r0, r0, #0, 8
 558:	350202b8 	strcc	r0, [r2, #-696]	; 0xfffffd48
 55c:	000c009f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
 560:	b802b004 	stmdalt	r2, {r2, ip, sp, pc}
 564:	9f320202 	svcls	0x00320202
 568:	04000c00 	streq	r0, [r0], #-3072	; 0xfffff400
 56c:	02b402b0 	adcseq	r0, r4, #176, 4
 570:	07005201 	streq	r5, [r0, -r1, lsl #4]
 574:	04010000 	streq	r0, [r1], #-0
 578:	01c801c4 	biceq	r0, r8, r4, asr #3
 57c:	049f3002 	ldreq	r3, [pc], #2	; 584 <.debug_loclists+0x584>
 580:	01c801c8 	biceq	r0, r8, r8, asr #3
 584:	06005101 	streq	r5, [r0], -r1, lsl #2
 588:	04010000 	streq	r0, [r1], #-0
 58c:	01d001cc 	bicseq	r0, r0, ip, asr #3
 590:	049f3002 	ldreq	r3, [pc], #2	; 598 <.debug_loclists+0x598>
 594:	01d001d0 	ldrsbeq	r0, [r0, #16]
 598:	00005001 	andeq	r5, r0, r1
 59c:	00000000 	andeq	r0, r0, r0
 5a0:	04000000 	streq	r0, [r0], #-0
 5a4:	50012b00 	andpl	r2, r1, r0, lsl #22
 5a8:	04302b04 	ldrteq	r2, [r0], #-2820	; 0xfffff4fc
 5ac:	9f5001a3 	svcls	0x005001a3
 5b0:	01683004 	cmneq	r8, r4
 5b4:	80680450 	rsbhi	r0, r8, r0, asr r4
 5b8:	01a30401 			; <UNDEFINED> instruction: 0x01a30401
 5bc:	01009f50 	tsteq	r0, r0, asr pc
 5c0:	04000000 	streq	r0, [r0], #-0
 5c4:	53011408 	movwpl	r1, #5128	; 0x1408
 5c8:	01343004 	teqeq	r4, r4
 5cc:	00050053 	andeq	r0, r5, r3, asr r0
 5d0:	04040100 	streq	r0, [r4], #-256	; 0xffffff00
 5d4:	9f300208 	svcls	0x00300208
 5d8:	01080804 	tsteq	r8, r4, lsl #16
 5dc:	0b030053 	bleq	c0730 <watchpt_set0+0xc0398>
 5e0:	02080804 	andeq	r0, r8, #4, 16	; 0x40000
 5e4:	03009f3a 	movweq	r9, #3898	; 0xf3a
 5e8:	0808040b 	stmdaeq	r8, {r0, r1, r3, sl}
 5ec:	05005301 	streq	r5, [r0, #-769]	; 0xfffffcff
 5f0:	0808040b 	stmdaeq	r8, {r0, r1, r3, sl}
 5f4:	009f3a02 	addseq	r3, pc, r2, lsl #20
 5f8:	08040b05 	stmdaeq	r4, {r0, r2, r8, r9, fp}
 5fc:	00530108 	subseq	r0, r3, r8, lsl #2
 600:	30040000 	andcc	r0, r4, r0
 604:	9f320234 	svcls	0x00320234
 608:	04000000 	streq	r0, [r0], #-0
 60c:	33023430 	movwcc	r3, #9264	; 0x2430
 610:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 614:	02343004 	eorseq	r3, r4, #4
 618:	00009f30 	andeq	r9, r0, r0, lsr pc
 61c:	34300400 	ldrtcc	r0, [r0], #-1024	; 0xfffffc00
 620:	0a005301 	beq	1522c <watchpt_set0+0x14e94>
 624:	34300400 	ldrtcc	r0, [r0], #-1024	; 0xfffffc00
 628:	009f3302 	addseq	r3, pc, r2, lsl #6
 62c:	3004000a 	andcc	r0, r4, sl
 630:	9f300234 	svcls	0x00300234
 634:	04000a00 	streq	r0, [r0], #-2560	; 0xfffff600
 638:	53013430 	movwpl	r3, #5168	; 0x1430
 63c:	00000200 	andeq	r0, r0, r0, lsl #4
 640:	44400401 	strbmi	r0, [r0], #-1025	; 0xfffffbff
 644:	049f3002 	ldreq	r3, [pc], #2	; 64c <.debug_loclists+0x64c>
 648:	53014444 	movwpl	r4, #5188	; 0x1444
 64c:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
 650:	31024c44 	tstcc	r2, r4, asr #24
 654:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 658:	024c4404 	subeq	r4, ip, #4, 8	; 0x4000000
 65c:	01009f35 	tsteq	r0, r5, lsr pc
 660:	4c440400 	cfstrdmi	mvd0, [r4], {-0}
 664:	009f3202 	addseq	r3, pc, r2, lsl #4
 668:	44040001 	strmi	r0, [r4], #-1
 66c:	00530148 	subseq	r0, r3, r8, asr #2
 670:	4404000c 	strmi	r0, [r4], #-12
 674:	9f35024c 	svcls	0x0035024c
 678:	04000c00 	streq	r0, [r0], #-3072	; 0xfffff400
 67c:	32024c44 	andcc	r4, r2, #68, 24	; 0x4400
 680:	000c009f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
 684:	01484404 	cmpeq	r8, r4, lsl #8
 688:	Address 0x0000000000000688 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000041c 	andeq	r0, r0, ip, lsl r4
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000005c 	andeq	r0, r0, ip, asr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04140404 	ldreq	r0, [r4], #-1028	; 0xfffffbfc
  10:	04005830 	streq	r5, [r0], #-2096	; 0xfffff7d0
  14:	01980188 	orrseq	r0, r8, r8, lsl #3
  18:	8801e004 	stmdahi	r1, {r2, sp, lr, pc}
  1c:	a0040002 	andge	r0, r4, r2
  20:	0401ac01 	streq	sl, [r1], #-3073	; 0xfffff3ff
  24:	02c402a0 	sbceq	r0, r4, #160, 4
  28:	03a00400 	moveq	r0, #0, 8
  2c:	a40403c0 	strge	r0, [r4], #-960	; 0xfffffc40
  30:	0004dc04 	andeq	sp, r4, r4, lsl #24
  34:	8403c004 	strhi	ip, [r3], #-4
  38:	04dc0404 	ldrbeq	r0, [ip], #1028	; 0x404
  3c:	040005b4 	streq	r0, [r0], #-1460	; 0xfffffa4c
  40:	03d003c0 	bicseq	r0, r0, #192, 6
  44:	f004dc04 			; <UNDEFINED> instruction: 0xf004dc04
  48:	f0040004 			; <UNDEFINED> instruction: 0xf0040004
  4c:	0403fc03 	streq	pc, [r3], #-3075	; 0xfffff3fd
  50:	05940588 	ldreq	r0, [r4, #1416]	; 0x588
  54:	07a40400 	streq	r0, [r4, r0, lsl #8]!
  58:	c80407b0 	stmdagt	r4, {r4, r5, r7, r8, r9, sl}
  5c:	0007dc07 	andeq	sp, r7, r7, lsl #24

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000007a4 	andeq	r0, r0, r4, lsr #15
   4:	01460003 	cmpeq	r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  28:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  2c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  30:	6f442f61 	svcvs	0x00442f61
  34:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  38:	2f73746e 	svccs	0x0073746e
  3c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  40:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  44:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  48:	616d6172 	smcvs	54802	; 0xd612
  4c:	3153432f 	cmpcc	r3, pc, lsr #6
  50:	2f453034 	svccs	0x00453034
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  5c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  60:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
  64:	2f656d6f 	svccs	0x00656d6f
  68:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  6c:	61726769 	cmnvs	r2, r9, ror #14
  70:	442f616d 	strtmi	r6, [pc], #-365	; 78 <.debug_line+0x78>
  74:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  78:	73746e65 	cmnvc	r4, #1616	; 0x650
  7c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  80:	2f627548 	svccs	0x00627548
  84:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  88:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  8c:	53432f61 	movtpl	r2, #16225	; 0x3f61
  90:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  94:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  98:	6c2f6970 			; <UNDEFINED> instruction: 0x6c2f6970
  9c:	00636269 	rsbeq	r6, r3, r9, ror #4
  a0:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  a4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  b0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b4:	61652d65 	cmnvs	r5, r5, ror #26
  b8:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  bc:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  c0:	6e692f30 	mcrvs	15, 3, r2, cr9, cr0, {1}
  c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  c8:	64000065 	strvs	r0, [r0], #-101	; 0xffffff9b
  cc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
  d0:	7561662d 	strbvc	r6, [r1, #-1581]!	; 0xfffff9d3
  d4:	632e746c 			; <UNDEFINED> instruction: 0x632e746c
  d8:	00000100 	andeq	r0, r0, r0, lsl #2
  dc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  e0:	65642d36 	strbvs	r2, [r4, #-3382]!	; 0xfffff2ca
  e4:	2d677562 	cfstr64cs	mvdx7, [r7, #-392]!	; 0xfffffe78
  e8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  f0:	69620000 	stmdbvs	r2!, {}^	; <UNPREDICTABLE>
  f4:	75732d74 	ldrbvc	r2, [r3, #-3444]!	; 0xfffff28c
  f8:	726f7070 	rsbvc	r7, pc, #112	; 0x70
  fc:	00682e74 	rsbeq	r2, r8, r4, ror lr
 100:	76000003 	strvc	r0, [r0], -r3
 104:	6f746365 	svcvs	0x00746365
 108:	61622d72 	smcvs	8914	; 0x22d2
 10c:	682e6573 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}
 110:	00000200 	andeq	r0, r0, r0, lsl #4
 114:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
 118:	706c6568 	rsbvc	r6, ip, r8, ror #10
 11c:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
 120:	00020068 	andeq	r0, r2, r8, rrx
 124:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 128:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 12c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 130:	00040068 	andeq	r0, r4, r8, rrx
 134:	62656400 	rsbvs	r6, r5, #0, 8
 138:	662d6775 			; <UNDEFINED> instruction: 0x662d6775
 13c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 140:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 144:	70720000 	rsbsvc	r0, r2, r0
 148:	00682e69 	rsbeq	r2, r8, r9, ror #28
 14c:	00000002 	andeq	r0, r0, r2
 150:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
 154:	00000002 	andeq	r0, r0, r2
 158:	010c0300 	mrseq	r0, LR_mon
 15c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 160:	02043106 	andeq	r3, r4, #-2147483647	; 0x80000001
 164:	35031305 	strcc	r1, [r3, #-773]	; 0xfffffcfb
 168:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 16c:	49030105 	stmdbmi	r3, {r0, r2, r8}
 170:	2e010101 	adfcss	f0, f1, f1
 174:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 178:	01380306 	teqeq	r8, r6, lsl #6
 17c:	01050304 	tsteq	r5, r4, lsl #6
 180:	05015b03 	streq	r5, [r1, #-2819]	; 0xfffff4fd
 184:	01051305 	tsteq	r5, r5, lsl #6
 188:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 18c:	01011305 	tsteq	r1, r5, lsl #6
 190:	01061301 	tsteq	r6, r1, lsl #6
 194:	25050204 	strcs	r0, [r5, #-516]	; 0xfffffdfc
 198:	66012a03 	strvs	r2, [r1], -r3, lsl #20
 19c:	07050104 	streq	r0, [r5, -r4, lsl #2]
 1a0:	05014603 	streq	r4, [r1, #-1539]	; 0xfffff9fd
 1a4:	844b0609 	strbhi	r0, [fp], #-1545	; 0xfffff9f7
 1a8:	13060105 	movwne	r0, #24837	; 0x6105
 1ac:	03060304 	movweq	r0, #25348	; 0x6304
 1b0:	052e00cb 	streq	r0, [lr, #-203]!	; 0xffffff35
 1b4:	01011305 	tsteq	r1, r5, lsl #6
 1b8:	01011301 	tsteq	r1, r1, lsl #6
 1bc:	01051301 	tsteq	r5, r1, lsl #6
 1c0:	05015703 	streq	r5, [r1, #-1795]	; 0xfffff8fd
 1c4:	01011305 	tsteq	r1, r5, lsl #6
 1c8:	01011301 	tsteq	r1, r1, lsl #6
 1cc:	16051301 	strne	r1, [r5], -r1, lsl #6
 1d0:	042e0106 	strteq	r0, [lr], #-262	; 0xfffffefa
 1d4:	031e0502 	tsteq	lr, #8388608	; 0x800000
 1d8:	2505010d 	strcs	r0, [r5, #-269]	; 0xfffffef3
 1dc:	0601052f 	streq	r0, [r1], -pc, lsr #10
 1e0:	014a4403 	cmpeq	sl, r3, lsl #8
 1e4:	01062e01 	tsteq	r6, r1, lsl #28
 1e8:	03060304 	movweq	r0, #25348	; 0x6304
 1ec:	050100d1 	streq	r0, [r1, #-209]	; 0xffffff2f
 1f0:	01011305 	tsteq	r1, r5, lsl #6
 1f4:	01011301 	tsteq	r1, r1, lsl #6
 1f8:	01051301 	tsteq	r5, r1, lsl #6
 1fc:	05015703 	streq	r5, [r1, #-1795]	; 0xfffff8fd
 200:	01011305 	tsteq	r1, r5, lsl #6
 204:	01011301 	tsteq	r1, r1, lsl #6
 208:	0f051301 	svceq	0x00051301
 20c:	16050106 	strne	r0, [r5], -r6, lsl #2
 210:	02042e2e 	andeq	r2, r4, #736	; 0x2e0
 214:	0e032505 	cfsh32eq	mvfx2, mvfx3, #5
 218:	01046601 	tsteq	r4, r1, lsl #12
 21c:	03060905 	movweq	r0, #26885	; 0x6905
 220:	06010149 	streq	r0, [r1], -r9, asr #2
 224:	052e0682 	streq	r0, [lr, #-1666]!	; 0xfffff97e
 228:	0106a325 	tsteq	r6, r5, lsr #6
 22c:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 230:	13050204 	movwne	r0, #20996	; 0x5204
 234:	05012b03 	streq	r2, [r1, #-2819]	; 0xfffff4fd
 238:	01051405 	tsteq	r5, r5, lsl #8
 23c:	01014903 	tsteq	r1, r3, lsl #18
 240:	01062e01 	tsteq	r6, r1, lsl #28
 244:	03060505 	movweq	r0, #25861	; 0x6505
 248:	03040138 	movweq	r0, #16696	; 0x4138
 24c:	5b030105 	blpl	c0668 <watchpt_set0+0xc02d0>
 250:	13050501 	movwne	r0, #21761	; 0x5501
 254:	7a030105 	bvc	c0670 <watchpt_set0+0xc02d8>
 258:	13050501 	movwne	r0, #21761	; 0x5501
 25c:	13010101 	movwne	r0, #4353	; 0x1101
 260:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 264:	2a032505 	bcs	c9680 <watchpt_set0+0xc92e8>
 268:	01046601 	tsteq	r4, r1, lsl #12
 26c:	50030705 	andpl	r0, r3, r5, lsl #14
 270:	06090501 	streq	r0, [r9], -r1, lsl #10
 274:	1305054b 	movwne	r0, #21835	; 0x554b
 278:	13050204 	movwne	r0, #20996	; 0x5204
 27c:	05013f03 	streq	r3, [r1, #-3843]	; 0xfffff0fd
 280:	01051405 	tsteq	r5, r5, lsl #8
 284:	017fb203 	cmneq	pc, r3, lsl #4
 288:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 28c:	06050501 	streq	r0, [r5], -r1, lsl #10
 290:	0100cf03 	tsteq	r0, r3, lsl #30
 294:	01050304 	tsteq	r5, r4, lsl #6
 298:	05014503 	streq	r4, [r1, #-1283]	; 0xfffffafd
 29c:	01051305 	tsteq	r5, r5, lsl #6
 2a0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 2a4:	01011305 	tsteq	r1, r5, lsl #6
 2a8:	01061301 	tsteq	r6, r1, lsl #6
 2ac:	25050204 	strcs	r0, [r5, #-516]	; 0xfffffdfc
 2b0:	0100c003 	tsteq	r0, r3
 2b4:	0501044a 	streq	r0, [r1, #-1098]	; 0xfffffbb6
 2b8:	7fbc0307 	svcvc	0x00bc0307
 2bc:	06090501 	streq	r0, [r9], -r1, lsl #10
 2c0:	1405054b 	strne	r0, [r5], #-1355	; 0xfffffab5
 2c4:	15018201 	strne	r8, [r1, #-513]	; 0xfffffdff
 2c8:	18050204 	stmdane	r5, {r2, r9}
 2cc:	0100db03 	tsteq	r0, r3, lsl #22
 2d0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 2d4:	7f8f0301 	svcvc	0x008f0301
 2d8:	2e010101 	adfcss	f0, f1, f1
 2dc:	1c050106 	stfnes	f0, [r5], {6}
 2e0:	0100f103 	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
 2e4:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 2e8:	a6030605 	strge	r0, [r3], -r5, lsl #12
 2ec:	0204017f 	andeq	r0, r4, #-1073741793	; 0xc000001f
 2f0:	dd031805 	stcle	8, cr1, [r3, #-20]	; 0xffffffec
 2f4:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 2f8:	03010513 	movweq	r0, #5395	; 0x1513
 2fc:	01017f90 			; <UNDEFINED> instruction: 0x01017f90
 300:	01062e01 	tsteq	r6, r1, lsl #28
 304:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
 308:	01130306 	tsteq	r3, r6, lsl #6
 30c:	4b060105 	blmi	180728 <watchpt_set0+0x180390>
 310:	03060304 	movweq	r0, #25348	; 0x6304
 314:	05054a39 	streq	r4, [r5, #-2617]	; 0xfffff5c7
 318:	01010113 	tsteq	r1, r3, lsl r1
 31c:	01010113 	tsteq	r1, r3, lsl r1
 320:	03010513 	movweq	r0, #5395	; 0x1513
 324:	05050157 	streq	r0, [r5, #-343]	; 0xfffffea9
 328:	01010113 	tsteq	r1, r3, lsl r1
 32c:	01010113 	tsteq	r1, r3, lsl r1
 330:	06160513 			; <UNDEFINED> instruction: 0x06160513
 334:	02042e01 	andeq	r2, r4, #1, 28
 338:	0d031e05 	stceq	14, cr1, [r3, #-20]	; 0xffffffec
 33c:	2f250501 	svccs	0x00250501
 340:	03060105 	movweq	r0, #24837	; 0x6105
 344:	01014a44 	tsteq	r1, r4, asr #20
 348:	0401062e 	streq	r0, [r1], #-1582	; 0xfffff9d2
 34c:	d1030603 	tstle	r3, r3, lsl #12
 350:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 354:	01010113 	tsteq	r1, r3, lsl r1
 358:	01010113 	tsteq	r1, r3, lsl r1
 35c:	03010513 	movweq	r0, #5395	; 0x1513
 360:	05050157 	streq	r0, [r5, #-343]	; 0xfffffea9
 364:	01010113 	tsteq	r1, r3, lsl r1
 368:	01010113 	tsteq	r1, r3, lsl r1
 36c:	060f0513 			; <UNDEFINED> instruction: 0x060f0513
 370:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 374:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 378:	010e0325 	tsteq	lr, r5, lsr #6
 37c:	05010466 	streq	r0, [r1, #-1126]	; 0xfffffb9a
 380:	51030609 	tstpl	r3, r9, lsl #12
 384:	82060101 	andhi	r0, r6, #1073741824	; 0x40000000
 388:	03042e06 	movweq	r2, #19974	; 0x4e06
 38c:	c4030105 	strgt	r0, [r3], #-261	; 0xfffffefb
 390:	05052e00 	streq	r2, [r5, #-3584]	; 0xfffff200
 394:	01010113 	tsteq	r1, r3, lsl r1
 398:	01010113 	tsteq	r1, r3, lsl r1
 39c:	03010513 	movweq	r0, #5395	; 0x1513
 3a0:	05050157 	streq	r0, [r5, #-343]	; 0xfffffea9
 3a4:	01010113 	tsteq	r1, r3, lsl r1
 3a8:	01010113 	tsteq	r1, r3, lsl r1
 3ac:	06160513 			; <UNDEFINED> instruction: 0x06160513
 3b0:	02042e01 	andeq	r2, r4, #1, 28
 3b4:	23031e05 	movwcs	r1, #15877	; 0x3e05
 3b8:	06010501 	streq	r0, [r1], -r1, lsl #10
 3bc:	4a7faf03 	bmi	1febfd0 <watchpt_set0+0x1febc38>
 3c0:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 3c4:	06030401 	streq	r0, [r3], -r1, lsl #8
 3c8:	0100d103 	tsteq	r0, r3, lsl #2
 3cc:	01130505 	tsteq	r3, r5, lsl #10
 3d0:	01130101 	tsteq	r3, r1, lsl #2
 3d4:	05130101 	ldreq	r0, [r3, #-257]	; 0xfffffeff
 3d8:	01570301 	cmpeq	r7, r1, lsl #6
 3dc:	01130505 	tsteq	r3, r5, lsl #10
 3e0:	01130101 	tsteq	r3, r1, lsl #2
 3e4:	05130101 	ldreq	r0, [r3, #-257]	; 0xfffffeff
 3e8:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 3ec:	042e2e16 	strteq	r2, [lr], #-3606	; 0xfffff1ea
 3f0:	03250502 			; <UNDEFINED> instruction: 0x03250502
 3f4:	04660124 	strbteq	r0, [r6], #-292	; 0xfffffedc
 3f8:	06090501 	streq	r0, [r9], -r1, lsl #10
 3fc:	017fbd03 	cmneq	pc, r3, lsl #26
 400:	06820601 	streq	r0, [r2], r1, lsl #12
 404:	0005052e 	andeq	r0, r5, lr, lsr #10
 408:	30010402 	andcc	r0, r1, r2, lsl #8
 40c:	01040200 	mrseq	r0, R12_usr
 410:	04020001 	streq	r0, [r2], #-1
 414:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 418:	06010402 	streq	r0, [r1], -r2, lsl #8
 41c:	031d052e 	tsteq	sp, #192937984	; 0xb800000
 420:	0505f20a 	streq	pc, [r5, #-522]	; 0xfffffdf6
 424:	0404134b 	streq	r1, [r4], #-843	; 0xfffffcb5
 428:	6d031405 	cfstrsvs	mvf1, [r3, #-20]	; 0xffffffec
 42c:	13050501 	movwne	r0, #21761	; 0x5501
 430:	01060805 	tsteq	r6, r5, lsl #16
 434:	67060905 	strvs	r0, [r6, -r5, lsl #18]
 438:	4b130505 	blmi	4c1854 <watchpt_set0+0x4c14bc>
 43c:	03150501 	tsteq	r5, #4194304	; 0x400000
 440:	05050173 	streq	r0, [r5, #-371]	; 0xfffffe8d
 444:	062f1313 			; <UNDEFINED> instruction: 0x062f1313
 448:	010a0301 	tsteq	sl, r1, lsl #6
 44c:	06014a06 	streq	r4, [r1], -r6, lsl #20
 450:	06010401 	streq	r0, [r1], -r1, lsl #8
 454:	04011103 	streq	r1, [r1], #-259	; 0xfffffefd
 458:	03140502 	tsteq	r4, #8388608	; 0x800000
 45c:	05050171 	streq	r0, [r5, #-369]	; 0xfffffe8f
 460:	03130514 	tsteq	r3, #20, 10	; 0x5000000
 464:	05050178 	streq	r0, [r5, #-376]	; 0xfffffe88
 468:	03010513 	movweq	r0, #5395	; 0x1513
 46c:	0101016f 	tsteq	r1, pc, ror #2
 470:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 474:	12030605 	andne	r0, r3, #5242880	; 0x500000
 478:	05030401 	streq	r0, [r3, #-1025]	; 0xfffffbff
 47c:	05051601 	streq	r1, [r5, #-1537]	; 0xfffff9ff
 480:	01010113 	tsteq	r1, r3, lsl r1
 484:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 488:	03220502 			; <UNDEFINED> instruction: 0x03220502
 48c:	0705017a 	smlsdxeq	r5, sl, r1, r0
 490:	0609056c 	streq	r0, [r9], -ip, ror #10
 494:	1605054b 	strne	r0, [r5], -fp, asr #10
 498:	63030105 	movwvs	r0, #12549	; 0x3105
 49c:	2e010101 	adfcss	f0, f1, f1
 4a0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4a4:	011e0306 	tsteq	lr, r6, lsl #6
 4a8:	01050304 	tsteq	r5, r4, lsl #6
 4ac:	05016103 	streq	r6, [r1, #-259]	; 0xfffffefd
 4b0:	01011305 	tsteq	r1, r5, lsl #6
 4b4:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
 4b8:	042e0106 	strteq	r0, [lr], #-262	; 0xfffffefa
 4bc:	06050502 	streq	r0, [r5], -r2, lsl #10
 4c0:	04011e03 	streq	r1, [r1], #-3587	; 0xfffff1fd
 4c4:	03010503 	movweq	r0, #5379	; 0x1503
 4c8:	05050167 	streq	r0, [r5, #-359]	; 0xfffffe99
 4cc:	01010113 	tsteq	r1, r3, lsl r1
 4d0:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 4d4:	02042e01 	andeq	r2, r4, #1, 28
 4d8:	03060505 	movweq	r0, #25861	; 0x6505
 4dc:	01050118 	tsteq	r5, r8, lsl r1
 4e0:	01016003 	tsteq	r1, r3
 4e4:	0505042e 	streq	r0, [r5, #-1070]	; 0xfffffbd2
 4e8:	05050f14 	streq	r0, [r5, #-3860]	; 0xfffff0ec
 4ec:	2e061313 	mcrcs	3, 0, r1, cr6, cr3, {0}
 4f0:	0602042e 	streq	r0, [r2], -lr, lsr #8
 4f4:	01012303 	tsteq	r1, r3, lsl #6
 4f8:	6e031305 	cdpvs	3, 0, cr1, cr3, cr5, {0}
 4fc:	13050501 	movwne	r0, #21761	; 0x5501
 500:	6f030105 	svcvs	0x00030105
 504:	2e010101 	adfcss	f0, f1, f1
 508:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 50c:	01120306 	tsteq	r2, r6, lsl #6
 510:	01050304 	tsteq	r5, r4, lsl #6
 514:	13050516 	movwne	r0, #21782	; 0x5516
 518:	13010101 	movwne	r0, #4353	; 0x1101
 51c:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 520:	7a032205 	bvc	c8d3c <watchpt_set0+0xc89a4>
 524:	03050501 	movweq	r0, #21761	; 0x5501
 528:	4a064a10 	bmi	192d70 <watchpt_set0+0x1929d8>
 52c:	18010401 	stmdane	r1, {r0, sl}
 530:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 534:	05051a13 	streq	r1, [r5, #-2579]	; 0xfffff5ed
 538:	03010513 	movweq	r0, #5395	; 0x1513
 53c:	01010152 	tsteq	r1, r2, asr r1
 540:	0401062e 	streq	r0, [r1], #-1582	; 0xfffff9d2
 544:	13030603 	movwne	r0, #13827	; 0x3603
 548:	13050501 	movwne	r0, #21761	; 0x5501
 54c:	13010101 	movwne	r0, #4353	; 0x1101
 550:	01040106 	tsteq	r4, r6, lsl #2
 554:	06011003 	streq	r1, [r1], -r3
 558:	0113014a 	tsteq	r3, sl, asr #2
 55c:	13050204 	movwne	r0, #20996	; 0x5204
 560:	13050519 	movwne	r0, #21785	; 0x5519
 564:	52030105 	andpl	r0, r3, #1073741825	; 0x40000001
 568:	2e010101 	adfcss	f0, f1, f1
 56c:	03040106 	movweq	r0, #16646	; 0x4106
 570:	01130306 	tsteq	r3, r6, lsl #6
 574:	01130505 	tsteq	r3, r5, lsl #10
 578:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 57c:	03010401 	movweq	r0, #5121	; 0x1401
 580:	01050111 	tsteq	r5, r1, lsl r1
 584:	0504044b 	streq	r0, [r4, #-1099]	; 0xfffffbb5
 588:	68030609 	stmdavs	r3, {r0, r3, r9, sl}
 58c:	059e014a 	ldreq	r0, [lr, #330]	; 0x14a
 590:	d6013005 	strle	r3, [r1], -r5
 594:	03042e06 	movweq	r2, #19974	; 0x4e06
 598:	19060105 	stmdbne	r6, {r0, r2, r8}
 59c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 5a0:	017a0301 	cmneq	sl, r1, lsl #6
 5a4:	01130505 	tsteq	r3, r5, lsl #10
 5a8:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 5ac:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 5b0:	017a0322 	cmneq	sl, r2, lsr #6
 5b4:	0609059e 			; <UNDEFINED> instruction: 0x0609059e
 5b8:	2e060119 	mcrcs	1, 0, r0, cr6, cr9, {0}
 5bc:	03048206 	movweq	r8, #16902	; 0x4206
 5c0:	05300105 	ldreq	r0, [r0, #-261]!	; 0xfffffefb
 5c4:	01051305 	tsteq	r5, r5, lsl #6
 5c8:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 5cc:	01011305 	tsteq	r1, r5, lsl #6
 5d0:	01061301 	tsteq	r6, r1, lsl #6
 5d4:	22050204 	andcs	r0, r5, #4, 4	; 0x40000000
 5d8:	66017a03 	strvs	r7, [r1], -r3, lsl #20
 5dc:	03060505 	movweq	r0, #25861	; 0x6505
 5e0:	06010110 			; <UNDEFINED> instruction: 0x06010110
 5e4:	04ba062e 	ldrteq	r0, [sl], #1582	; 0x62e
 5e8:	04020001 	streq	r0, [r2], #-1
 5ec:	02003401 	andeq	r3, r0, #16777216	; 0x1000000
 5f0:	00010104 	andeq	r0, r1, r4, lsl #2
 5f4:	d6010402 	strle	r0, [r1], -r2, lsl #8
 5f8:	01040200 	mrseq	r0, R12_usr
 5fc:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 600:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 604:	05d60104 	ldrbeq	r0, [r6, #260]	; 0x104
 608:	05b00834 	ldreq	r0, [r0, #2100]!	; 0x834
 60c:	13131305 	tstne	r3, #335544320	; 0x14000000
 610:	13131313 	tstne	r3, #1275068416	; 0x4c000000
 614:	01050204 	tsteq	r5, r4, lsl #4
 618:	01014f03 	tsteq	r1, r3, lsl #30
 61c:	0505044a 	streq	r0, [r5, #-1098]	; 0xfffffbb6
 620:	017a0314 	cmneq	sl, r4, lsl r3
 624:	13130505 	tstne	r3, #20971520	; 0x1400000
 628:	01044a06 	tsteq	r4, r6, lsl #20
 62c:	01360306 	teqeq	r6, r6, lsl #6
 630:	01050204 	tsteq	r5, r4, lsl #4
 634:	01014f03 	tsteq	r1, r3, lsl #30
 638:	0505042e 	streq	r0, [r5, #-1070]	; 0xfffffbd2
 63c:	01790314 	cmneq	r9, r4, lsl r3
 640:	13130505 	tstne	r3, #20971520	; 0x1400000
 644:	01042e06 	tsteq	r4, r6, lsl #28
 648:	01380306 	teqeq	r8, r6, lsl #6
 64c:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 650:	01790313 	cmneq	r9, r3, lsl r3
 654:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 658:	01520301 	cmpeq	r2, r1, lsl #6
 65c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 660:	06030401 	streq	r0, [r3], -r1, lsl #8
 664:	05011303 	streq	r1, [r1, #-771]	; 0xfffffcfd
 668:	01011305 	tsteq	r1, r5, lsl #6
 66c:	01061301 	tsteq	r6, r1, lsl #6
 670:	1f030104 	svcne	0x00030104
 674:	04020001 	streq	r0, [r2], #-1
 678:	004a0602 	subeq	r0, sl, r2, lsl #12
 67c:	01020402 	tsteq	r2, r2, lsl #8
 680:	02040200 	andeq	r0, r4, #0, 4
 684:	00130513 	andseq	r0, r3, r3, lsl r5
 688:	06020402 	streq	r0, [r2], -r2, lsl #8
 68c:	00340501 	eorseq	r0, r4, r1, lsl #10
 690:	03010402 	movweq	r0, #5122	; 0x1402
 694:	05056675 	streq	r6, [r5, #-1653]	; 0xfffff98b
 698:	01040200 	mrseq	r0, R12_usr
 69c:	4a0a0306 	bmi	2812bc <watchpt_set0+0x280f24>
 6a0:	01040200 	mrseq	r0, R12_usr
 6a4:	04020001 	streq	r0, [r2], #-1
 6a8:	009e0601 	addseq	r0, lr, r1, lsl #12
 6ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 6b0:	01040200 	mrseq	r0, R12_usr
 6b4:	36052e06 	strcc	r2, [r5], -r6, lsl #28
 6b8:	130505db 	movwne	r0, #21979	; 0x55db
 6bc:	01050204 	tsteq	r5, r4, lsl #4
 6c0:	01014503 	tsteq	r1, r3, lsl #10
 6c4:	0505042e 	streq	r0, [r5, #-1070]	; 0xfffffbd2
 6c8:	05050d14 	streq	r0, [r5, #-3348]	; 0xfffff2ec
 6cc:	4a061313 	bmi	185320 <watchpt_set0+0x184f88>
 6d0:	03060104 	movweq	r0, #24836	; 0x6104
 6d4:	0204013f 	andeq	r0, r4, #-1073741809	; 0xc000000f
 6d8:	21031405 	tstcs	r3, r5, lsl #8
 6dc:	13050501 	movwne	r0, #21761	; 0x5501
 6e0:	050e1305 	streq	r1, [lr, #-773]	; 0xfffffcfb
 6e4:	01051305 	tsteq	r5, r5, lsl #6
 6e8:	017fa403 	cmneq	pc, r3, lsl #8
 6ec:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 6f0:	06030401 	streq	r0, [r3], -r1, lsl #8
 6f4:	05011503 	streq	r1, [r1, #-1283]	; 0xfffffafd
 6f8:	01011305 	tsteq	r1, r5, lsl #6
 6fc:	01061301 	tsteq	r6, r1, lsl #6
 700:	08050204 	stmdaeq	r5, {r2, r9}
 704:	0100c803 	tsteq	r0, r3, lsl #16
 708:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
 70c:	4a600306 	bmi	180132c <watchpt_set0+0x1800f94>
 710:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 714:	011c0313 	tsteq	ip, r3, lsl r3
 718:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 71c:	7fa40301 	svcvc	0x00a40301
 720:	2e010101 	adfcss	f0, f1, f1
 724:	03040106 	movweq	r0, #16646	; 0x4106
 728:	01150306 	tsteq	r5, r6, lsl #6
 72c:	01130505 	tsteq	r3, r5, lsl #10
 730:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 734:	03010401 	movweq	r0, #5121	; 0x1401
 738:	02000128 	andeq	r0, r0, #40, 2
 73c:	4a060204 	bmi	180f54 <watchpt_set0+0x180bbc>
 740:	02040200 	andeq	r0, r4, #0, 4
 744:	04020001 	streq	r0, [r2], #-1
 748:	15051302 	strne	r1, [r5, #-770]	; 0xfffffcfe
 74c:	02040200 	andeq	r0, r4, #0, 4
 750:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 754:	03060505 	movweq	r0, #25861	; 0x6505
 758:	13136622 	tstne	r3, #35651584	; 0x2200000
 75c:	14131313 	ldrne	r1, [r3], #-787	; 0xfffffced
 760:	01051414 	tsteq	r5, r4, lsl r4
 764:	017f9303 	cmneq	pc, r3, lsl #6
 768:	05044a01 	streq	r4, [r4, #-2561]	; 0xfffff5ff
 76c:	050e1405 	streq	r1, [lr, #-1029]	; 0xfffffbfb
 770:	04131305 	ldreq	r1, [r3], #-773	; 0xfffffcfb
 774:	06010502 	streq	r0, [r1], -r2, lsl #10
 778:	01042e4c 	tsteq	r4, ip, asr #28
 77c:	02003605 	andeq	r3, r0, #5242880	; 0x500000
 780:	3b030104 	blcc	c0b98 <watchpt_set0+0xc0800>
 784:	00050501 	andeq	r0, r5, r1, lsl #10
 788:	06010402 	streq	r0, [r1], -r2, lsl #8
 78c:	0402004e 	streq	r0, [r2], #-78	; 0xffffffb2
 790:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 794:	9e060104 	adflss	f0, f6, f4
 798:	01040200 	mrseq	r0, R12_usr
 79c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 7a0:	022e0601 	eoreq	r0, lr, #1048576	; 0x100000
 7a4:	0101000e 	tsteq	r1, lr

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
   4:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
   8:	65675f30 	strbvs	r5, [r7, #-3888]!	; 0xfffff0d0
   c:	2f2e0074 	svccs	0x002e0074
  10:	2f637273 	svccs	0x00637273
  14:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
  18:	61662d67 	cmnvs	r6, r7, ror #26
  1c:	2e746c75 	mrccs	12, 3, r6, cr4, cr5, {3}
  20:	72700063 	rsbsvc	r0, r0, #99	; 0x63
  24:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  28:	615f6863 	cmpvs	pc, r3, ror #16
  2c:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  30:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  34:	00726f74 	rsbseq	r6, r2, r4, ror pc
  38:	5f736177 	svcpl	0x00736177
  3c:	706b7262 	rsbvc	r7, fp, r2, ror #4
  40:	61665f74 	smcvs	26100	; 0x65f4
  44:	00746c75 	rsbseq	r6, r4, r5, ror ip
  48:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
  4c:	7366695f 	cmnvc	r6, #1556480	; 0x17c000
  50:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  54:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  58:	2f656d6f 	svccs	0x00656d6f
  5c:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  60:	61726769 	cmnvs	r2, r9, ror #14
  64:	442f616d 	strtmi	r6, [pc], #-365	; 6c <.debug_str+0x6c>
  68:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  6c:	73746e65 	cmnvc	r4, #1616	; 0x650
  70:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  74:	2f627548 	svccs	0x00627548
  78:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  7c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  80:	53432f61 	movtpl	r2, #16225	; 0x3f61
  84:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  88:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  8c:	77006970 	smlsdxvc	r0, r0, r9, r6
  90:	00307263 	eorseq	r7, r0, r3, ror #4
  94:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  98:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  9c:	70630074 	rsbvc	r0, r3, r4, ror r0
  a0:	695f3431 	ldmdbvs	pc, {r0, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
  a4:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  a8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  ac:	62760064 	rsbsvs	r0, r6, #100	; 0x64
  b0:	00657361 	rsbeq	r7, r5, r1, ror #6
  b4:	72736669 	rsbsvc	r6, r3, #110100480	; 0x6900000
  b8:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
  bc:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  c0:	31706300 	cmncc	r0, r0, lsl #6
  c4:	63775f34 	cmnvs	r7, #52, 30	; 0xd0
  c8:	695f3072 	ldmdbvs	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
  cc:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  d4:	61770064 	cmnvs	r7, r4, rrx
  d8:	70686374 	rsbvc	r6, r8, r4, ror r3
  dc:	61685f74 	smcvs	34292	; 0x85f4
  e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  e4:	65760072 	ldrbvs	r0, [r6, #-114]!	; 0xffffff8e
  e8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  ec:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
  f0:	626e0065 	rsbvs	r0, lr, #101	; 0x65
  f4:	00737469 	rsbseq	r7, r3, r9, ror #8
  f8:	73746962 	cmnvc	r4, #1605632	; 0x188000
  fc:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
 100:	6b726200 	blvs	1c98908 <watchpt_set0+0x1c98570>
 104:	685f7470 	ldmdavs	pc, {r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 108:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 10c:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
 110:	695f7469 	ldmdbvs	pc, {r0, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 114:	666f5f73 	uqsub16vs	r5, pc, r3	; <UNPREDICTABLE>
 118:	66640066 	strbtvs	r0, [r4], -r6, rrx
 11c:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
 120:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 124:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 128:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 12c:	31706300 	cmncc	r0, r0, lsl #6
 130:	76775f34 	uhasxvc	r5, r7, r4
 134:	735f3072 	cmpvc	pc, #114	; 0x72
 138:	63007465 	movwvs	r7, #1125	; 0x465
 13c:	5f343170 	svcpl	0x00343170
 140:	30726377 	rsbscc	r6, r2, r7, ror r3
 144:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 148:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
 14c:	71655f73 	smcvc	22003	; 0x55f3
 150:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 154:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 158:	70630074 	rsbvc	r0, r3, r4, ror r0
 15c:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
 160:	675f7261 	ldrbvs	r7, [pc, -r1, ror #4]
 164:	61007465 	tstvs	r0, r5, ror #8
 168:	00726464 	rsbseq	r6, r2, r4, ror #8
 16c:	5f736177 	svcpl	0x00736177
 170:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 174:	5f747068 	svcpl	0x00747068
 178:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 17c:	70630074 	rsbvc	r0, r3, r4, ror r0
 180:	625f3431 	subsvs	r3, pc, #822083584	; 0x31000000
 184:	5f307263 	svcpl	0x00307263
 188:	655f7369 	ldrbvs	r7, [pc, #-873]	; fffffe27 <watchpt_set0+0xfffffa8f>
 18c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 190:	70006465 	andvc	r6, r0, r5, ror #8
 194:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 198:	6662006b 	strbtvs	r0, [r2], -fp, rrx
 19c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 1a0:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
 1a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 1a8:	6300745f 	movwvs	r7, #1119	; 0x45f
 1ac:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 1b0:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 1b4:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 1b8:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 1bc:	6166775f 	cmnvs	r6, pc, asr r7
 1c0:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
 1c4:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 1c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1d0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1d4:	706b7262 	rsbvc	r7, fp, r2, ror #4
 1d8:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 1dc:	73003074 	movwvc	r3, #116	; 0x74
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 1ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1f4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1f8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1fc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 200:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 204:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 208:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 20c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 210:	2064656e 	rsbcs	r6, r4, lr, ror #10
 214:	00746e69 	rsbseq	r6, r4, r9, ror #28
 218:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 21c:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
 220:	5f657361 	svcpl	0x00657361
 224:	00746567 	rsbseq	r6, r4, r7, ror #10
 228:	5f746962 	svcpl	0x00746962
 22c:	00726c63 	rsbseq	r6, r2, r3, ror #24
 230:	73746962 	cmnvc	r4, #1605632	; 0x188000
 234:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 238:	6f687300 	svcvs	0x00687300
 23c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 240:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 244:	2064656e 	rsbcs	r6, r4, lr, ror #10
 248:	00746e69 	rsbseq	r6, r4, r9, ror #28
 24c:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
 250:	62007375 	andvs	r7, r0, #-738197503	; 0xd4000001
 254:	695f7469 	ldmdbvs	pc, {r0, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 258:	6e6f5f73 	mcrvs	15, 3, r5, cr15, cr3, {3}
 25c:	31706300 	cmncc	r0, r0, lsl #6
 260:	73645f34 	cmnvc	r4, #52, 30	; 0xd0
 264:	675f7263 	ldrbvs	r7, [pc, -r3, ror #4]
 268:	63007465 	movwvs	r7, #1125	; 0x465
 26c:	00726168 	rsbseq	r6, r2, r8, ror #2
 270:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 274:	616e655f 	cmnvs	lr, pc, asr r5
 278:	00656c62 	rsbeq	r6, r5, r2, ror #24
 27c:	66657270 			; <UNDEFINED> instruction: 0x66657270
 280:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
 284:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 288:	63006873 	movwvs	r6, #2163	; 0x873
 28c:	5f343170 	svcpl	0x00343170
 290:	30727662 	rsbscc	r7, r2, r2, ror #12
 294:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 298:	31706300 	cmncc	r0, r0, lsl #6
 29c:	74735f34 	ldrbtvc	r5, [r3], #-3892	; 0xfffff0cc
 2a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 2a4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2a8:	31706300 	cmncc	r0, r0, lsl #6
 2ac:	74735f34 	ldrbtvc	r5, [r3], #-3892	; 0xfffff0cc
 2b0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 2b4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2b8:	31706300 	cmncc	r0, r0, lsl #6
 2bc:	63775f34 	cmnvs	r7, #52, 30	; 0xd0
 2c0:	675f3072 			; <UNDEFINED> instruction: 0x675f3072
 2c4:	6c007465 	cfstrsvs	mvf7, [r0], {101}	; 0x65
 2c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2cc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 2d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2d8:	63657600 	cmnvs	r5, #0, 12
 2dc:	5f726f74 	svcpl	0x00726f74
 2e0:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 2e4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2e8:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
 2ec:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 2f0:	5f747075 	svcpl	0x00747075
 2f4:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
 2f8:	61770065 	cmnvs	r7, r5, rrx
 2fc:	70686374 	rsbvc	r6, r8, r4, ror r3
 300:	61665f74 	smcvs	26100	; 0x65f4
 304:	5f746c75 	svcpl	0x00746c75
 308:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 30c:	61667700 	cmnvs	r6, r0, lsl #14
 310:	5f746c75 	svcpl	0x00746c75
 314:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 318:	5f72656c 	svcpl	0x0072656c
 31c:	616d0074 	smcvs	53252	; 0xd004
 320:	62006b73 	andvs	r6, r0, #117760	; 0x1cc00
 324:	5f737469 	svcpl	0x00737469
 328:	6b73616d 	blvs	1cd88e4 <watchpt_set0+0x1cd854c>
 32c:	31706300 	cmncc	r0, r0, lsl #6
 330:	63625f34 	cmnvs	r2, #52, 30	; 0xd0
 334:	735f3072 	cmpvc	pc, #114	; 0x72
 338:	63007465 	movwvs	r7, #1125	; 0x465
 33c:	5f353170 	svcpl	0x00353170
 340:	72736664 	rsbsvc	r6, r3, #100, 12	; 0x6400000
 344:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 348:	31706300 	cmncc	r0, r0, lsl #6
 34c:	63775f34 	cmnvs	r7, #52, 30	; 0xd0
 350:	655f3072 	ldrbvs	r3, [pc, #-114]	; 2e6 <.debug_str+0x2e6>
 354:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 358:	65640065 	strbvs	r0, [r4, #-101]!	; 0xffffff9b
 35c:	5f677562 	svcpl	0x00677562
 360:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 364:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 368:	77007469 	strvc	r7, [r0, -r9, ror #8]
 36c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 370:	735f7470 	cmpvc	pc, #112, 8	; 0x70000000
 374:	00307465 	eorseq	r7, r0, r5, ror #8
 378:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 37c:	5f747068 	svcpl	0x00747068
 380:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 384:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
 388:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 38c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 390:	2e313120 	rsfcssp	f3, f1, f0
 394:	20302e32 	eorscs	r2, r0, r2, lsr lr
 398:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 39c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 3a0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 3a4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 3a8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 3ac:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 3b0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 3b4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 3b8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 3bc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 3c0:	6f6c666d 	svcvs	0x006c666d
 3c4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 3c8:	733d6962 	teqvc	sp, #1605632	; 0x188000
 3cc:	2074666f 	rsbscs	r6, r4, pc, ror #12
 3d0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 3d4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 3d8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 3dc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 3e0:	7a6b3676 	bvc	1acddc0 <watchpt_set0+0x1acda28>
 3e4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 3e8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 3ec:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 3f0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 3f4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 3f8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 3fc:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 400:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 404:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 408:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
 40c:	62615f61 	rsbvs	r5, r1, #388	; 0x184
 410:	5f74726f 	svcpl	0x0074726f
 414:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 418:	5f00726f 	svcpl	0x0000726f
 41c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 420:	4f495443 	svcmi	0x00495443
 424:	005f5f4e 	subseq	r5, pc, lr, asr #30
 428:	73746962 	cmnvc	r4, #1605632	; 0x188000
 42c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000080 	andeq	r0, r0, r0, lsl #1
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000080 	andeq	r0, r0, r0, lsl #1
  34:	00000118 	andeq	r0, r0, r8, lsl r1
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4
  40:	040e0a6a 	streq	r0, [lr], #-2666	; 0xfffff596
  44:	00000b42 	andeq	r0, r0, r2, asr #22
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000198 	muleq	r0, r8, r1
  54:	00000190 	muleq	r0, r0, r1
  58:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  5c:	100e4201 	andne	r4, lr, r1, lsl #4
  60:	0e0a4002 	cdpeq	0, 0, cr4, cr10, cr2, {0}
  64:	000b4204 	andeq	r4, fp, r4, lsl #4
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000328 	andeq	r0, r0, r8, lsr #6
  74:	00000070 	andeq	r0, r0, r0, ror r0
  78:	8e040e5a 	mcrhi	14, 0, r0, cr4, cr10, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000398 	muleq	r0, r8, r3
  8c:	00000084 	andeq	r0, r0, r4, lsl #1
  90:	8e040e64 	cdphi	14, 0, cr0, cr4, cr4, {3}
  94:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <watchpt_set0+0x12cd494>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <watchpt_set0+0x46098>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <is_gpio_int>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a04000 	mov	r4, r0
   c:	e2403031 	sub	r3, r0, #49	; 0x31
  10:	e3530003 	cmp	r3, #3
  14:	8a00000b 	bhi	48 <is_gpio_int+0x48>
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	e59f0040 	ldr	r0, [pc, #64]	; 64 <is_gpio_int+0x64>
  20:	ebfffffe 	bl	0 <GET32>
  24:	e1a05000 	mov	r5, r0
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e2444020 	sub	r4, r4, #32
  30:	e3a03001 	mov	r3, #1
  34:	e0155413 	ands	r5, r5, r3, lsl r4
  38:	11a00003 	movne	r0, r3
  3c:	03a00000 	moveq	r0, #0
  40:	e28dd00c 	add	sp, sp, #12
  44:	e8bd8030 	pop	{r4, r5, pc}
  48:	e58d0000 	str	r0, [sp]
  4c:	e3a03017 	mov	r3, #23
  50:	e59f2010 	ldr	r2, [pc, #16]	; 68 <is_gpio_int+0x68>
  54:	e59f1010 	ldr	r1, [pc, #16]	; 6c <is_gpio_int+0x6c>
  58:	e59f0010 	ldr	r0, [pc, #16]	; 70 <is_gpio_int+0x70>
  5c:	ebfffffe 	bl	0 <printk>
  60:	ebfffffe 	bl	0 <clean_reboot>
  64:	2000b208 	andcs	fp, r0, r8, lsl #4
	...
  70:	00000014 	andeq	r0, r0, r4, lsl r0

00000074 <gpio_int_rising_edge>:
  74:	e350001f 	cmp	r0, #31
  78:	812fff1e 	bxhi	lr
  7c:	e92d4070 	push	{r4, r5, r6, lr}
  80:	e1a04000 	mov	r4, r0
  84:	ebfffffe 	bl	0 <dev_barrier>
  88:	e59f5038 	ldr	r5, [pc, #56]	; c8 <gpio_int_rising_edge+0x54>
  8c:	e1a00005 	mov	r0, r5
  90:	ebfffffe 	bl	0 <GET32>
  94:	e3a01001 	mov	r1, #1
  98:	e1801411 	orr	r1, r0, r1, lsl r4
  9c:	e1a00005 	mov	r0, r5
  a0:	ebfffffe 	bl	0 <PUT32>
  a4:	ebfffffe 	bl	0 <dev_barrier>
  a8:	e59f401c 	ldr	r4, [pc, #28]	; cc <gpio_int_rising_edge+0x58>
  ac:	e1a00004 	mov	r0, r4
  b0:	ebfffffe 	bl	0 <GET32>
  b4:	e3801802 	orr	r1, r0, #131072	; 0x20000
  b8:	e1a00004 	mov	r0, r4
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	ebfffffe 	bl	0 <dev_barrier>
  c4:	e8bd8070 	pop	{r4, r5, r6, pc}
  c8:	2020004c 	eorcs	r0, r0, ip, asr #32
  cc:	2000b214 	andcs	fp, r0, r4, lsl r2

000000d0 <gpio_int_falling_edge>:
  d0:	e350001f 	cmp	r0, #31
  d4:	812fff1e 	bxhi	lr
  d8:	e92d4070 	push	{r4, r5, r6, lr}
  dc:	e1a04000 	mov	r4, r0
  e0:	ebfffffe 	bl	0 <dev_barrier>
  e4:	e59f5038 	ldr	r5, [pc, #56]	; 124 <gpio_int_falling_edge+0x54>
  e8:	e1a00005 	mov	r0, r5
  ec:	ebfffffe 	bl	0 <GET32>
  f0:	e3a01001 	mov	r1, #1
  f4:	e1801411 	orr	r1, r0, r1, lsl r4
  f8:	e1a00005 	mov	r0, r5
  fc:	ebfffffe 	bl	0 <PUT32>
 100:	ebfffffe 	bl	0 <dev_barrier>
 104:	e59f401c 	ldr	r4, [pc, #28]	; 128 <gpio_int_falling_edge+0x58>
 108:	e1a00004 	mov	r0, r4
 10c:	ebfffffe 	bl	0 <GET32>
 110:	e3801802 	orr	r1, r0, #131072	; 0x20000
 114:	e1a00004 	mov	r0, r4
 118:	ebfffffe 	bl	0 <PUT32>
 11c:	ebfffffe 	bl	0 <dev_barrier>
 120:	e8bd8070 	pop	{r4, r5, r6, pc}
 124:	20200058 	eorcs	r0, r0, r8, asr r0
 128:	2000b214 	andcs	fp, r0, r4, lsl r2

0000012c <gpio_event_detected>:
 12c:	e92d4010 	push	{r4, lr}
 130:	e350001f 	cmp	r0, #31
 134:	9a000002 	bls	144 <gpio_event_detected+0x18>
 138:	e3e04000 	mvn	r4, #0
 13c:	e1a00004 	mov	r0, r4
 140:	e8bd8010 	pop	{r4, pc}
 144:	e1a04000 	mov	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e59f0018 	ldr	r0, [pc, #24]	; 16c <gpio_event_detected+0x40>
 150:	ebfffffe 	bl	0 <GET32>
 154:	e3a03001 	mov	r3, #1
 158:	e0100413 	ands	r0, r0, r3, lsl r4
 15c:	11a04003 	movne	r4, r3
 160:	03a04000 	moveq	r4, #0
 164:	ebfffffe 	bl	0 <dev_barrier>
 168:	eafffff3 	b	13c <gpio_event_detected+0x10>
 16c:	20200040 	eorcs	r0, r0, r0, asr #32

00000170 <gpio_event_clear>:
 170:	e350001f 	cmp	r0, #31
 174:	812fff1e 	bxhi	lr
 178:	e92d4010 	push	{r4, lr}
 17c:	e1a04000 	mov	r4, r0
 180:	ebfffffe 	bl	0 <dev_barrier>
 184:	e3a01001 	mov	r1, #1
 188:	e1a01411 	lsl	r1, r1, r4
 18c:	e59f0008 	ldr	r0, [pc, #8]	; 19c <gpio_event_clear+0x2c>
 190:	ebfffffe 	bl	0 <PUT32>
 194:	ebfffffe 	bl	0 <dev_barrier>
 198:	e8bd8010 	pop	{r4, pc}
 19c:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	70672f63 	rsbvc	r2, r7, r3, ror #30
   8:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
   c:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  10:	00000000 	andeq	r0, r0, r0
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <gpio_event_clear+0x1cc939c>
  20:	623a6425 	eorsvs	r6, sl, #620756992	; 0x25000000
  24:	67206461 	strvs	r6, [r0, -r1, ror #8]!
  28:	5f6f6970 	svcpl	0x006f6970
  2c:	20746e69 	rsbscs	r6, r4, r9, ror #28
  30:	61726170 	cmnvs	r2, r0, ror r1
  34:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93
  38:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
  3c:	Address 0x000000000000003c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a8 	andeq	r0, r0, r8, lsr #7
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001530c 	andeq	r5, r1, ip, lsl #6
  10:	01d30c00 	bicseq	r0, r3, r0, lsl #24
  14:	00ab0000 	adceq	r0, fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01a00000 	moveq	r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040d0000 	streq	r0, [sp], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040400 	streq	r0, [r4, -r0, lsl #8]
  30:	00000102 	andeq	r0, r0, r2, lsl #2
  34:	08060104 	stmdaeq	r6, {r2, r8}
  38:	04000002 	streq	r0, [r0], #-2
  3c:	01420502 	cmpeq	r2, r2, lsl #10
  40:	04040000 	streq	r0, [r4], #-0
  44:	0001ea05 	andeq	lr, r1, r5, lsl #20
  48:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  4c:	0000012f 	andeq	r0, r0, pc, lsr #2
  50:	64080104 	strvs	r0, [r8], #-260	; 0xfffffefc
  54:	04000000 	streq	r0, [r0], #-0
  58:	00980702 	addseq	r0, r8, r2, lsl #14
  5c:	04040000 	streq	r0, [r4], #-0
  60:	00008607 	andeq	r8, r0, r7, lsl #12
  64:	07080400 	streq	r0, [r8, -r0, lsl #8]
  68:	0000010f 	andeq	r0, r0, pc, lsl #2
  6c:	0079040e 	rsbseq	r0, r9, lr, lsl #8
  70:	01040000 	mrseq	r0, (UNDEF: 4)
  74:	00013d08 	andeq	r3, r1, r8, lsl #26
  78:	00720900 	rsbseq	r0, r2, r0, lsl #18
  7c:	070f0000 	streq	r0, [pc, -r0]
  80:	00005001 	andeq	r5, r0, r1
  84:	06430300 	strbeq	r0, [r3], -r0, lsl #6
  88:	000000a5 	andeq	r0, r0, r5, lsr #1
  8c:	00000c05 	andeq	r0, r0, r5, lsl #24
  90:	16053100 	strne	r3, [r5], -r0, lsl #2
  94:	32000000 	andcc	r0, r0, #0
  98:	00002005 	andeq	r2, r0, r5
  9c:	2a053300 	bcs	14cca4 <gpio_event_clear+0x14cb34>
  a0:	34000000 	strcc	r0, [r0], #-0
  a4:	01e41000 	mvneq	r1, r0
  a8:	ad020000 	stcge	0, cr0, [r2, #-0]
  ac:	0000bc06 	andeq	fp, r0, r6, lsl #24
  b0:	002d0600 	eoreq	r0, sp, r0, lsl #12
  b4:	2d060000 	stccs	0, cr0, [r6, #-0]
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000480a 	andeq	r4, r0, sl, lsl #16
  c0:	2d0ac200 	sfmcs	f4, 1, [sl, #-0]
  c4:	d1000000 	mrsle	r0, (UNDEF: 0)
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000002d 	andeq	r0, r0, sp, lsr #32
  d0:	00001100 	andeq	r1, r0, r0, lsl #2
  d4:	9c020000 	stcls	0, cr0, [r2], {-0}
  d8:	00791206 	rsbseq	r1, r9, r6, lsl #4
  dc:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
  e0:	014c0a06 	cmpeq	ip, r6, lsl #20
  e4:	06280000 	strteq	r0, [r8], -r0
  e8:	00000026 	andeq	r0, r0, r6, lsr #32
  ec:	000000f7 	strdeq	r0, [r0], -r7
  f0:	00006c06 	andeq	r6, r0, r6, lsl #24
  f4:	08001300 	stmdaeq	r0, {r8, r9, ip}
  f8:	000000f1 	strdeq	r0, [r0], -r1
  fc:	00017052 	andeq	r7, r1, r2, asr r0
 100:	00003000 	andeq	r3, r0, r0
 104:	509c0100 	addspl	r0, ip, r0, lsl #2
 108:	07000001 	streq	r0, [r0, -r1]
 10c:	006e6970 	rsbeq	r6, lr, r0, ror r9
 110:	002d2052 	eoreq	r2, sp, r2, asr r0
 114:	00100000 	andseq	r0, r0, r0
 118:	000c0000 	andeq	r0, ip, r0
 11c:	84020000 	strhi	r0, [r2], #-0
 120:	d1000001 	tstle	r0, r1
 124:	03000000 	movweq	r0, #0
 128:	00000194 	muleq	r0, r4, r1
 12c:	000000a5 	andeq	r0, r0, r5, lsr #1
 130:	00000146 	andeq	r0, r0, r6, asr #2
 134:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 138:	2000400c 	andcs	r4, r0, ip
 13c:	51010120 	tstpl	r1, r0, lsr #2
 140:	00743104 	rsbseq	r3, r4, r4, lsl #2
 144:	98020024 	stmdals	r2, {r2, r5}
 148:	d1000001 	tstle	r0, r1
 14c:	00000000 	andeq	r0, r0, r0
 150:	0000340b 	andeq	r3, r0, fp, lsl #8
 154:	00264700 	eoreq	r4, r6, r0, lsl #14
 158:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
 15c:	00440000 	subeq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
 168:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 16c:	2d224700 	stccs	7, cr4, [r2, #-0]
 170:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 174:	1f000000 	svcne	0x00000000
 178:	14000000 	strne	r0, [r0], #-0
 17c:	00000072 	andeq	r0, r0, r2, ror r0
 180:	26094c01 	strcs	r4, [r9], -r1, lsl #24
 184:	55000000 	strpl	r0, [r0, #-0]
 188:	53000000 	movwpl	r0, #0
 18c:	02000000 	andeq	r0, r0, #0
 190:	0000014c 	andeq	r0, r0, ip, asr #2
 194:	000000d1 	ldrdeq	r0, [r0], -r1
 198:	00015403 	andeq	r5, r1, r3, lsl #8
 19c:	0000bc00 	andeq	fp, r0, r0, lsl #24
 1a0:	0001af00 	andeq	sl, r1, r0, lsl #30
 1a4:	50010100 	andpl	r0, r1, r0, lsl #2
 1a8:	00400c05 	subeq	r0, r0, r5, lsl #24
 1ac:	02002020 	andeq	r2, r0, #32
 1b0:	00000168 	andeq	r0, r0, r8, ror #2
 1b4:	000000d1 	ldrdeq	r0, [r0], -r1
 1b8:	004e0800 	subeq	r0, lr, r0, lsl #16
 1bc:	d0390000 	eorsle	r0, r9, r0
 1c0:	5c000000 	stcpl	0, cr0, [r0], {-0}
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	00024c9c 	muleq	r2, ip, ip
 1cc:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 1d0:	2539006e 	ldrcs	r0, [r9, #-110]!	; 0xffffff92
 1d4:	0000002d 	andeq	r0, r0, sp, lsr #32
 1d8:	00000063 	andeq	r0, r0, r3, rrx
 1dc:	0000005d 	andeq	r0, r0, sp, asr r0
 1e0:	0000e402 	andeq	lr, r0, r2, lsl #8
 1e4:	0000d100 	andeq	sp, r0, r0, lsl #2
 1e8:	00f00300 	rscseq	r0, r0, r0, lsl #6
 1ec:	00bc0000 	adcseq	r0, ip, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	01010000 	mrseq	r0, (UNDEF: 1)
 1f8:	00750250 	rsbseq	r0, r5, r0, asr r2
 1fc:	01000300 	mrseq	r0, LR_irq
 200:	00a50000 	adceq	r0, r5, r0
 204:	02110000 	andseq	r0, r1, #0
 208:	01010000 	mrseq	r0, (UNDEF: 1)
 20c:	00750250 	rsbseq	r0, r5, r0, asr r2
 210:	01040200 	mrseq	r0, R12_usr
 214:	00d10000 	sbcseq	r0, r1, r0
 218:	10030000 	andne	r0, r3, r0
 21c:	bc000001 	stclt	0, cr0, [r0], {1}
 220:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 224:	01000002 	tsteq	r0, r2
 228:	74025001 	strvc	r5, [r2], #-1
 22c:	1c030000 	stcne	0, cr0, [r3], {-0}
 230:	a5000001 	strge	r0, [r0, #-1]
 234:	42000000 	andmi	r0, r0, #0
 238:	01000002 	tsteq	r0, r2
 23c:	74025001 	strvc	r5, [r2], #-1
 240:	20020000 	andcs	r0, r2, r0
 244:	d1000001 	tstle	r0, r1
 248:	00000000 	andeq	r0, r0, r0
 24c:	0001f308 	andeq	pc, r1, r8, lsl #6
 250:	00742900 	rsbseq	r2, r4, r0, lsl #18
 254:	005c0000 	subseq	r0, ip, r0
 258:	9c010000 	stcls	0, cr0, [r1], {-0}
 25c:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 260:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 264:	2d242900 			; <UNDEFINED> instruction: 0x2d242900
 268:	82000000 	andhi	r0, r0, #0
 26c:	7c000000 	stcvc	0, cr0, [r0], {-0}
 270:	02000000 	andeq	r0, r0, #0
 274:	00000088 	andeq	r0, r0, r8, lsl #1
 278:	000000d1 	ldrdeq	r0, [r0], -r1
 27c:	00009403 	andeq	r9, r0, r3, lsl #8
 280:	0000bc00 	andeq	fp, r0, r0, lsl #24
 284:	00029000 	andeq	r9, r2, r0
 288:	50010100 	andpl	r0, r1, r0, lsl #2
 28c:	00007502 	andeq	r7, r0, r2, lsl #10
 290:	0000a403 	andeq	sl, r0, r3, lsl #8
 294:	0000a500 	andeq	sl, r0, r0, lsl #10
 298:	0002a400 	andeq	sl, r2, r0, lsl #8
 29c:	50010100 	andpl	r0, r1, r0, lsl #2
 2a0:	00007502 	andeq	r7, r0, r2, lsl #10
 2a4:	0000a802 	andeq	sl, r0, r2, lsl #16
 2a8:	0000d100 	andeq	sp, r0, r0, lsl #2
 2ac:	00b40300 	adcseq	r0, r4, r0, lsl #6
 2b0:	00bc0000 	adcseq	r0, ip, r0
 2b4:	02c10000 	sbceq	r0, r1, #0
 2b8:	01010000 	mrseq	r0, (UNDEF: 1)
 2bc:	00740250 	rsbseq	r0, r4, r0, asr r2
 2c0:	00c00300 	sbceq	r0, r0, r0, lsl #6
 2c4:	00a50000 	adceq	r0, r5, r0
 2c8:	02d50000 	sbcseq	r0, r5, #0
 2cc:	01010000 	mrseq	r0, (UNDEF: 1)
 2d0:	00740250 	rsbseq	r0, r4, r0, asr r2
 2d4:	00c40200 	sbceq	r0, r4, r0, lsl #4
 2d8:	00d10000 	sbcseq	r0, r1, r0
 2dc:	0b000000 	bleq	2e4 <.debug_info+0x2e4>
 2e0:	00000214 	andeq	r0, r0, r4, lsl r2
 2e4:	00002610 	andeq	r2, r0, r0, lsl r6
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	00007400 	andeq	r7, r0, r0, lsl #8
 2f0:	969c0100 	ldrls	r0, [ip], r0, lsl #2
 2f4:	15000003 	strne	r0, [r0, #-3]
 2f8:	00000126 	andeq	r0, r0, r6, lsr #2
 2fc:	2d1a1001 	ldccs	0, cr1, [sl, #-4]
 300:	a4000000 	strge	r0, [r0], #-0
 304:	9a000000 	bls	30c <.debug_info+0x30c>
 308:	16000000 	strne	r0, [r0], -r0
 30c:	000000e4 	andeq	r0, r0, r4, ror #1
 310:	000003a6 	andeq	r0, r0, r6, lsr #7
 314:	00000305 	andeq	r0, r0, r5, lsl #6
 318:	69170000 	ldmdbvs	r7, {}	; <UNPREDICTABLE>
 31c:	01007172 	tsteq	r0, r2, ror r1
 320:	002d0e1c 	eoreq	r0, sp, ip, lsl lr
 324:	00c40000 	sbceq	r0, r4, r0
 328:	00c00000 	sbceq	r0, r0, r0
 32c:	1c020000 	stcne	0, cr0, [r2], {-0}
 330:	d1000000 	mrsle	r0, (UNDEF: 0)
 334:	03000000 	movweq	r0, #0
 338:	00000024 	andeq	r0, r0, r4, lsr #32
 33c:	000000bc 	strheq	r0, [r0], -ip
 340:	0000034e 	andeq	r0, r0, lr, asr #6
 344:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 348:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 34c:	2c020020 	stccs	0, cr0, [r2], {32}
 350:	d1000000 	mrsle	r0, (UNDEF: 0)
 354:	03000000 	movweq	r0, #0
 358:	00000060 	andeq	r0, r0, r0, rrx
 35c:	000000e1 	andeq	r0, r0, r1, ror #1
 360:	0000038c 	andeq	r0, r0, ip, lsl #7
 364:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 368:	00001403 	andeq	r1, r0, r3, lsl #8
 36c:	51010100 	mrspl	r0, (UNDEF: 17)
 370:	00000305 	andeq	r0, r0, r5, lsl #6
 374:	01010000 	mrseq	r0, (UNDEF: 1)
 378:	00030552 	andeq	r0, r3, r2, asr r5
 37c:	01000000 	mrseq	r0, (UNDEF: 0)
 380:	47015301 	strmi	r5, [r1, -r1, lsl #6]
 384:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 388:	00007402 	andeq	r7, r0, r2, lsl #8
 38c:	00006402 	andeq	r6, r0, r2, lsl #8
 390:	0000d900 	andeq	sp, r0, r0, lsl #18
 394:	79180000 	ldmdbvc	r8, {}	; <UNPREDICTABLE>
 398:	a6000000 	strge	r0, [r0], -r0
 39c:	19000003 	stmdbne	r0, {r0, r1}
 3a0:	0000002d 	andeq	r0, r0, sp, lsr #32
 3a4:	9609000b 	strls	r0, [r9], -fp
 3a8:	00000003 	andeq	r0, r0, r3

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00480200 	subeq	r0, r8, r0, lsl #4
   c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  10:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
  14:	7f017d01 	svcvc	0x00017d01
  18:	00130113 	andseq	r0, r3, r3, lsl r1
  1c:	00240400 	eoreq	r0, r4, r0, lsl #8
  20:	0b3e0b0b 	bleq	f82c54 <gpio_event_clear+0xf82ae4>
  24:	00000e03 	andeq	r0, r0, r3, lsl #28
  28:	03002805 	movweq	r2, #2053	; 0x805
  2c:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  30:	00050600 	andeq	r0, r5, r0, lsl #12
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	03000507 	movweq	r0, #1287	; 0x507
  3c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  40:	0b390b3b 	bleq	e42d34 <gpio_event_clear+0xe42bc4>
  44:	17021349 	strne	r1, [r2, -r9, asr #6]
  48:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  4c:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  50:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  54:	3b01213a 	blcc	48544 <gpio_event_clear+0x483d4>
  58:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  5c:	01111927 	tsteq	r1, r7, lsr #18
  60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  64:	1301197a 	movwne	r1, #6522	; 0x197a
  68:	26090000 	strcs	r0, [r9], -r0
  6c:	00134900 	andseq	r4, r3, r0, lsl #18
  70:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  74:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  78:	3b02213a 	blcc	88568 <gpio_event_clear+0x883f8>
  7c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  80:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	012e0b00 			; <UNDEFINED> instruction: 0x012e0b00
  8c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  90:	3b01213a 	blcc	48580 <gpio_event_clear+0x48410>
  94:	0521390b 	streq	r3, [r1, #-2315]!	; 0xfffff6f5
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	2501110c 	strcs	r1, [r1, #-268]	; 0xfffffef4
  ac:	030b130e 	movweq	r1, #45838	; 0xb30e
  b0:	110e1b0e 	tstne	lr, lr, lsl #22
  b4:	10061201 	andne	r1, r6, r1, lsl #4
  b8:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  bc:	0b0b0024 	bleq	2c0154 <gpio_event_clear+0x2bffe4>
  c0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  c4:	0f0e0000 	svceq	0x000e0000
  c8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  cc:	0f000013 	svceq	0x00000013
  d0:	0b3e0104 	bleq	f804e8 <gpio_event_clear+0xf80378>
  d4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  d8:	0b3b0b3a 	bleq	ec2dc8 <gpio_event_clear+0xec2c58>
  dc:	13010b39 	movwne	r0, #6969	; 0x1b39
  e0:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  e4:	03193f01 	tsteq	r9, #1, 30
  e8:	3b0b3a0e 	blcc	2ce928 <gpio_event_clear+0x2ce7b8>
  ec:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  f0:	01193c19 	tsteq	r9, r9, lsl ip
  f4:	11000013 	tstne	r0, r3, lsl r0
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  fc:	0b3a0e03 	bleq	e83910 <gpio_event_clear+0xe837a0>
 100:	0b390b3b 	bleq	e42df4 <gpio_event_clear+0xe42c84>
 104:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 108:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 10c:	03193f00 	tsteq	r9, #0, 30
 110:	3b0b3a0e 	blcc	2ce950 <gpio_event_clear+0x2ce7e0>
 114:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 118:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
 11c:	0000193c 	andeq	r1, r0, ip, lsr r9
 120:	00001813 	andeq	r1, r0, r3, lsl r8
 124:	00341400 	eorseq	r1, r4, r0, lsl #8
 128:	0b3a0e03 	bleq	e8393c <gpio_event_clear+0xe837cc>
 12c:	0b390b3b 	bleq	e42e20 <gpio_event_clear+0xe42cb0>
 130:	17021349 	strne	r1, [r2, -r9, asr #6]
 134:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 138:	00051500 	andeq	r1, r5, r0, lsl #10
 13c:	0b3a0e03 	bleq	e83950 <gpio_event_clear+0xe837e0>
 140:	0b390b3b 	bleq	e42e34 <gpio_event_clear+0xe42cc4>
 144:	17021349 	strne	r1, [r2, -r9, asr #6]
 148:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 14c:	00341600 	eorseq	r1, r4, r0, lsl #12
 150:	13490e03 	movtne	r0, #40451	; 0x9e03
 154:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 158:	34170000 	ldrcc	r0, [r7], #-0
 15c:	3a080300 	bcc	200d64 <gpio_event_clear+0x200bf4>
 160:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 164:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 168:	1742b717 	smlaldne	fp, r2, r7, r7
 16c:	01180000 	tsteq	r8, r0
 170:	01134901 	tsteq	r3, r1, lsl #18
 174:	19000013 	stmdbne	r0, {r0, r1, r4}
 178:	13490021 	movtne	r0, #36897	; 0x9021
 17c:	00000b2f 	andeq	r0, r0, pc, lsr #22
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000cb 	andeq	r0, r0, fp, asr #1
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	8302f004 	movwhi	pc, #8196	; 0x2004	; <UNPREDICTABLE>
  14:	04500103 	ldrbeq	r0, [r0], #-259	; 0xfffffefd
  18:	03a00383 	moveq	r0, #201326594	; 0xc000002
  1c:	00005401 	andeq	r5, r0, r1, lsl #8
	...
  28:	02ac0400 	adceq	r0, ip, #0, 8
  2c:	500102bc 			; <UNDEFINED> instruction: 0x500102bc
  30:	c402bc04 	strgt	fp, [r2], #-3076	; 0xfffff3fc
  34:	01a30402 			; <UNDEFINED> instruction: 0x01a30402
  38:	c4049f50 	strgt	r9, [r4], #-3920	; 0xfffff0b0
  3c:	0102cb02 	tsteq	r2, r2, lsl #22
  40:	02cb0450 	sbceq	r0, fp, #80, 8	; 0x50000000
  44:	540102e0 	strpl	r0, [r1], #-736	; 0xfffffd20
  48:	f002e004 			; <UNDEFINED> instruction: 0xf002e004
  4c:	01a30402 			; <UNDEFINED> instruction: 0x01a30402
  50:	00009f50 	andeq	r9, r0, r0, asr pc
  54:	02e40400 	rsceq	r0, r4, #0, 8
  58:	540102f0 	strpl	r0, [r1], #-752	; 0xfffffd10
  5c:	00000000 	andeq	r0, r0, r0
  60:	04000000 	streq	r0, [r0], #-0
  64:	01e301d0 	ldrdeq	r0, [r3, #16]!
  68:	e3045001 	movw	r5, #16385	; 0x4001
  6c:	01028801 	tsteq	r2, r1, lsl #16
  70:	02880454 	addeq	r0, r8, #84, 8	; 0x54000000
  74:	a30402ac 	movwge	r0, #17068	; 0x42ac
  78:	009f5001 	addseq	r5, pc, r1
  7c:	00000000 	andeq	r0, r0, r0
  80:	74040000 	strvc	r0, [r4], #-0
  84:	50010187 	andpl	r0, r1, r7, lsl #3
  88:	ac018704 	stcge	7, cr8, [r1], {4}
  8c:	04540101 	ldrbeq	r0, [r4], #-257	; 0xfffffeff
  90:	01d001ac 	bicseq	r0, r0, ip, lsr #3
  94:	5001a304 	andpl	sl, r1, r4, lsl #6
  98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  a4:	011b0004 	tsteq	fp, r4
  a8:	301b0450 	andscc	r0, fp, r0, asr r4
  ac:	30045401 	andcc	r5, r4, r1, lsl #8
  b0:	20740348 	rsbscs	r0, r4, r8, asr #6
  b4:	5c48049f 	cfstrdpl	mvd0, [r8], {159}	; 0x9f
  b8:	5c045001 	stcpl	0, cr5, [r4], {1}
  bc:	00540174 	subseq	r0, r4, r4, ror r1
  c0:	00000000 	andeq	r0, r0, r0
  c4:	012b2804 			; <UNDEFINED> instruction: 0x012b2804
  c8:	382b0450 	stmdacc	fp!, {r4, r6, sl}
  cc:	Address 0x00000000000000cc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001a0 	andeq	r0, r0, r0, lsr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000015f 	andeq	r0, r0, pc, asr r1
   4:	007b0003 	rsbseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  28:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  2c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  30:	6f442f61 	svcvs	0x00442f61
  34:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  38:	2f73746e 	svccs	0x0073746e
  3c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  40:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  44:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  48:	616d6172 	smcvs	54802	; 0xd612
  4c:	3153432f 	cmpcc	r3, pc, lsr #6
  50:	2f453034 	svccs	0x00453034
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  5c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  60:	67000065 	strvs	r0, [r0, -r5, rrx]
  64:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  68:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  6c:	00010063 	andeq	r0, r1, r3, rrx
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	70670000 	rsbvc	r0, r7, r0
  7c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  80:	00000200 	andeq	r0, r0, r0, lsl #4
  84:	00240500 	eoreq	r0, r4, r0, lsl #10
  88:	00000205 	andeq	r0, r0, r5, lsl #4
  8c:	0f030000 	svceq	0x00030000
  90:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  94:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  98:	0515061f 	ldreq	r0, [r5, #-1567]	; 0xfffff9e1
  9c:	09052b08 	stmdbeq	r5, {r3, r8, r9, fp, sp}
  a0:	05055006 	streq	r5, [r5, #-6]
  a4:	14053015 	strne	r3, [r5], #-21	; 0xffffffeb
  a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  ac:	05306806 	ldreq	r6, [r0, #-2054]!	; 0xfffff7fa
  b0:	05010623 	streq	r0, [r1, #-1571]	; 0xfffff9dd
  b4:	01052e2b 	tsteq	r5, fp, lsr #28
  b8:	0609054b 	streq	r0, [r9], -fp, asr #10
  bc:	01827603 	orreq	r7, r2, r3, lsl #12
  c0:	2e069e06 	cdpcs	14, 0, cr9, cr6, cr6, {0}
  c4:	12032905 	andne	r2, r3, #81920	; 0x14000
  c8:	1305059e 	movwne	r0, #21918	; 0x559e
  cc:	01060805 	tsteq	r6, r5, lsl #16
  d0:	05492905 	strbeq	r2, [r9, #-2309]	; 0xfffff6fb
  d4:	2f4e0605 	svccs	0x004e0605
  d8:	01061805 	tsteq	r6, r5, lsl #16
  dc:	06660505 	strbteq	r0, [r6], -r5, lsl #10
  e0:	21052f83 	smlabbcs	r5, r3, pc, r2	; <UNPREDICTABLE>
  e4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  e8:	67064a05 	strvs	r4, [r6, -r5, lsl #20]
  ec:	2f060105 	svccs	0x00060105
  f0:	6d062a05 	vstrvs	s4, [r6, #-20]	; 0xffffffec
  f4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  f8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  fc:	0505492a 	streq	r4, [r5, #-2346]	; 0xfffff6d6
 100:	052f4e06 	streq	r4, [pc, #-3590]!	; fffff302 <gpio_event_clear+0xfffff192>
 104:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 108:	83066605 	movwhi	r6, #26117	; 0x6605
 10c:	0621052f 	strteq	r0, [r1], -pc, lsr #10
 110:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 114:	0567064a 	strbeq	r0, [r7, #-1610]!	; 0xfffff9b6
 118:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb1f <gpio_event_clear+0xfffff9af>
 11c:	066b0627 	strbteq	r0, [fp], -r7, lsr #12
 120:	06050501 	streq	r0, [r5], -r1, lsl #10
 124:	0608052f 	streq	r0, [r8], -pc, lsr #10
 128:	4b100501 	blmi	401534 <gpio_event_clear+0x4013c4>
 12c:	4a340105 	bmi	d00548 <gpio_event_clear+0xd003d8>
 130:	2a060505 	bcs	18154c <gpio_event_clear+0x1813dc>
 134:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 138:	4a340501 	bmi	d01544 <gpio_event_clear+0xd013d4>
 13c:	06050566 	streq	r0, [r5], -r6, ror #10
 140:	0c052f2f 	stceq	15, cr2, [r5], {47}	; 0x2f
 144:	25050106 	strcs	r0, [r5, #-262]	; 0xfffffefa
 148:	05054e06 	streq	r4, [r5, #-3590]	; 0xfffff1fa
 14c:	06080513 			; <UNDEFINED> instruction: 0x06080513
 150:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 154:	4e060505 	cfsh32mi	mvfx0, mvfx6, #5
 158:	0105832f 	tsteq	r5, pc, lsr #6
 15c:	04022f06 	streq	r2, [r2], #-3846	; 0xfffff0fa
 160:	Address 0x0000000000000160 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	4f495047 	svcmi	0x00495047
  10:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  14:	50470030 	subpl	r0, r7, r0, lsr r0
  18:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  1c:	0031544e 	eorseq	r5, r1, lr, asr #8
  20:	4f495047 	svcmi	0x00495047
  24:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  28:	50470032 	subpl	r0, r7, r2, lsr r0
  2c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  30:	0033544e 	eorseq	r5, r3, lr, asr #8
  34:	6f697067 	svcvs	0x00697067
  38:	6576655f 	ldrbvs	r6, [r6, #-1375]!	; 0xfffffaa1
  3c:	645f746e 	ldrbvs	r7, [pc], #-1134	; 44 <.debug_str+0x44>
  40:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
  44:	00646574 	rsbeq	r6, r4, r4, ror r5
  48:	33544547 	cmpcc	r4, #297795584	; 0x11c00000
  4c:	70670032 	rsbvc	r0, r7, r2, lsr r0
  50:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  54:	665f746e 	ldrbvs	r7, [pc], -lr, ror #8
  58:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  5c:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffff8f6 <gpio_event_clear+0xfffff786>
  60:	00656764 	rsbeq	r6, r5, r4, ror #14
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	61686320 	cmnvs	r8, r0, lsr #6
  70:	65720072 	ldrbvs	r0, [r2, #-114]!	; 0xffffff8e
  74:	6c617674 	stclvs	6, cr7, [r1], #-464	; 0xfffffe30
  78:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  7c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  80:	6f6f6265 	svcvs	0x006f6265
  84:	6f6c0074 	svcvs	0x006c0074
  88:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  9c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  a0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a8:	2f00746e 	svccs	0x0000746e
  ac:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  b0:	6173612f 	cmnvs	r3, pc, lsr #2
  b4:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  b8:	2f616d61 	svccs	0x00616d61
  bc:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  c0:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  c4:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  c8:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  cc:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  d0:	61726769 	cmnvs	r2, r9, ror #14
  d4:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  d8:	30343153 	eorscc	r3, r4, r3, asr r1
  dc:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  e0:	00697062 	rsbeq	r7, r9, r2, rrx
  e4:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  e8:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  ec:	5f5f4e4f 	svcpl	0x005f4e4f
  f0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  f4:	76655f6f 	strbtvc	r5, [r5], -pc, ror #30
  f8:	5f746e65 	svcpl	0x00746e65
  fc:	61656c63 	cmnvs	r5, r3, ror #24
 100:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
 104:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 108:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 10c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 110:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 124:	70670074 	rsbvc	r0, r7, r4, ror r0
 128:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 12c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 130:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 134:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 138:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 13c:	61686300 	cmnvs	r8, r0, lsl #6
 140:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 144:	2074726f 	rsbscs	r7, r4, pc, ror #4
 148:	00746e69 	rsbseq	r6, r4, r9, ror #28
 14c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 150:	47006b74 	smlsdxmi	r0, r4, fp, r6
 154:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 158:	31203939 			; <UNDEFINED> instruction: 0x31203939
 15c:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 160:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 164:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <gpio_event_clear+0xd8dcc8>
 170:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 174:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 178:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 17c:	316d7261 	cmncc	sp, r1, ror #4
 180:	6a363731 	bvs	d8de4c <gpio_event_clear+0xd8dcdc>
 184:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 188:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 18c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 190:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 194:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 198:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 19c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1a0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a4:	613d6863 	teqvs	sp, r3, ror #16
 1a8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1ac:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1b0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1b4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1b8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1bc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1c0:	20393975 	eorscs	r3, r9, r5, ror r9
 1c4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1c8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1cc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1d0:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 1d4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 1d8:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
 1dc:	6e692d6f 	cdpvs	13, 6, cr2, cr9, cr15, {3}
 1e0:	00632e74 	rsbeq	r2, r3, r4, ror lr
 1e4:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 1e8:	6f6c0032 	svcvs	0x006c0032
 1ec:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1f0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 1f4:	5f6f6970 	svcpl	0x006f6970
 1f8:	5f746e69 	svcpl	0x00746e69
 1fc:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 200:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffa9a <gpio_event_clear+0xfffff92a>
 204:	00656764 	rsbeq	r6, r5, r4, ror #14
 208:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 20c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
 218:	5f6f6970 	svcpl	0x006f6970
 21c:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000074 	andeq	r0, r0, r4, ror r0
  20:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  24:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  28:	180e4201 	stmdane	lr, {r0, r9, lr}
  2c:	0c0e0a5e 			; <UNDEFINED> instruction: 0x0c0e0a5e
  30:	00000b42 	andeq	r0, r0, r2, asr #22
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000074 	andeq	r0, r0, r4, ror r0
  40:	0000005c 	andeq	r0, r0, ip, asr r0
  44:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  48:	86038504 	strhi	r8, [r3], -r4, lsl #10
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  5c:	0000005c 	andeq	r0, r0, ip, asr r0
  60:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  64:	86038504 	strhi	r8, [r3], -r4, lsl #10
  68:	00018e02 	andeq	r8, r1, r2, lsl #28
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000012c 	andeq	r0, r0, ip, lsr #2
  78:	00000044 	andeq	r0, r0, r4, asr #32
  7c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  80:	00018e02 	andeq	r8, r1, r2, lsl #28
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000170 	andeq	r0, r0, r0, ror r1
  90:	00000030 	andeq	r0, r0, r0, lsr r0
  94:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  98:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x462c0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

00000020 <_interrupt_table>:
  20:	e59ff030 	ldr	pc, [pc, #48]	; 58 <_reset_asm>
  24:	e59ff030 	ldr	pc, [pc, #48]	; 5c <_undefined_instruction_asm>
  28:	e59ff030 	ldr	pc, [pc, #48]	; 60 <_software_interrupt_asm>
  2c:	e59ff030 	ldr	pc, [pc, #48]	; 64 <_prefetch_abort_asm>
  30:	e59ff030 	ldr	pc, [pc, #48]	; 68 <_data_abort_asm>
  34:	e59ff01c 	ldr	pc, [pc, #28]	; 58 <_reset_asm>
  38:	e59ff02c 	ldr	pc, [pc, #44]	; 6c <_interrupt_asm>

0000003c <fast_interrupt_asm>:
  3c:	e24ee004 	sub	lr, lr, #4
  40:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  44:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  48:	e1a0000e 	mov	r0, lr
  4c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  50:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  54:	e8fd8000 	ldm	sp!, {pc}^

00000058 <_reset_asm>:
  58:	000000a8 	andeq	r0, r0, r8, lsr #1

0000005c <_undefined_instruction_asm>:
  5c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>

00000060 <_software_interrupt_asm>:
  60:	0000008c 	andeq	r0, r0, ip, lsl #1

00000064 <_prefetch_abort_asm>:
  64:	000000b8 	strheq	r0, [r0], -r8

00000068 <_data_abort_asm>:
  68:	000000d4 	ldrdeq	r0, [r0], -r4

0000006c <_interrupt_asm>:
  6c:	00000000 	andeq	r0, r0, r0

00000070 <_interrupt_table_end>:
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e24ee004 	sub	lr, lr, #4
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <interrupt_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <software_interrupt_asm>:
  8c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  90:	e24ee004 	sub	lr, lr, #4
  94:	e1a01000 	mov	r1, r0
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  a4:	e1b0f00e 	movs	pc, lr

000000a8 <reset_asm>:
  a8:	e24ee004 	sub	lr, lr, #4
  ac:	ebfffffe 	bl	0 <reset_vector>

000000b0 <undefined_instruction_asm>:
  b0:	e24ee004 	sub	lr, lr, #4
  b4:	ebfffffe 	bl	0 <undefined_instruction_vector>

000000b8 <prefetch_abort_asm>:
  b8:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  bc:	e24ee004 	sub	lr, lr, #4
  c0:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  c4:	e1a0000e 	mov	r0, lr
  c8:	ebfffffe 	bl	0 <prefetch_abort_vector>
  cc:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  d0:	e1b0f00e 	movs	pc, lr

000000d4 <data_abort_asm>:
  d4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  d8:	e24ee008 	sub	lr, lr, #8
  dc:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e0:	e1a0000e 	mov	r0, lr
  e4:	ebfffffe 	bl	0 <data_abort_vector>
  e8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  ec:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <data_abort_asm+0x168d758>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


int-init-reg.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init_reg>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e1a04000 	mov	r4, r0
   c:	ebfffffe 	bl	0 <dev_barrier>
  10:	e3e01000 	mvn	r1, #0
  14:	e59f0068 	ldr	r0, [pc, #104]	; 84 <int_init_reg+0x84>
  18:	ebfffffe 	bl	0 <PUT32>
  1c:	e3e01000 	mvn	r1, #0
  20:	e59f0060 	ldr	r0, [pc, #96]	; 88 <int_init_reg+0x88>
  24:	ebfffffe 	bl	0 <PUT32>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e314001f 	tst	r4, #31
  30:	1a000005 	bne	4c <int_init_reg+0x4c>
  34:	ee0c4f10 	mcr	15, 0, r4, cr12, cr0, {0}
  38:	ee1c3f10 	mrc	15, 0, r3, cr12, cr0, {0}
  3c:	e1540003 	cmp	r4, r3
  40:	1a000007 	bne	64 <int_init_reg+0x64>
  44:	e28dd008 	add	sp, sp, #8
  48:	e8bd8010 	pop	{r4, pc}
  4c:	e3a0301a 	mov	r3, #26
  50:	e59f2034 	ldr	r2, [pc, #52]	; 8c <int_init_reg+0x8c>
  54:	e59f1034 	ldr	r1, [pc, #52]	; 90 <int_init_reg+0x90>
  58:	e59f0034 	ldr	r0, [pc, #52]	; 94 <int_init_reg+0x94>
  5c:	ebfffffe 	bl	0 <printk>
  60:	ebfffffe 	bl	0 <clean_reboot>
  64:	e59f302c 	ldr	r3, [pc, #44]	; 98 <int_init_reg+0x98>
  68:	e58d3000 	str	r3, [sp]
  6c:	e3a0301c 	mov	r3, #28
  70:	e59f2014 	ldr	r2, [pc, #20]	; 8c <int_init_reg+0x8c>
  74:	e59f1014 	ldr	r1, [pc, #20]	; 90 <int_init_reg+0x90>
  78:	e59f001c 	ldr	r0, [pc, #28]	; 9c <int_init_reg+0x9c>
  7c:	ebfffffe 	bl	0 <printk>
  80:	ebfffffe 	bl	0 <clean_reboot>
  84:	2000b21c 	andcs	fp, r0, ip, lsl r2
  88:	2000b220 	andcs	fp, r0, r0, lsr #4
	...
  94:	00000050 	andeq	r0, r0, r0, asr r0
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00000088 	andeq	r0, r0, r8, lsl #1

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <int_init_reg+0xffffff4c>
   4:	73612f65 	cmnvc	r1, #404	; 0x194
   8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
   c:	616d6172 	smcvs	54802	; 0xd612
  10:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  14:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  18:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  1c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  20:	61732f62 	cmnvs	r3, r2, ror #30
  24:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  28:	2f616d61 	svccs	0x00616d61
  2c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  30:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffff78 <int_init_reg+0xffffff78>
  34:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  3c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  40:	6365762f 	cmnvs	r5, #49283072	; 0x2f00000
  44:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
  48:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
  4c:	0000682e 	andeq	r6, r0, lr, lsr #16
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <int_init_reg+0x1cc9548>
  5c:	563a6425 	ldrtpl	r6, [sl], -r5, lsr #8
  60:	6f746365 	svcvs	0x00746365
  64:	61622072 	smcvs	8706	; 0x2202
  68:	6d206573 	cfstr32vs	mvfx6, [r0, #-460]!	; 0xfffffe34
  6c:	20747375 	rsbscs	r7, r4, r5, ror r3
  70:	33206562 			; <UNDEFINED> instruction: 0x33206562
  74:	79622d32 	stmdbvc	r2!, {r1, r4, r5, r8, sl, fp, sp}^
  78:	61206574 			; <UNDEFINED> instruction: 0x61206574
  7c:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  80:	0a0a6465 	beq	29921c <int_init_reg+0x29921c>
  84:	00000000 	andeq	r0, r0, r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <int_init_reg+0x1cc9580>
  94:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  98:	00000a73 	andeq	r0, r0, r3, ror sl
  9c:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  a0:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
  a4:	5f657361 	svcpl	0x00657361
  a8:	28746567 	ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
  ac:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  b0:	63657620 	cmnvs	r5, #32, 12	; 0x2000000
  b4:	5f726f74 	svcpl	0x00726f74
  b8:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   4:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
   8:	5f657361 	svcpl	0x00657361
   c:	00746573 	rsbseq	r6, r4, r3, ror r5

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000002c4 	andeq	r0, r0, r4, asr #5
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001ab08 	andeq	sl, r1, r8, lsl #22
  10:	017e0c00 	cmneq	lr, r0, lsl #24
  14:	00ab0000 	adceq	r0, fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00a00000 	adceq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04090000 	streq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	00000113 	andeq	r0, r0, r3, lsl r1
  34:	61060103 	tstvs	r6, r3, lsl #2
  38:	03000002 	movweq	r0, #2
  3c:	01930502 	orrseq	r0, r3, r2, lsl #10
  40:	04030000 	streq	r0, [r3], #-0
  44:	00023a05 	andeq	r3, r2, r5, lsl #20
  48:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  4c:	00000164 	andeq	r0, r0, r4, ror #2
  50:	6b080103 	blvs	200464 <int_init_reg+0x200464>
  54:	03000000 	movweq	r0, #0
  58:	00980702 	addseq	r0, r8, r2, lsl #14
  5c:	04030000 	streq	r0, [r3], #-0
  60:	00008607 	andeq	r8, r0, r7, lsl #12
  64:	07080300 	streq	r0, [r8, -r0, lsl #6]
  68:	00000120 	andeq	r0, r0, r0, lsr #2
  6c:	0079040a 	rsbseq	r0, r9, sl, lsl #8
  70:	01030000 	mrseq	r0, (UNDEF: 3)
  74:	00017208 	andeq	r7, r1, r8, lsl #4
  78:	00720700 	rsbseq	r0, r2, r0, lsl #14
  7c:	070b0000 	streq	r0, [fp, -r0]
  80:	00002d04 	andeq	r2, r0, r4, lsl #26
  84:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  88:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  8c:	00022b02 	andeq	r2, r2, r2, lsl #22
  90:	00b20000 	adcseq	r0, r2, r0
  94:	00000220 	andeq	r0, r0, r0, lsr #4
  98:	b2000000 	andlt	r0, r0, #0
  9c:	6d022000 	stcvs	0, cr2, [r2, #-0]
  a0:	04000002 	streq	r0, [r0], #-2
  a4:	022000b2 	eoreq	r0, r0, #178	; 0xb2
  a8:	0000019d 	muleq	r0, sp, r1
  ac:	2000b208 	andcs	fp, r0, r8, lsl #4
  b0:	00002502 	andeq	r2, r0, r2, lsl #10
  b4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  b8:	004f0220 	subeq	r0, pc, r0, lsr #4
  bc:	b2100000 	andslt	r0, r0, #0
  c0:	5d022000 	stcpl	0, cr2, [r2, #-0]
  c4:	14000000 	strne	r0, [r0], #-0
  c8:	022000b2 	eoreq	r0, r0, #178	; 0xb2
  cc:	0000003d 	andeq	r0, r0, sp, lsr r0
  d0:	2000b218 	andcs	fp, r0, r8, lsl r2
  d4:	00024302 	andeq	r4, r2, r2, lsl #6
  d8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  dc:	02520220 	subseq	r0, r2, #32, 4
  e0:	b2200000 	eorlt	r0, r0, #0
  e4:	12022000 	andne	r2, r2, #0
  e8:	24000000 	strcs	r0, [r0], #-0
  ec:	002000b2 	strhteq	r0, [r0], -r2
  f0:	0000790c 	andeq	r7, r0, ip, lsl #18
  f4:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
  f8:	0001770d 	andeq	r7, r1, sp, lsl #14
  fc:	06280400 	strteq	r0, [r8], -r0, lsl #8
 100:	00000026 	andeq	r0, r0, r6, lsr #32
 104:	0000010f 	andeq	r0, r0, pc, lsl #2
 108:	00006c06 	andeq	r6, r0, r6, lsl #24
 10c:	0f000e00 	svceq	0x00000e00
 110:	00000234 	andeq	r0, r0, r4, lsr r2
 114:	2606ad04 	strcs	sl, [r6], -r4, lsl #26
 118:	06000001 	streq	r0, [r0], -r1
 11c:	0000002d 	andeq	r0, r0, sp, lsr #32
 120:	00002d06 	andeq	r2, r0, r6, lsl #26
 124:	fa100000 	blx	40012c <int_init_reg+0x40012c>
 128:	04000000 	streq	r0, [r0], #-0
 12c:	5711069c 			; <UNDEFINED> instruction: 0x5711069c
 130:	01000001 	tsteq	r0, r1
 134:	00000605 	andeq	r0, r0, r5, lsl #12
 138:	00a00000 	adceq	r0, r0, r0
 13c:	9c010000 	stcls	0, cr0, [r1], {-0}
 140:	0000026d 	andeq	r0, r0, sp, ror #4
 144:	00013712 	andeq	r3, r1, r2, lsl r7
 148:	19050100 	stmdbne	r5, {r8}
 14c:	0000026d 	andeq	r0, r0, sp, ror #4
 150:	00000010 	andeq	r0, r0, r0, lsl r0
 154:	0000000c 	andeq	r0, r0, ip
 158:	00026f13 	andeq	r6, r2, r3, lsl pc
 15c:	00002c00 	andeq	r2, r0, r0, lsl #24
 160:	000c0100 	andeq	r0, ip, r0, lsl #2
 164:	0d010000 	stceq	0, cr0, [r1, #-0]
 168:	00022005 	andeq	r2, r2, r5
 16c:	027c1400 	rsbseq	r1, ip, #0, 8
 170:	001e0000 	andseq	r0, lr, r0
 174:	001c0000 	andseq	r0, ip, r0
 178:	0c150000 	ldceq	0, cr0, [r5], {-0}
 17c:	16000000 	strne	r0, [r0], -r0
 180:	000002ad 	andeq	r0, r0, sp, lsr #5
 184:	00000038 	andeq	r0, r0, r8, lsr r0
 188:	00003802 	andeq	r3, r0, r2, lsl #16
 18c:	00000400 	andeq	r0, r0, r0, lsl #8
 190:	051c0200 	ldreq	r0, [ip, #-512]	; 0xfffffe00
 194:	000001a6 	andeq	r0, r0, r6, lsr #3
 198:	0002ba17 	andeq	fp, r2, r7, lsl sl
 19c:	00002700 	andeq	r2, r0, r0, lsl #14
 1a0:	00002500 	andeq	r2, r0, r0, lsl #10
 1a4:	60040000 	andvs	r0, r4, r0
 1a8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 1ac:	d4000000 	strle	r0, [r0], #-0
 1b0:	01000001 	tsteq	r0, r1
 1b4:	03055001 	movweq	r5, #20481	; 0x5001
 1b8:	00000050 	andeq	r0, r0, r0, asr r0
 1bc:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
 1c0:	00000003 	andeq	r0, r0, r3
 1c4:	52010100 	andpl	r0, r1, #0, 2
 1c8:	00000305 	andeq	r0, r0, r5, lsl #6
 1cc:	01010000 	mrseq	r0, (UNDEF: 1)
 1d0:	004a0153 	subeq	r0, sl, r3, asr r1
 1d4:	00006405 	andeq	r6, r0, r5, lsl #8
 1d8:	0000f000 	andeq	pc, r0, r0
 1dc:	00800400 	addeq	r0, r0, r0, lsl #8
 1e0:	00f80000 	rscseq	r0, r8, r0
 1e4:	02150000 	andseq	r0, r5, #0
 1e8:	01010000 	mrseq	r0, (UNDEF: 1)
 1ec:	88030550 	stmdahi	r3, {r4, r6, r8, sl}
 1f0:	01000000 	mrseq	r0, (UNDEF: 0)
 1f4:	03055101 	movweq	r5, #20737	; 0x5101
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 200:	00000003 	andeq	r0, r0, r3
 204:	53010100 	movwpl	r0, #4352	; 0x1100
 208:	02014c01 	andeq	r4, r1, #256	; 0x100
 20c:	0305007d 	movweq	r0, #20605	; 0x507d
 210:	0000009c 	muleq	r0, ip, r0
 214:	00840500 	addeq	r0, r4, r0, lsl #10
 218:	00f00000 	rscseq	r0, r0, r0
 21c:	00000000 	andeq	r0, r0, r0
 220:	00001005 	andeq	r1, r0, r5
 224:	00012600 	andeq	r2, r1, r0, lsl #12
 228:	001c0400 	andseq	r0, ip, r0, lsl #8
 22c:	010f0000 	mrseq	r0, CPSR
 230:	02460000 	subeq	r0, r6, #0
 234:	01010000 	mrseq	r0, (UNDEF: 1)
 238:	1c0c0550 	cfstr32ne	mvfx0, [ip], {80}	; 0x50
 23c:	012000b2 	strheq	r0, [r0, -r2]!
 240:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 244:	280400ff 	stmdacs	r4, {r0, r1, r2, r3, r4, r5, r6, r7}
 248:	0f000000 	svceq	0x00000000
 24c:	63000001 	movwvs	r0, #1
 250:	01000002 	tsteq	r0, r2
 254:	0c055001 	stceq	0, cr5, [r5], {1}
 258:	2000b220 	andcs	fp, r0, r0, lsr #4
 25c:	02510101 	subseq	r0, r1, #1073741824	; 0x40000000
 260:	0500ff09 	streq	pc, [r0, #-3849]	; 0xfffff0f7
 264:	0000002c 	andeq	r0, r0, ip, lsr #32
 268:	00000126 	andeq	r0, r0, r6, lsr #2
 26c:	19041800 	stmdbne	r4, {fp, ip}
 270:	00000147 	andeq	r0, r0, r7, asr #2
 274:	03141802 	tsteq	r4, #131072	; 0x20000
 278:	00000298 	muleq	r0, r8, r2
 27c:	0000311a 	andeq	r3, r0, sl, lsl r1
 280:	2a180200 	bcs	600a88 <int_init_reg+0x600a88>
 284:	0000026d 	andeq	r0, r0, sp, ror #4
 288:	0001061b 	andeq	r0, r1, fp, lsl r6
 28c:	0002a800 	andeq	sl, r2, r0, lsl #16
 290:	00030500 	andeq	r0, r3, r0, lsl #10
 294:	00000000 	andeq	r0, r0, r0
 298:	0000791c 	andeq	r7, r0, ip, lsl r9
 29c:	0002a800 	andeq	sl, r2, r0, lsl #16
 2a0:	002d1d00 	eoreq	r1, sp, r0, lsl #26
 2a4:	000f0000 	andeq	r0, pc, r0
 2a8:	00029807 	andeq	r9, r2, r7, lsl #16
 2ac:	00ea1e00 	rsceq	r1, sl, r0, lsl #28
 2b0:	0f020000 	svceq	0x00020000
 2b4:	00026d15 	andeq	r6, r2, r5, lsl sp
 2b8:	e41f0300 	ldr	r0, [pc], #-768	; 2c0 <.debug_info+0x2c0>
 2bc:	02000000 	andeq	r0, r0, #0
 2c0:	026d0b10 	rsbeq	r0, sp, #16, 22	; 0x4000
 2c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00280200 	eoreq	r0, r8, r0, lsl #4
   c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  10:	24030000 	strcs	r0, [r3], #-0
  14:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  18:	000e030b 	andeq	r0, lr, fp, lsl #6
  1c:	01480400 	cmpeq	r8, r0, lsl #8
  20:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  24:	00001301 	andeq	r1, r0, r1, lsl #6
  28:	7d004805 	stcvc	8, cr4, [r0, #-20]	; 0xffffffec
  2c:	00137f01 	andseq	r7, r3, r1, lsl #30
  30:	00050600 	andeq	r0, r5, r0, lsl #12
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  3c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  40:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  44:	0e030b13 	vmoveq.32	d3[0], r0
  48:	01110e1b 	tsteq	r1, fp, lsl lr
  4c:	17100612 			; <UNDEFINED> instruction: 0x17100612
  50:	24090000 	strcs	r0, [r9], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	000f0a00 	andeq	r0, pc, r0, lsl #20
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	040b0000 	streq	r0, [fp], #-0
  68:	0b0b3e01 	bleq	2cf874 <int_init_reg+0x2cf874>
  6c:	3a13490b 	bcc	4d24a0 <int_init_reg+0x4d24a0>
  70:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  74:	0013010b 	andseq	r0, r3, fp, lsl #2
  78:	002e0c00 	eoreq	r0, lr, r0, lsl #24
  7c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  80:	0b3b0b3a 	bleq	ec2d70 <int_init_reg+0xec2d70>
  84:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  88:	3c190187 	ldfccs	f0, [r9], {135}	; 0x87
  8c:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
  90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <int_init_reg+0xe838a8>
  98:	0b390b3b 	bleq	e42d8c <int_init_reg+0xe42d8c>
  9c:	13491927 	movtne	r1, #39207	; 0x9927
  a0:	1301193c 	movwne	r1, #6460	; 0x193c
  a4:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
  a8:	0f000000 	svceq	0x00000000
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <int_init_reg+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <int_init_reg+0xe42da8>
  b8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	3f002e10 	svccc	0x00002e10
  c4:	3a0e0319 	bcc	380d30 <int_init_reg+0x380d30>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	3c19270b 	ldccc	7, cr2, [r9], {11}
  d0:	11000019 	tstne	r0, r9, lsl r0
  d4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d8:	0b3a0e03 	bleq	e838ec <int_init_reg+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <int_init_reg+0xe42dd0>
  e0:	01111927 	tsteq	r1, r7, lsr #18
  e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e8:	1301197a 	movwne	r1, #6522	; 0x197a
  ec:	05120000 	ldreq	r0, [r2, #-0]
  f0:	3a0e0300 	bcc	380cf8 <int_init_reg+0x380cf8>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  fc:	1742b717 	smlaldne	fp, r2, r7, r7
 100:	1d130000 	ldcne	0, cr0, [r3, #-0]
 104:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 108:	0b42b801 	bleq	10ae114 <int_init_reg+0x10ae114>
 10c:	0b581755 	bleq	1605e68 <int_init_reg+0x1605e68>
 110:	0b570b59 	bleq	15c2e7c <int_init_reg+0x15c2e7c>
 114:	00001301 	andeq	r1, r0, r1, lsl #6
 118:	31000514 	tstcc	r0, r4, lsl r5
 11c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 120:	00001742 	andeq	r1, r0, r2, asr #14
 124:	55010b15 	strpl	r0, [r1, #-2837]	; 0xfffff4eb
 128:	16000017 			; <UNDEFINED> instruction: 0x16000017
 12c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 130:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 134:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 138:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 13c:	010b570b 	tsteq	fp, fp, lsl #14
 140:	17000013 	smladne	r0, r3, r0, r0
 144:	13310034 	teqne	r1, #52	; 0x34
 148:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 14c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 150:	0b0b000f 	bleq	2c0194 <int_init_reg+0x2c0194>
 154:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 158:	3a0e0301 	bcc	380d64 <int_init_reg+0x380d64>
 15c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 160:	2019270b 	andscs	r2, r9, fp, lsl #14
 164:	0013010b 	andseq	r0, r3, fp, lsl #2
 168:	00051a00 	andeq	r1, r5, r0, lsl #20
 16c:	0b3a0e03 	bleq	e83980 <int_init_reg+0xe83980>
 170:	0b390b3b 	bleq	e42e64 <int_init_reg+0xe42e64>
 174:	00001349 	andeq	r1, r0, r9, asr #6
 178:	0300341b 	movweq	r3, #1051	; 0x41b
 17c:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
 180:	00180219 	andseq	r0, r8, r9, lsl r2
 184:	01011c00 	tsteq	r1, r0, lsl #24
 188:	13011349 	movwne	r1, #4937	; 0x1349
 18c:	211d0000 	tstcs	sp, r0
 190:	2f134900 	svccs	0x00134900
 194:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
 198:	0e03012e 	adfeqsp	f0, f3, #0.5
 19c:	0b3b0b3a 	bleq	ec2e8c <int_init_reg+0xec2e8c>
 1a0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a4:	0b201349 	bleq	804ed0 <int_init_reg+0x804ed0>
 1a8:	341f0000 	ldrcc	r0, [pc], #-0	; 1b0 <.debug_abbrev+0x1b0>
 1ac:	3a0e0300 	bcc	380db4 <int_init_reg+0x380db4>
 1b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b4:	0013490b 	andseq	r4, r3, fp, lsl #18
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000029 	andeq	r0, r0, r9, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010f0004 	tsteq	pc, r4
  14:	a00f0450 	andge	r0, pc, r0, asr r4	; <UNPREDICTABLE>
  18:	00540101 	subseq	r0, r4, r1, lsl #2
  1c:	2c040001 	stccs	0, cr0, [r4], {1}
  20:	540101a0 	strpl	r0, [r1], #-416	; 0xfffffe60
  24:	04010000 	streq	r0, [r1], #-0
  28:	53013c3c 	movwpl	r3, #7228	; 0x1c3c
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000a0 	andeq	r0, r0, r0, lsr #1
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000010 	andeq	r0, r0, r0, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04442c04 	strbeq	r2, [r4], #-3076	; 0xfffff3fc
  10:	0001a04c 	andeq	sl, r1, ip, asr #32

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f5 	strdeq	r0, [r0], -r5
   4:	009a0003 	addseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  28:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  2c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  30:	6f442f61 	svcvs	0x00442f61
  34:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  38:	2f73746e 	svccs	0x0073746e
  3c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  40:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  44:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  48:	616d6172 	smcvs	54802	; 0xd612
  4c:	3153432f 	cmpcc	r3, pc, lsr #6
  50:	2f453034 	svccs	0x00453034
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  5c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  60:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
  64:	692d746e 	pushvs	{r1, r2, r3, r5, r6, sl, ip, sp, lr}
  68:	2d74696e 			; <UNDEFINED> instruction: 0x2d74696e
  6c:	2e676572 	mcrcs	5, 3, r6, cr7, cr2, {3}
  70:	00010063 	andeq	r0, r1, r3, rrx
  74:	63657600 	cmnvs	r5, #0, 12
  78:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
  7c:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
  80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  84:	70720000 	rsbsvc	r0, r2, r0
  88:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  8c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  90:	73747075 	cmnvc	r4, #117	; 0x75
  94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  98:	70720000 	rsbsvc	r0, r2, r0
  9c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  a0:	00000002 	andeq	r0, r0, r2
  a4:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  a8:	00000002 	andeq	r0, r0, r2
  ac:	01061600 	tsteq	r6, r0, lsl #12
  b0:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
  b4:	3067672f 	rsbcc	r6, r7, pc, lsr #14
  b8:	14050204 	strne	r0, [r5], #-516	; 0xfffffdfc
  bc:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
  c0:	08051305 	stmdaeq	r5, {r0, r2, r8, r9, ip}
  c4:	09050106 	stmdbeq	r5, {r1, r2, r8}
  c8:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
  cc:	05012f13 	streq	r2, [r1, #-3859]	; 0xfffff0ed
  d0:	01730315 	cmneq	r3, r5, lsl r3
  d4:	13130505 	tstne	r3, #20971520	; 0x1400000
  d8:	0301062f 	movweq	r0, #5679	; 0x162f
  dc:	0104010a 	tsteq	r4, sl, lsl #2
  e0:	72030105 	andvc	r0, r3, #1073741825	; 0x40000001
  e4:	0502044a 	streq	r0, [r2, #-1098]	; 0xfffffbb6
  e8:	0c030609 	stceq	6, cr0, [r3], {9}
  ec:	059e014a 	ldreq	r0, [lr, #330]	; 0x14a
  f0:	d6013005 	strle	r3, [r1], -r5
  f4:	01001002 	tsteq	r0, r2
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init_reg+0xfffffe64>
  30:	63657600 	cmnvs	r5, #0, 12
  34:	5f726f74 	svcpl	0x00726f74
  38:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
  3c:	616e4500 	cmnvs	lr, r0, lsl #10
  40:	5f656c62 	svcpl	0x00656c62
  44:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
  48:	52495f63 	subpl	r5, r9, #396	; 0x18c
  4c:	45007351 	strmi	r7, [r0, #-849]	; 0xfffffcaf
  50:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  54:	52495f65 	subpl	r5, r9, #404	; 0x194
  58:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  5c:	616e4500 	cmnvs	lr, r0, lsl #10
  60:	5f656c62 	svcpl	0x00656c62
  64:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  68:	7500325f 	strvc	r3, [r0, #-607]	; 0xfffffda1
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  78:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  7c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  80:	6f6f6265 	svcvs	0x006f6265
  84:	6f6c0074 	svcvs	0x006c0074
  88:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  9c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  a0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a8:	2f00746e 	svccs	0x0000746e
  ac:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  b0:	6173612f 	cmnvs	r3, pc, lsr #2
  b4:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  b8:	2f616d61 	svccs	0x00616d61
  bc:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  c0:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  c4:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  c8:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  cc:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  d0:	61726769 	cmnvs	r2, r9, ror #14
  d4:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  d8:	30343153 	eorscc	r3, r4, r3, asr r1
  dc:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  e0:	00697062 	rsbeq	r7, r9, r2, rrx
  e4:	73616276 	cmnvc	r1, #1610612743	; 0x60000007
  e8:	65760065 	ldrbvs	r0, [r6, #-101]!	; 0xffffff9b
  ec:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  f0:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
  f4:	65675f65 	strbvs	r5, [r7, #-3941]!	; 0xfffff09b
  f8:	65640074 	strbvs	r0, [r4, #-116]!	; 0xffffff8c
  fc:	61625f76 	smcvs	9718	; 0x25f6
 100:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
 104:	5f5f0072 	svcpl	0x005f0072
 108:	434e5546 	movtmi	r5, #58694	; 0xe546
 10c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 110:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 114:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 118:	2064656e 	rsbcs	r6, r4, lr, ror #10
 11c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 128:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 12c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 130:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 134:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 138:	765f746e 	ldrbvc	r7, [pc], -lr, ror #8
 13c:	6f746365 	svcvs	0x00746365
 140:	64615f72 	strbtvs	r5, [r1], #-3954	; 0xfffff08e
 144:	76007264 	strvc	r7, [r0], -r4, ror #4
 148:	6f746365 	svcvs	0x00746365
 14c:	61625f72 	smcvs	9714	; 0x25f2
 150:	735f6573 	cmpvc	pc, #482344960	; 0x1cc00000
 154:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 158:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 15c:	5f74696e 	svcpl	0x0074696e
 160:	00676572 	rsbeq	r6, r7, r2, ror r5
 164:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 168:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 16c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 170:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 174:	70007261 	andvc	r7, r0, r1, ror #4
 178:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 17c:	2f2e006b 	svccs	0x002e006b
 180:	2f637273 	svccs	0x00637273
 184:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 188:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 18c:	6765722d 	strbvs	r7, [r5, -sp, lsr #4]!
 190:	7300632e 	movwvc	r6, #814	; 0x32e
 194:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 198:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 19c:	51524900 	cmppl	r2, r0, lsl #18
 1a0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 1a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1a8:	4700325f 	smlsdmi	r0, pc, r2, r3	; <UNPREDICTABLE>
 1ac:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1b0:	31203939 			; <UNDEFINED> instruction: 0x31203939
 1b4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 1b8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 1bc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1c0:	316d7261 	cmncc	sp, r1, ror #4
 1c4:	6a363731 	bvs	d8de90 <int_init_reg+0xd8de90>
 1c8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1cc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1d0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1d4:	316d7261 	cmncc	sp, r1, ror #4
 1d8:	6a363731 	bvs	d8dea4 <int_init_reg+0xd8dea4>
 1dc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1e0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1e4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1e8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1ec:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1f0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1f4:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1f8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1fc:	613d6863 	teqvs	sp, r3, ror #16
 200:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 204:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 208:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 20c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 210:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 214:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 218:	20393975 	eorscs	r3, r9, r5, ror r9
 21c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 220:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 224:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 228:	4900676e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 22c:	425f5152 	subsmi	r5, pc, #-2147483628	; 0x80000014
 230:	00657361 	rsbeq	r7, r5, r1, ror #6
 234:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 238:	6f6c0032 	svcvs	0x006c0032
 23c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 240:	4400746e 	strmi	r7, [r0], #-1134	; 0xfffffb92
 244:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 248:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 24c:	5f735152 	svcpl	0x00735152
 250:	69440031 	stmdbvs	r4, {r0, r4, r5}^
 254:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 258:	52495f65 	subpl	r5, r9, #404	; 0x194
 25c:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
 260:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 264:	2064656e 	rsbcs	r6, r4, lr, ror #10
 268:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 26c:	51524900 	cmppl	r2, r0, lsl #18
 270:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 274:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 278:	Address 0x0000000000000278 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000a0 	andeq	r0, r0, r0, lsr #1
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	0a60100e 	beq	1804068 <int_init_reg+0x1804068>
  2c:	0b42080e 	bleq	108206c <int_init_reg+0x108206c>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init_reg+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init_reg+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_aligned>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e2503000 	subs	r3, r0, #0
   c:	0a00001e 	beq	8c <kmalloc_aligned+0x8c>
  10:	e59f2144 	ldr	r2, [pc, #324]	; 15c <kmalloc_aligned+0x15c>
  14:	e5922000 	ldr	r2, [r2]
  18:	e3520000 	cmp	r2, #0
  1c:	0a000022 	beq	ac <kmalloc_aligned+0xac>
  20:	e2612000 	rsb	r2, r1, #0
  24:	e1d12002 	bics	r2, r1, r2
  28:	1a000028 	bne	d0 <kmalloc_aligned+0xd0>
  2c:	e3510004 	cmp	r1, #4
  30:	93a01004 	movls	r1, #4
  34:	e59f2120 	ldr	r2, [pc, #288]	; 15c <kmalloc_aligned+0x15c>
  38:	e5922004 	ldr	r2, [r2, #4]
  3c:	e2610000 	rsb	r0, r1, #0
  40:	e1d1c000 	bics	ip, r1, r0
  44:	1a00002a 	bne	f4 <kmalloc_aligned+0xf4>
  48:	e0822001 	add	r2, r2, r1
  4c:	e2422001 	sub	r2, r2, #1
  50:	e0000002 	and	r0, r0, r2
  54:	e2833003 	add	r3, r3, #3
  58:	e3c33003 	bic	r3, r3, #3
  5c:	e0803003 	add	r3, r0, r3
  60:	e59f20f4 	ldr	r2, [pc, #244]	; 15c <kmalloc_aligned+0x15c>
  64:	e5823004 	str	r3, [r2, #4]
  68:	e2411001 	sub	r1, r1, #1
  6c:	e1100001 	tst	r0, r1
  70:	1a000027 	bne	114 <kmalloc_aligned+0x114>
  74:	e59f20e0 	ldr	r2, [pc, #224]	; 15c <kmalloc_aligned+0x15c>
  78:	e5922008 	ldr	r2, [r2, #8]
  7c:	e1530002 	cmp	r3, r2
  80:	2a00002c 	bcs	138 <kmalloc_aligned+0x138>
  84:	e28dd00c 	add	sp, sp, #12
  88:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  8c:	e59f30cc 	ldr	r3, [pc, #204]	; 160 <kmalloc_aligned+0x160>
  90:	e58d3000 	str	r3, [sp]
  94:	e3a0302f 	mov	r3, #47	; 0x2f
  98:	e59f20c4 	ldr	r2, [pc, #196]	; 164 <kmalloc_aligned+0x164>
  9c:	e59f10c4 	ldr	r1, [pc, #196]	; 168 <kmalloc_aligned+0x168>
  a0:	e59f00c4 	ldr	r0, [pc, #196]	; 16c <kmalloc_aligned+0x16c>
  a4:	ebfffffe 	bl	0 <printk>
  a8:	ebfffffe 	bl	0 <clean_reboot>
  ac:	ebfffffe 	bl	0 <rpi_reset_putc>
  b0:	e59f30b8 	ldr	r3, [pc, #184]	; 170 <kmalloc_aligned+0x170>
  b4:	e58d3000 	str	r3, [sp]
  b8:	e3a03030 	mov	r3, #48	; 0x30
  bc:	e59f20a0 	ldr	r2, [pc, #160]	; 164 <kmalloc_aligned+0x164>
  c0:	e59f10a0 	ldr	r1, [pc, #160]	; 168 <kmalloc_aligned+0x168>
  c4:	e59f00a8 	ldr	r0, [pc, #168]	; 174 <kmalloc_aligned+0x174>
  c8:	ebfffffe 	bl	0 <printk>
  cc:	ebfffffe 	bl	0 <clean_reboot>
  d0:	ebfffffe 	bl	0 <rpi_reset_putc>
  d4:	e59f309c 	ldr	r3, [pc, #156]	; 178 <kmalloc_aligned+0x178>
  d8:	e58d3000 	str	r3, [sp]
  dc:	e3a03031 	mov	r3, #49	; 0x31
  e0:	e59f207c 	ldr	r2, [pc, #124]	; 164 <kmalloc_aligned+0x164>
  e4:	e59f107c 	ldr	r1, [pc, #124]	; 168 <kmalloc_aligned+0x168>
  e8:	e59f008c 	ldr	r0, [pc, #140]	; 17c <kmalloc_aligned+0x17c>
  ec:	ebfffffe 	bl	0 <printk>
  f0:	ebfffffe 	bl	0 <clean_reboot>
  f4:	e59f3084 	ldr	r3, [pc, #132]	; 180 <kmalloc_aligned+0x180>
  f8:	e58d3000 	str	r3, [sp]
  fc:	e3a03023 	mov	r3, #35	; 0x23
 100:	e59f207c 	ldr	r2, [pc, #124]	; 184 <kmalloc_aligned+0x184>
 104:	e59f105c 	ldr	r1, [pc, #92]	; 168 <kmalloc_aligned+0x168>
 108:	e59f005c 	ldr	r0, [pc, #92]	; 16c <kmalloc_aligned+0x16c>
 10c:	ebfffffe 	bl	0 <printk>
 110:	ebfffffe 	bl	0 <clean_reboot>
 114:	ebfffffe 	bl	0 <rpi_reset_putc>
 118:	e59f3068 	ldr	r3, [pc, #104]	; 188 <kmalloc_aligned+0x188>
 11c:	e58d3000 	str	r3, [sp]
 120:	e3a03038 	mov	r3, #56	; 0x38
 124:	e59f2038 	ldr	r2, [pc, #56]	; 164 <kmalloc_aligned+0x164>
 128:	e59f1038 	ldr	r1, [pc, #56]	; 168 <kmalloc_aligned+0x168>
 12c:	e59f0058 	ldr	r0, [pc, #88]	; 18c <kmalloc_aligned+0x18c>
 130:	ebfffffe 	bl	0 <printk>
 134:	ebfffffe 	bl	0 <clean_reboot>
 138:	ebfffffe 	bl	0 <rpi_reset_putc>
 13c:	e59f304c 	ldr	r3, [pc, #76]	; 190 <kmalloc_aligned+0x190>
 140:	e58d3000 	str	r3, [sp]
 144:	e3a03039 	mov	r3, #57	; 0x39
 148:	e59f2014 	ldr	r2, [pc, #20]	; 164 <kmalloc_aligned+0x164>
 14c:	e59f1014 	ldr	r1, [pc, #20]	; 168 <kmalloc_aligned+0x168>
 150:	e59f003c 	ldr	r0, [pc, #60]	; 194 <kmalloc_aligned+0x194>
 154:	ebfffffe 	bl	0 <printk>
 158:	ebfffffe 	bl	0 <clean_reboot>
 15c:	00000000 	andeq	r0, r0, r0
 160:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 16c:	00000010 	andeq	r0, r0, r0, lsl r0
 170:	00000068 	andeq	r0, r0, r8, rrx
 174:	0000002c 	andeq	r0, r0, ip, lsr #32
 178:	000000a4 	andeq	r0, r0, r4, lsr #1
 17c:	00000070 	andeq	r0, r0, r0, ror r0
 180:	000000b8 	strheq	r0, [r0], -r8
 184:	00000010 	andeq	r0, r0, r0, lsl r0
 188:	00000100 	andeq	r0, r0, r0, lsl #2
 18c:	000000c4 	andeq	r0, r0, r4, asr #1
 190:	0000014c 	andeq	r0, r0, ip, asr #2
 194:	00000120 	andeq	r0, r0, r0, lsr #2

00000198 <kmalloc>:
 198:	e92d4010 	push	{r4, lr}
 19c:	e3a01004 	mov	r1, #4
 1a0:	ebfffffe 	bl	0 <kmalloc_aligned>
 1a4:	e8bd8010 	pop	{r4, pc}

000001a8 <kmalloc_init_set_start>:
 1a8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1ac:	e24dd00c 	sub	sp, sp, #12
 1b0:	e59f307c 	ldr	r3, [pc, #124]	; 234 <kmalloc_init_set_start+0x8c>
 1b4:	e5933000 	ldr	r3, [r3]
 1b8:	e3530000 	cmp	r3, #0
 1bc:	1a00000a 	bne	1ec <kmalloc_init_set_start+0x44>
 1c0:	e59f306c 	ldr	r3, [pc, #108]	; 234 <kmalloc_init_set_start+0x8c>
 1c4:	e3a02001 	mov	r2, #1
 1c8:	e5832000 	str	r2, [r3]
 1cc:	e5830004 	str	r0, [r3, #4]
 1d0:	e583000c 	str	r0, [r3, #12]
 1d4:	e0801001 	add	r1, r0, r1
 1d8:	e5831008 	str	r1, [r3, #8]
 1dc:	e3100003 	tst	r0, #3
 1e0:	1a00000a 	bne	210 <kmalloc_init_set_start+0x68>
 1e4:	e28dd00c 	add	sp, sp, #12
 1e8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1ec:	ebfffffe 	bl	0 <rpi_reset_putc>
 1f0:	e59f3040 	ldr	r3, [pc, #64]	; 238 <kmalloc_init_set_start+0x90>
 1f4:	e58d3000 	str	r3, [sp]
 1f8:	e3a03050 	mov	r3, #80	; 0x50
 1fc:	e59f2038 	ldr	r2, [pc, #56]	; 23c <kmalloc_init_set_start+0x94>
 200:	e59f1038 	ldr	r1, [pc, #56]	; 240 <kmalloc_init_set_start+0x98>
 204:	e59f0038 	ldr	r0, [pc, #56]	; 244 <kmalloc_init_set_start+0x9c>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	ebfffffe 	bl	0 <rpi_reset_putc>
 214:	e59f302c 	ldr	r3, [pc, #44]	; 248 <kmalloc_init_set_start+0xa0>
 218:	e58d3000 	str	r3, [sp]
 21c:	e3a03056 	mov	r3, #86	; 0x56
 220:	e59f2014 	ldr	r2, [pc, #20]	; 23c <kmalloc_init_set_start+0x94>
 224:	e59f1014 	ldr	r1, [pc, #20]	; 240 <kmalloc_init_set_start+0x98>
 228:	e59f001c 	ldr	r0, [pc, #28]	; 24c <kmalloc_init_set_start+0xa4>
 22c:	ebfffffe 	bl	0 <printk>
 230:	ebfffffe 	bl	0 <clean_reboot>
 234:	00000000 	andeq	r0, r0, r0
 238:	00000190 	muleq	r0, r0, r1
 23c:	00000018 	andeq	r0, r0, r8, lsl r0
 240:	00000000 	andeq	r0, r0, r0
 244:	0000015c 	andeq	r0, r0, ip, asr r1
 248:	000001dc 	ldrdeq	r0, [r0], -ip
 24c:	00000198 	muleq	r0, r8, r1

00000250 <kmalloc_init>:
 250:	e59f305c 	ldr	r3, [pc, #92]	; 2b4 <kmalloc_init+0x64>
 254:	e5933000 	ldr	r3, [r3]
 258:	e3530000 	cmp	r3, #0
 25c:	112fff1e 	bxne	lr
 260:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 264:	e24dd00c 	sub	sp, sp, #12
 268:	e59f3044 	ldr	r3, [pc, #68]	; 2b4 <kmalloc_init+0x64>
 26c:	e59f0044 	ldr	r0, [pc, #68]	; 2b8 <kmalloc_init+0x68>
 270:	e583000c 	str	r0, [r3, #12]
 274:	e5830004 	str	r0, [r3, #4]
 278:	e3100003 	tst	r0, #3
 27c:	1a000003 	bne	290 <kmalloc_init+0x40>
 280:	e3a01302 	mov	r1, #134217728	; 0x8000000
 284:	ebfffffe 	bl	1a8 <kmalloc_init_set_start>
 288:	e28dd00c 	add	sp, sp, #12
 28c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 290:	ebfffffe 	bl	0 <rpi_reset_putc>
 294:	e59f3020 	ldr	r3, [pc, #32]	; 2bc <kmalloc_init+0x6c>
 298:	e58d3000 	str	r3, [sp]
 29c:	e3a03069 	mov	r3, #105	; 0x69
 2a0:	e59f2018 	ldr	r2, [pc, #24]	; 2c0 <kmalloc_init+0x70>
 2a4:	e59f1018 	ldr	r1, [pc, #24]	; 2c4 <kmalloc_init+0x74>
 2a8:	e59f0018 	ldr	r0, [pc, #24]	; 2c8 <kmalloc_init+0x78>
 2ac:	ebfffffe 	bl	0 <printk>
 2b0:	ebfffffe 	bl	0 <clean_reboot>
	...
 2bc:	000001dc 	ldrdeq	r0, [r0], -ip
 2c0:	00000030 	andeq	r0, r0, r0, lsr r0
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	00000198 	muleq	r0, r8, r1

000002cc <kfree_all>:
 2cc:	e59f3008 	ldr	r3, [pc, #8]	; 2dc <kfree_all+0x10>
 2d0:	e593200c 	ldr	r2, [r3, #12]
 2d4:	e5832004 	str	r2, [r3, #4]
 2d8:	e12fff1e 	bx	lr
 2dc:	00000000 	andeq	r0, r0, r0

000002e0 <kmalloc_heap_ptr>:
 2e0:	e59f3004 	ldr	r3, [pc, #4]	; 2ec <kmalloc_heap_ptr+0xc>
 2e4:	e5930004 	ldr	r0, [r3, #4]
 2e8:	e12fff1e 	bx	lr
 2ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <heap>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap_end>:
   8:	00000000 	andeq	r0, r0, r0

0000000c <heap_start>:
   c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	6d6b2f63 	stclvs	15, cr2, [fp, #-396]!	; 0xfffffe74
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <kmalloc_heap_ptr+0x1cc9228>
  1c:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  20:	00000a73 	andeq	r0, r0, r3, ror sl
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	4f525245 	svcmi	0x00525245
  30:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  34:	3a73253a 	bcc	1cc9524 <kmalloc_heap_ptr+0x1cc9244>
  38:	203a6425 	eorscs	r6, sl, r5, lsr #8
  3c:	534c4146 	movtpl	r4, #49478	; 0xc146
  40:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  44:	3a293e73 	bcc	a4fa18 <kmalloc_heap_ptr+0xa4f738>
  48:	6c616320 	stclvs	3, cr6, [r1], #-128	; 0xffffff80
  4c:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  50:	66656220 	strbtvs	r6, [r5], -r0, lsr #4
  54:	2065726f 	rsbcs	r7, r5, pc, ror #4
  58:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  5c:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
  60:	0a64657a 	beq	1919650 <kmalloc_heap_ptr+0x1919370>
  64:	00000000 	andeq	r0, r0, r0
  68:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  6c:	0000705f 	andeq	r7, r0, pc, asr r0
  70:	4f525245 	svcmi	0x00525245
  74:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  78:	3a73253a 	bcc	1cc9568 <kmalloc_heap_ptr+0x1cc9288>
  7c:	203a6425 	eorscs	r6, sl, r5, lsr #8
  80:	534c4146 	movtpl	r4, #49478	; 0xc146
  84:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  88:	3a293e73 	bcc	a4fa5c <kmalloc_heap_ptr+0xa4f77c>
  8c:	73736120 	cmnvc	r3, #32, 2
  90:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
  94:	6f702067 	svcvs	0x00702067
  98:	20726577 	rsbscs	r6, r2, r7, ror r5
  9c:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
  a0:	000a6f77 	andeq	r6, sl, r7, ror pc
  a4:	705f7369 	subsvc	r7, pc, r9, ror #6
  a8:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
  ac:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  b0:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
  b4:	00002974 	andeq	r2, r0, r4, ror r9
  b8:	705f7369 	subsvc	r7, pc, r9, ror #6
  bc:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
  c0:	0000296e 	andeq	r2, r0, lr, ror #18
  c4:	4f525245 	svcmi	0x00525245
  c8:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  cc:	3a73253a 	bcc	1cc95bc <kmalloc_heap_ptr+0x1cc92dc>
  d0:	203a6425 	eorscs	r6, sl, r5, lsr #8
  d4:	534c4146 	movtpl	r4, #49478	; 0xc146
  d8:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  dc:	3a293e73 	bcc	a4fab0 <kmalloc_heap_ptr+0xa4f7d0>
  e0:	61656820 	cmnvs	r5, r0, lsr #16
  e4:	6f722070 	svcvs	0x00722070
  e8:	75646e75 	strbvc	r6, [r4, #-3701]!	; 0xfffff18b
  ec:	73692070 	cmnvc	r9, #112	; 0x70
  f0:	746f6e20 	strbtvc	r6, [pc], #-3616	; f8 <.rodata.str1.4+0xf8>
  f4:	696c6120 	stmdbvs	ip!, {r5, r8, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	0000000a 	andeq	r0, r0, sl
 100:	615f7369 	cmpvs	pc, r9, ror #6
 104:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 108:	705f6465 	subsvc	r6, pc, r5, ror #8
 10c:	72287274 	eorvc	r7, r8, #116, 4	; 0x40000007
 110:	202c7465 	eorcs	r7, ip, r5, ror #8
 114:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 118:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 11c:	00002974 	andeq	r2, r0, r4, ror r9
 120:	4f525245 	svcmi	0x00525245
 124:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 128:	3a73253a 	bcc	1cc9618 <kmalloc_heap_ptr+0x1cc9338>
 12c:	203a6425 	eorscs	r6, sl, r5, lsr #8
 130:	534c4146 	movtpl	r4, #49478	; 0xc146
 134:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 138:	3a293e73 	bcc	a4fb0c <kmalloc_heap_ptr+0xa4f82c>
 13c:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xfffff0e0
 140:	20666f20 	rsbcs	r6, r6, r0, lsr #30
 144:	6d6f6f72 	stclvs	15, cr6, [pc, #-456]!	; ffffff84 <kmalloc_heap_ptr+0xfffffca4>
 148:	0000000a 	andeq	r0, r0, sl
 14c:	70616568 	rsbvc	r6, r1, r8, ror #10
 150:	68203c20 	stmdavs	r0!, {r5, sl, fp, ip, sp}
 154:	5f706165 	svcpl	0x00706165
 158:	00646e65 	rsbeq	r6, r4, r5, ror #28
 15c:	4f525245 	svcmi	0x00525245
 160:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 164:	3a73253a 	bcc	1cc9654 <kmalloc_heap_ptr+0x1cc9374>
 168:	203a6425 	eorscs	r6, sl, r5, lsr #8
 16c:	534c4146 	movtpl	r4, #49478	; 0xc146
 170:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 174:	3a293e73 	bcc	a4fb48 <kmalloc_heap_ptr+0xa4f868>
 178:	726c6120 	rsbvc	r6, ip, #32, 2
 17c:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 180:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
 184:	6c616974 			; <UNDEFINED> instruction: 0x6c616974
 188:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xfffff597
 18c:	0000000a 	andeq	r0, r0, sl
 190:	696e6921 	stmdbvs	lr!, {r0, r5, r8, fp, sp, lr}^
 194:	00705f74 	rsbseq	r5, r0, r4, ror pc
 198:	4f525245 	svcmi	0x00525245
 19c:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 1a0:	3a73253a 	bcc	1cc9690 <kmalloc_heap_ptr+0x1cc93b0>
 1a4:	203a6425 	eorscs	r6, sl, r5, lsr #8
 1a8:	534c4146 	movtpl	r4, #49478	; 0xc146
 1ac:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 1b0:	3a293e73 	bcc	a4fb84 <kmalloc_heap_ptr+0xa4f8a4>
 1b4:	61656820 	cmnvs	r5, r0, lsr #16
 1b8:	74732070 	ldrbtvc	r2, [r3], #-112	; 0xffffff90
 1bc:	20747261 	rsbscs	r7, r4, r1, ror #4
 1c0:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
 1c4:	6620746f 	strtvs	r7, [r0], -pc, ror #8
 1c8:	2d72756f 	cfldr64cs	mvdx7, [r2, #-444]!	; 0xfffffe44
 1cc:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 1d0:	696c6120 	stmdbvs	ip!, {r5, r8, sp, lr}^
 1d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1d8:	0000000a 	andeq	r0, r0, sl
 1dc:	615f7369 	cmpvs	pc, r9, ror #6
 1e0:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 1e4:	705f6465 	subsvc	r6, pc, r5, ror #8
 1e8:	68287274 	stmdavs	r8!, {r2, r4, r5, r6, r9, ip, sp, lr}
 1ec:	2c706165 	ldfcse	f6, [r0], #-404	; 0xfffffe6c
 1f0:	00293420 	eoreq	r3, r9, r0, lsr #8

Disassembly of section .rodata:

00000000 <__FUNCTION__.3>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
   c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000010 <__FUNCTION__.2>:
  10:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  14:	00707564 	rsbseq	r7, r0, r4, ror #10

00000018 <__FUNCTION__.1>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  24:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  28:	6174735f 	cmnvs	r4, pc, asr r3
  2c:	00007472 	andeq	r7, r0, r2, ror r4

00000030 <__FUNCTION__.0>:
  30:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  34:	5f636f6c 	svcpl	0x00636f6c
  38:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000078f 	andeq	r0, r0, pc, lsl #15
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00019b14 	andeq	r9, r1, r4, lsl fp
  10:	00370c00 	eorseq	r0, r7, r0, lsl #24
  14:	00a90000 	adceq	r0, r9, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	02f00000 	rscseq	r0, r0, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	04150000 	ldreq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040400 	streq	r0, [r4, -r0, lsl #8]
  30:	00000118 	andeq	r0, r0, r8, lsl r1
  34:	35060104 	strcc	r0, [r6, #-260]	; 0xfffffefc
  38:	04000002 	streq	r0, [r0], #-2
  3c:	018a0502 	orreq	r0, sl, r2, lsl #10
  40:	04040000 	streq	r0, [r4], #-0
  44:	00021b05 	andeq	r1, r2, r5, lsl #22
  48:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  4c:	00000158 	andeq	r0, r0, r8, asr r1
  50:	5e080104 	adfple	f0, f0, f4
  54:	04000000 	streq	r0, [r0], #-0
  58:	00960702 	addseq	r0, r6, r2, lsl #14
  5c:	04040000 	streq	r0, [r4], #-0
  60:	00008407 	andeq	r8, r0, r7, lsl #8
  64:	07080400 	streq	r0, [r8, -r0, lsl #8]
  68:	00000125 	andeq	r0, r0, r5, lsr #2
  6c:	00002d16 	andeq	r2, r0, r6, lsl sp
  70:	1a560200 	bne	1580878 <kmalloc_heap_ptr+0x1580598>
  74:	0000002d 	andeq	r0, r0, sp, lsr #32
  78:	00008410 	andeq	r8, r0, r0, lsl r4
  7c:	08010400 	stmdaeq	r1, {sl}
  80:	0000017e 	andeq	r0, r0, lr, ror r1
  84:	00007d08 	andeq	r7, r0, r8, lsl #26
  88:	02411700 	subeq	r1, r1, #0, 14
  8c:	04010000 	streq	r0, [r1], #-0
  90:	00007d0d 	andeq	r7, r0, sp, lsl #26
  94:	01410a00 	cmpeq	r1, r0, lsl #20
  98:	0c070000 	stceq	0, cr0, [r7], {-0}
  9c:	00000026 	andeq	r0, r0, r6, lsr #32
  a0:	00000305 	andeq	r0, r0, r5, lsl #6
  a4:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  a8:	00010404 	andeq	r0, r1, r4, lsl #8
  ac:	0a041800 	beq	1060b4 <kmalloc_heap_ptr+0x105dd4>
  b0:	0000013c 	andeq	r0, r0, ip, lsr r1
  b4:	00c00e11 	sbceq	r0, r0, r1, lsl lr
  b8:	03050000 	movweq	r0, #20480	; 0x5000
  bc:	00000004 	andeq	r0, r0, r4
  c0:	00007d10 	andeq	r7, r0, r0, lsl sp
  c4:	00000a00 	andeq	r0, r0, r0, lsl #20
  c8:	0e120000 	cdpeq	0, 1, cr0, cr2, cr0, {0}
  cc:	000000c0 	andeq	r0, r0, r0, asr #1
  d0:	000c0305 	andeq	r0, ip, r5, lsl #6
  d4:	660a0000 	strvs	r0, [sl], -r0
  d8:	13000001 	movwne	r0, #1
  dc:	0000c00e 	andeq	ip, r0, lr
  e0:	08030500 	stmdaeq	r3, {r8, sl}
  e4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  e8:	00000250 	andeq	r0, r0, r0, asr r2
  ec:	1a061d03 	bne	187500 <kmalloc_heap_ptr+0x187220>
  f0:	0000006c 	andeq	r0, r0, ip, rrx
  f4:	1b066e03 	blne	19b908 <kmalloc_heap_ptr+0x19b628>
  f8:	00000194 	muleq	r0, r4, r1
  fc:	26062803 	strcs	r2, [r6], -r3, lsl #16
 100:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 104:	1c000001 	stcne	0, cr0, [r0], {1}
 108:	00000078 	andeq	r0, r0, r8, ror r0
 10c:	241e001d 	ldrcs	r0, [lr], #-29	; 0xffffffe3
 110:	01000002 	tsteq	r0, r2
 114:	00ad077c 	adceq	r0, sp, ip, ror r7
 118:	02e00000 	rsceq	r0, r0, #0
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	0000471f 	andeq	r4, r0, pc, lsl r7
 128:	06730100 	ldrbteq	r0, [r3], -r0, lsl #2
 12c:	000002cc 	andeq	r0, r0, ip, asr #5
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	51119c01 	tstpl	r1, r1, lsl #24
 138:	62000000 	andvs	r0, r0, #0
 13c:	00000250 	andeq	r0, r0, r0, asr r2
 140:	0000007c 	andeq	r0, r0, ip, ror r0
 144:	020a9c01 	andeq	r9, sl, #256	; 0x100
 148:	0b0b0000 	bleq	2c0150 <kmalloc_heap_ptr+0x2bfe70>
 14c:	1a000001 	bne	158 <.debug_info+0x158>
 150:	05000002 	streq	r0, [r0, #-2]
 154:	00003003 	andeq	r3, r0, r3
 158:	074f0700 	strbeq	r0, [pc, -r0, lsl #14]
 15c:	02780000 	rsbseq	r0, r8, #0
 160:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
 164:	00000002 	andeq	r0, r0, r2
 168:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
 16c:	0001a905 	andeq	sl, r1, r5, lsl #18
 170:	07680200 	strbeq	r0, [r8, -r0, lsl #4]!
 174:	000e0000 	andeq	r0, lr, r0
 178:	000c0000 	andeq	r0, ip, r0
 17c:	5d120000 	ldcpl	0, cr0, [r2, #-0]
 180:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
 184:	00000772 	andeq	r0, r0, r2, ror r7
 188:	00000278 	andeq	r0, r0, r8, ror r2
 18c:	00027804 	andeq	r7, r2, r4, lsl #16
 190:	00000000 	andeq	r0, r0, r0
 194:	07880200 	streq	r0, [r8, r0, lsl #4]
 198:	00190000 	andseq	r0, r9, r0
 19c:	00170000 	andseq	r0, r7, r0
 1a0:	7f120000 	svcvc	0x00120000
 1a4:	00000007 	andeq	r0, r0, r7
 1a8:	02880500 	addeq	r0, r8, #0, 10
 1ac:	021f0000 	andseq	r0, pc, #0
 1b0:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
 1b4:	01010000 	mrseq	r0, (UNDEF: 1)
 1b8:	47400351 	smlsldmi	r0, r0, r1, r3	; <UNPREDICTABLE>
 1bc:	94030024 	strls	r0, [r3], #-36	; 0xffffffdc
 1c0:	e7000002 	str	r0, [r0, -r2]
 1c4:	05000000 	streq	r0, [r0, #-0]
 1c8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 1cc:	000000f7 	strdeq	r0, [r0], -r7
 1d0:	00000200 	andeq	r0, r0, r0, lsl #4
 1d4:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 1d8:	00019803 	andeq	r9, r1, r3, lsl #16
 1dc:	51010100 	mrspl	r0, (UNDEF: 17)
 1e0:	00000305 	andeq	r0, r0, r5, lsl #6
 1e4:	01010000 	mrseq	r0, (UNDEF: 1)
 1e8:	30030552 	andcc	r0, r3, r2, asr r5
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 1f4:	7d020169 	stfvcs	f0, [r2, #-420]	; 0xfffffe5c
 1f8:	dc030500 	cfstr32le	mvfx0, [r3], {-0}
 1fc:	00000001 	andeq	r0, r0, r1
 200:	0002b403 	andeq	fp, r2, r3, lsl #8
 204:	0000ef00 	andeq	lr, r0, r0, lsl #30
 208:	840c0000 	strhi	r0, [ip], #-0
 20c:	1a000000 	bne	214 <.debug_info+0x214>
 210:	0d000002 	stceq	0, cr0, [r0, #-8]
 214:	0000002d 	andeq	r0, r0, sp, lsr #32
 218:	0a08000c 	beq	200250 <kmalloc_heap_ptr+0x1fff70>
 21c:	11000002 	tstne	r0, r2
 220:	00000016 	andeq	r0, r0, r6, lsl r0
 224:	0001a84f 	andeq	sl, r1, pc, asr #16
 228:	0000a800 	andeq	sl, r0, r0, lsl #16
 22c:	5f9c0100 	svcpl	0x009c0100
 230:	09000003 	stmdbeq	r0, {r0, r1}
 234:	0000025f 	andeq	r0, r0, pc, asr r2
 238:	002d264f 	eoreq	r2, sp, pc, asr #12
 23c:	002a0000 	eoreq	r0, sl, r0
 240:	00220000 	eoreq	r0, r2, r0
 244:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
 248:	4f000000 	svcmi	0x00000000
 24c:	00002d36 	andeq	r2, r0, r6, lsr sp
 250:	00005500 	andeq	r5, r0, r0, lsl #10
 254:	00004d00 	andeq	r4, r0, r0, lsl #26
 258:	010b0b00 	tsteq	fp, r0, lsl #22
 25c:	036f0000 	cmneq	pc, #0
 260:	03050000 	movweq	r0, #20480	; 0x5000
 264:	00000018 	andeq	r0, r0, r8, lsl r0
 268:	00074f07 	andeq	r4, r7, r7, lsl #30
 26c:	0001dc00 	andeq	sp, r1, r0, lsl #24
 270:	01dc0200 	bicseq	r0, ip, r0, lsl #4
 274:	00000000 	andeq	r0, r0, r0
 278:	05560000 	ldrbeq	r0, [r6, #-0]
 27c:	000002c8 	andeq	r0, r0, r8, asr #5
 280:	00076802 	andeq	r6, r7, r2, lsl #16
 284:	00007a00 	andeq	r7, r0, r0, lsl #20
 288:	00007800 	andeq	r7, r0, r0, lsl #16
 28c:	075d0200 	ldrbeq	r0, [sp, -r0, lsl #4]
 290:	00850000 	addeq	r0, r5, r0
 294:	00830000 	addeq	r0, r3, r0
 298:	720e0000 	andvc	r0, lr, #0
 29c:	dc000007 	stcle	0, cr0, [r0], {7}
 2a0:	04000001 	streq	r0, [r0], #-1
 2a4:	000001dc 	ldrdeq	r0, [r0], -ip
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	00078802 	andeq	r8, r7, r2, lsl #16
 2b0:	00008f00 	andeq	r8, r0, r0, lsl #30
 2b4:	00008d00 	andeq	r8, r0, r0, lsl #26
 2b8:	077f0200 	ldrbeq	r0, [pc, -r0, lsl #4]!
 2bc:	009a0000 	addseq	r0, sl, r0
 2c0:	00980000 	addseq	r0, r8, r0
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	0001f003 	andeq	pc, r1, r3
 2cc:	0000e700 	andeq	lr, r0, r0, lsl #14
 2d0:	020c0500 	andeq	r0, ip, #0, 10
 2d4:	00f70000 	rscseq	r0, r7, r0
 2d8:	030a0000 	movweq	r0, #40960	; 0xa000
 2dc:	01010000 	mrseq	r0, (UNDEF: 1)
 2e0:	5c030550 	cfstr32pl	mvfx0, [r3], {80}	; 0x50
 2e4:	01000001 	tsteq	r0, r1
 2e8:	03055101 	movweq	r5, #20737	; 0x5101
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 2f4:	00001803 	andeq	r1, r0, r3, lsl #16
 2f8:	53010100 	movwpl	r0, #4352	; 0x1100
 2fc:	01500802 	cmpeq	r0, r2, lsl #16
 300:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 304:	00019003 	andeq	r9, r1, r3
 308:	10030000 	andne	r0, r3, r0
 30c:	ef000002 	svc	0x00000002
 310:	03000000 	movweq	r0, #0
 314:	00000214 	andeq	r0, r0, r4, lsl r2
 318:	000000e7 	andeq	r0, r0, r7, ror #1
 31c:	00023005 	andeq	r3, r2, r5
 320:	0000f700 	andeq	pc, r0, r0, lsl #14
 324:	00035500 	andeq	r5, r3, r0, lsl #10
 328:	50010100 	andpl	r0, r1, r0, lsl #2
 32c:	01980305 	orrseq	r0, r8, r5, lsl #6
 330:	01010000 	mrseq	r0, (UNDEF: 1)
 334:	00030551 	andeq	r0, r3, r1, asr r5
 338:	01000000 	mrseq	r0, (UNDEF: 0)
 33c:	03055201 	movweq	r5, #20993	; 0x5201
 340:	00000018 	andeq	r0, r0, r8, lsl r0
 344:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
 348:	02015608 	andeq	r5, r1, #8, 12	; 0x800000
 34c:	0305007d 	movweq	r0, #20605	; 0x507d
 350:	000001dc 	ldrdeq	r0, [r0], -ip
 354:	02340300 	eorseq	r0, r4, #0, 6
 358:	00ef0000 	rsceq	r0, pc, r0
 35c:	0c000000 	stceq	0, cr0, [r0], {-0}
 360:	00000084 	andeq	r0, r0, r4, lsl #1
 364:	0000036f 	andeq	r0, r0, pc, ror #6
 368:	00002d0d 	andeq	r2, r0, sp, lsl #26
 36c:	08001600 	stmdaeq	r0, {r9, sl, ip}
 370:	0000035f 	andeq	r0, r0, pc, asr r3
 374:	0000ec13 	andeq	lr, r0, r3, lsl ip
 378:	00ad4700 	adceq	r4, sp, r0, lsl #14
 37c:	01980000 	orrseq	r0, r8, r0
 380:	00100000 	andseq	r0, r0, r0
 384:	9c010000 	stcls	0, cr0, [r1], {-0}
 388:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 38c:	00018309 	andeq	r8, r1, r9, lsl #6
 390:	2d184700 	ldccs	7, cr4, [r8, #-0]
 394:	a6000000 	strge	r0, [r0], -r0
 398:	a2000000 	andge	r0, r0, #0
 39c:	20000000 	andcs	r0, r0, r0
 3a0:	000001a4 	andeq	r0, r0, r4, lsr #3
 3a4:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 3a8:	03500101 	cmpeq	r0, #1073741824	; 0x40000000
 3ac:	015001a3 	cmpeq	r0, r3, lsr #3
 3b0:	34015101 	strcc	r5, [r1], #-257	; 0xfffffeff
 3b4:	48130000 	ldmdami	r3, {}	; <UNPREDICTABLE>
 3b8:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
 3bc:	000000ad 	andeq	r0, r0, sp, lsr #1
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	00000198 	muleq	r0, r8, r1
 3c8:	06dd9c01 	ldrbeq	r9, [sp], r1, lsl #24
 3cc:	83090000 	movwhi	r0, #36864	; 0x9000
 3d0:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
 3d4:	00002d20 	andeq	r2, r0, r0, lsr #26
 3d8:	0000ce00 	andeq	ip, r0, r0, lsl #28
 3dc:	0000b800 	andeq	fp, r0, r0, lsl #16
 3e0:	00e20900 	rsceq	r0, r2, r0, lsl #18
 3e4:	312e0000 			; <UNDEFINED> instruction: 0x312e0000
 3e8:	0000002d 	andeq	r0, r0, sp, lsr #32
 3ec:	00000140 	andeq	r0, r0, r0, asr #2
 3f0:	00000126 	andeq	r0, r0, r6, lsr #2
 3f4:	00010b0b 	andeq	r0, r1, fp, lsl #22
 3f8:	0006ed00 	andeq	lr, r6, r0, lsl #26
 3fc:	00030500 	andeq	r0, r3, r0, lsl #10
 400:	21000000 	mrscs	r0, (UNDEF: 0)
 404:	00746572 	rsbseq	r6, r4, r2, ror r5
 408:	c00b3601 	andgt	r3, fp, r1, lsl #12
 40c:	af000000 	svcge	0x00000000
 410:	a9000001 	stmdbge	r0, {r0}
 414:	07000001 	streq	r0, [r0, -r1]
 418:	00000737 	andeq	r0, r0, r7, lsr r7
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
 420:	00002003 	andeq	r2, r0, r3
 424:	00000400 	andeq	r0, r0, r0, lsl #8
 428:	3d053100 	stfccs	f3, [r5, #-0]
 42c:	02000004 	andeq	r0, r0, #4
 430:	00000745 	andeq	r0, r0, r5, asr #14
 434:	000001c6 	andeq	r0, r0, r6, asr #3
 438:	000001c4 	andeq	r0, r0, r4, asr #3
 43c:	06f22200 	ldrbteq	r2, [r2], r0, lsl #4
 440:	003c0000 	eorseq	r0, ip, r0
 444:	0c000000 	stceq	0, cr0, [r0], {-0}
 448:	01000000 	mrseq	r0, (UNDEF: 0)
 44c:	04db1a36 	ldrbeq	r1, [fp], #2614	; 0xa36
 450:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
 454:	d2000007 	andle	r0, r0, #7
 458:	cc000001 	stcgt	0, cr0, [r0], {1}
 45c:	02000001 	andeq	r0, r0, #1
 460:	00000700 	andeq	r0, r0, r0, lsl #14
 464:	000001f1 	strdeq	r0, [r0], -r1
 468:	000001e9 	andeq	r0, r0, r9, ror #3
 46c:	00000c23 	andeq	r0, r0, r3, lsr #24
 470:	07370700 	ldreq	r0, [r7, -r0, lsl #14]!
 474:	003c0000 	eorseq	r0, ip, r0
 478:	3c030000 	stccc	0, cr0, [r3], {-0}
 47c:	04000000 	streq	r0, [r0], #-0
 480:	23000000 	movwcs	r0, #0
 484:	00049705 	andeq	r9, r4, r5, lsl #14
 488:	07450200 	strbeq	r0, [r5, -r0, lsl #4]
 48c:	02140000 	andseq	r0, r4, #0
 490:	02120000 	andseq	r0, r2, #0
 494:	05000000 	streq	r0, [r0, #-0]
 498:	00000110 	andeq	r0, r0, r0, lsl r1
 49c:	000000f7 	strdeq	r0, [r0], -r7
 4a0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4a4:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 4a8:	00001003 	andeq	r1, r0, r3
 4ac:	51010100 	mrspl	r0, (UNDEF: 17)
 4b0:	00000305 	andeq	r0, r0, r5, lsl #6
 4b4:	01010000 	mrseq	r0, (UNDEF: 1)
 4b8:	10030552 	andne	r0, r3, r2, asr r5
 4bc:	01000000 	mrseq	r0, (UNDEF: 0)
 4c0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 4c4:	7d020123 	stfvcs	f0, [r2, #-140]	; 0xffffff74
 4c8:	b8030500 	stmdalt	r3, {r8, sl}
 4cc:	00000000 	andeq	r0, r0, r0
 4d0:	00011403 	andeq	r1, r1, r3, lsl #8
 4d4:	0000ef00 	andeq	lr, r0, r0, lsl #30
 4d8:	07000000 	streq	r0, [r0, -r0]
 4dc:	000006f2 	strdeq	r0, [r0], -r2
 4e0:	00000054 	andeq	r0, r0, r4, asr r0
 4e4:	00005402 	andeq	r5, r0, r2, lsl #8
 4e8:	00000800 	andeq	r0, r0, r0, lsl #16
 4ec:	0e123700 	cdpeq	7, 1, cr3, cr2, cr0, {0}
 4f0:	02000005 	andeq	r0, r0, #5
 4f4:	00000709 	andeq	r0, r0, r9, lsl #14
 4f8:	0000021c 	andeq	r0, r0, ip, lsl r2
 4fc:	0000021a 	andeq	r0, r0, sl, lsl r2
 500:	00070002 	andeq	r0, r7, r2
 504:	00022700 	andeq	r2, r2, r0, lsl #14
 508:	00022300 	andeq	r2, r2, r0, lsl #6
 50c:	4f070000 	svcmi	0x00070000
 510:	68000007 	stmdavs	r0, {r0, r1, r2}
 514:	02000000 	andeq	r0, r0, #0
 518:	00000068 	andeq	r0, r0, r8, rrx
 51c:	00000004 	andeq	r0, r0, r4
 520:	056e0538 	strbeq	r0, [lr, #-1336]!	; 0xfffffac8
 524:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
 528:	36000007 	strcc	r0, [r0], -r7
 52c:	34000002 	strcc	r0, [r0], #-2
 530:	02000002 	andeq	r0, r0, #2
 534:	0000075d 	andeq	r0, r0, sp, asr r7
 538:	0000023e 	andeq	r0, r0, lr, lsr r2
 53c:	0000023c 	andeq	r0, r0, ip, lsr r2
 540:	0007720e 	andeq	r7, r7, lr, lsl #4
 544:	00006800 	andeq	r6, r0, r0, lsl #16
 548:	00680400 	rsbeq	r0, r8, r0, lsl #8
 54c:	00040000 	andeq	r0, r4, r0
 550:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
 554:	46000007 	strmi	r0, [r0], -r7
 558:	44000002 	strmi	r0, [r0], #-2
 55c:	02000002 	andeq	r0, r0, #2
 560:	0000077f 	andeq	r0, r0, pc, ror r7
 564:	0000024e 	andeq	r0, r0, lr, asr #4
 568:	0000024c 	andeq	r0, r0, ip, asr #4
 56c:	a8050000 	stmdage	r5, {}	; <UNPREDICTABLE>
 570:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
 574:	a7000000 	strge	r0, [r0, -r0]
 578:	01000005 	tsteq	r0, r5
 57c:	03055001 	movweq	r5, #20481	; 0x5001
 580:	00000010 	andeq	r0, r0, r0, lsl r0
 584:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
 588:	00000003 	andeq	r0, r0, r3
 58c:	52010100 	andpl	r0, r1, #0, 2
 590:	00000305 	andeq	r0, r0, r5, lsl #6
 594:	01010000 	mrseq	r0, (UNDEF: 1)
 598:	2f080253 	svccs	0x00080253
 59c:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 5a0:	00240305 	eoreq	r0, r4, r5, lsl #6
 5a4:	03000000 	movweq	r0, #0
 5a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 5ac:	000000ef 	andeq	r0, r0, pc, ror #1
 5b0:	0000b003 	andeq	fp, r0, r3
 5b4:	0000e700 	andeq	lr, r0, r0, lsl #14
 5b8:	00cc0500 	sbceq	r0, ip, r0, lsl #10
 5bc:	00f70000 	rscseq	r0, r7, r0
 5c0:	05f20000 	ldrbeq	r0, [r2, #0]!
 5c4:	01010000 	mrseq	r0, (UNDEF: 1)
 5c8:	2c030550 	cfstr32cs	mvfx0, [r3], {80}	; 0x50
 5cc:	01000000 	mrseq	r0, (UNDEF: 0)
 5d0:	03055101 	movweq	r5, #20737	; 0x5101
 5d4:	00000000 	andeq	r0, r0, r0
 5d8:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 5dc:	00000003 	andeq	r0, r0, r3
 5e0:	53010100 	movwpl	r0, #4352	; 0x1100
 5e4:	01300802 	teqeq	r0, r2, lsl #16
 5e8:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 5ec:	00006803 	andeq	r6, r0, r3, lsl #16
 5f0:	d0030000 	andle	r0, r3, r0
 5f4:	ef000000 	svc	0x00000000
 5f8:	03000000 	movweq	r0, #0
 5fc:	000000d4 	ldrdeq	r0, [r0], -r4
 600:	000000e7 	andeq	r0, r0, r7, ror #1
 604:	0000f005 	andeq	pc, r0, r5
 608:	0000f700 	andeq	pc, r0, r0, lsl #14
 60c:	00063d00 	andeq	r3, r6, r0, lsl #26
 610:	50010100 	andpl	r0, r1, r0, lsl #2
 614:	00700305 	rsbseq	r0, r0, r5, lsl #6
 618:	01010000 	mrseq	r0, (UNDEF: 1)
 61c:	00030551 	andeq	r0, r3, r1, asr r5
 620:	01000000 	mrseq	r0, (UNDEF: 0)
 624:	03055201 	movweq	r5, #20993	; 0x5201
 628:	00000000 	andeq	r0, r0, r0
 62c:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
 630:	02013108 	andeq	r3, r1, #8, 2
 634:	0305007d 	movweq	r0, #20605	; 0x507d
 638:	000000a4 	andeq	r0, r0, r4, lsr #1
 63c:	00f40300 	rscseq	r0, r4, r0, lsl #6
 640:	00ef0000 	rsceq	r0, pc, r0
 644:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
 648:	e7000001 	str	r0, [r0, -r1]
 64c:	05000000 	streq	r0, [r0, #-0]
 650:	00000134 	andeq	r0, r0, r4, lsr r1
 654:	000000f7 	strdeq	r0, [r0], -r7
 658:	00000688 	andeq	r0, r0, r8, lsl #13
 65c:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 660:	0000c403 	andeq	ip, r0, r3, lsl #8
 664:	51010100 	mrspl	r0, (UNDEF: 17)
 668:	00000305 	andeq	r0, r0, r5, lsl #6
 66c:	01010000 	mrseq	r0, (UNDEF: 1)
 670:	00030552 	andeq	r0, r3, r2, asr r5
 674:	01000000 	mrseq	r0, (UNDEF: 0)
 678:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 67c:	7d020138 	stfvcs	f0, [r2, #-224]	; 0xffffff20
 680:	00030500 	andeq	r0, r3, r0, lsl #10
 684:	00000001 	andeq	r0, r0, r1
 688:	00013803 	andeq	r3, r1, r3, lsl #16
 68c:	0000ef00 	andeq	lr, r0, r0, lsl #30
 690:	013c0300 	teqeq	ip, r0, lsl #6
 694:	00e70000 	rsceq	r0, r7, r0
 698:	58050000 	stmdapl	r5, {}	; <UNPREDICTABLE>
 69c:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
 6a0:	d3000000 	movwle	r0, #0
 6a4:	01000006 	tsteq	r0, r6
 6a8:	03055001 	movweq	r5, #20481	; 0x5001
 6ac:	00000120 	andeq	r0, r0, r0, lsr #2
 6b0:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
 6b4:	00000003 	andeq	r0, r0, r3
 6b8:	52010100 	andpl	r0, r1, #0, 2
 6bc:	00000305 	andeq	r0, r0, r5, lsl #6
 6c0:	01010000 	mrseq	r0, (UNDEF: 1)
 6c4:	39080253 	stmdbcc	r8, {r0, r1, r4, r6, r9}
 6c8:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 6cc:	014c0305 	cmpeq	ip, r5, lsl #6
 6d0:	03000000 	movweq	r0, #0
 6d4:	0000015c 	andeq	r0, r0, ip, asr r1
 6d8:	000000ef 	andeq	r0, r0, pc, ror #1
 6dc:	00840c00 	addeq	r0, r4, r0, lsl #24
 6e0:	06ed0000 	strbteq	r0, [sp], r0
 6e4:	2d0d0000 	stccs	0, cr0, [sp, #-0]
 6e8:	0f000000 	svceq	0x00000000
 6ec:	06dd0800 	ldrbeq	r0, [sp], r0, lsl #16
 6f0:	fc0f0000 	stc2	0, cr0, [pc], {-0}
 6f4:	22000000 	andcs	r0, r0, #0
 6f8:	0000002d 	andeq	r0, r0, sp, lsr #32
 6fc:	00000722 	andeq	r0, r0, r2, lsr #14
 700:	22007806 	andcs	r7, r0, #393216	; 0x60000
 704:	00002d29 	andeq	r2, r0, r9, lsr #26
 708:	006e0600 	rsbeq	r0, lr, r0, lsl #12
 70c:	002d3522 	eoreq	r3, sp, r2, lsr #10
 710:	0b0b0000 	bleq	2c0718 <kmalloc_heap_ptr+0x2c0438>
 714:	32000001 	andcc	r0, r0, #1
 718:	05000007 	streq	r0, [r0, #-7]
 71c:	00001003 	andeq	r1, r0, r3
 720:	840c0000 	strhi	r0, [ip], #-0
 724:	32000000 	andcc	r0, r0, #0
 728:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
 72c:	0000002d 	andeq	r0, r0, sp, lsr #32
 730:	22080007 	andcs	r0, r8, #7
 734:	0f000007 	svceq	0x00000007
 738:	000000f4 	strdeq	r0, [r0], -r4
 73c:	00002d1f 	andeq	r2, r0, pc, lsl sp
 740:	00074f00 	andeq	r4, r7, r0, lsl #30
 744:	00780600 	rsbseq	r0, r8, r0, lsl #12
 748:	002d291f 	eoreq	r2, sp, pc, lsl r9
 74c:	0f000000 	svceq	0x00000000
 750:	0000016f 	andeq	r0, r0, pc, ror #2
 754:	00002d1c 	andeq	r2, r0, ip, lsl sp
 758:	00077200 	andeq	r7, r7, r0, lsl #4
 75c:	74700600 	ldrbtvc	r0, [r0], #-1536	; 0xfffffa00
 760:	2d1c0072 	ldccs	0, cr0, [ip, #-456]	; 0xfffffe38
 764:	000000ad 	andeq	r0, r0, sp, lsr #1
 768:	1c006e06 	stcne	14, cr6, [r0], {6}
 76c:	00002d3b 	andeq	r2, r0, fp, lsr sp
 770:	0b240000 	bleq	900778 <kmalloc_heap_ptr+0x900498>
 774:	01000000 	mrseq	r0, (UNDEF: 0)
 778:	002d1819 	eoreq	r1, sp, r9, lsl r8
 77c:	06030000 	streq	r0, [r3], -r0
 780:	2c190078 	ldccs	0, cr0, [r9], {120}	; 0x78
 784:	0000002d 	andeq	r0, r0, sp, lsr #32
 788:	19006e06 	stmdbne	r0, {r1, r2, r9, sl, fp, sp, lr}
 78c:	00002d38 	andeq	r2, r0, r8, lsr sp
 790:	Address 0x0000000000000790 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00050200 	andeq	r0, r5, r0, lsl #4
   c:	17021331 	smladxne	r2, r1, r3, r1
  10:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  14:	00480300 	subeq	r0, r8, r0, lsl #6
  18:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  1c:	24040000 	strcs	r0, [r4], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01480500 	cmpeq	r8, r0, lsl #10
  2c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	03000506 	movweq	r0, #1286	; 0x506
  38:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  3c:	0b390b3b 	bleq	e42d30 <kmalloc_heap_ptr+0xe42a50>
  40:	00001349 	andeq	r1, r0, r9, asr #6
  44:	31011d07 	tstcc	r1, r7, lsl #26
  48:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  4c:	01110b42 	tsteq	r1, r2, asr #22
  50:	21580612 	cmpcs	r8, r2, lsl r6
  54:	570b5901 	strpl	r5, [fp, -r1, lsl #18]
  58:	0013010b 	andseq	r0, r3, fp, lsl #2
  5c:	00260800 	eoreq	r0, r6, r0, lsl #16
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	03000509 	movweq	r0, #1289	; 0x509
  68:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  6c:	0b390b3b 	bleq	e42d60 <kmalloc_heap_ptr+0xe42a80>
  70:	17021349 	strne	r1, [r2, -r9, asr #6]
  74:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  78:	00340a00 	eorseq	r0, r4, r0, lsl #20
  7c:	213a0e03 	teqcs	sl, r3, lsl #28
  80:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	0b000018 	bleq	f0 <.debug_abbrev+0xf0>
  8c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  90:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  94:	00001802 	andeq	r1, r0, r2, lsl #16
  98:	4901010c 	stmdbmi	r1, {r2, r3, r8}
  9c:	00130113 	andseq	r0, r3, r3, lsl r1
  a0:	00210d00 	eoreq	r0, r1, r0, lsl #26
  a4:	0b2f1349 	bleq	bc4dd0 <kmalloc_heap_ptr+0xbc4af0>
  a8:	1d0e0000 	stcne	0, cr0, [lr, #-0]
  ac:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  b0:	0b42b801 	bleq	10ae0bc <kmalloc_heap_ptr+0x10adddc>
  b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b8:	59012158 	stmdbpl	r1, {r3, r4, r6, r8, sp}
  bc:	21571d21 	cmpcs	r7, r1, lsr #26
  c0:	0f00000c 	svceq	0x0000000c
  c4:	0e03012e 	adfeqsp	f0, f3, #0.5
  c8:	3b01213a 	blcc	485b8 <kmalloc_heap_ptr+0x482d8>
  cc:	1821390b 	stmdane	r1!, {r0, r1, r3, r8, fp, ip, sp}
  d0:	13491927 	movtne	r1, #39207	; 0x9927
  d4:	01032120 	tsteq	r3, r0, lsr #2
  d8:	10000013 	andne	r0, r0, r3, lsl r0
  dc:	210b000f 	tstcs	fp, pc
  e0:	00134904 	andseq	r4, r3, r4, lsl #18
  e4:	012e1100 			; <UNDEFINED> instruction: 0x012e1100
  e8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  ec:	3b01213a 	blcc	485dc <kmalloc_heap_ptr+0x482fc>
  f0:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  f4:	01111927 	tsteq	r1, r7, lsr #18
  f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  fc:	1301197a 	movwne	r1, #6522	; 0x197a
 100:	05120000 	ldreq	r0, [r2, #-0]
 104:	00133100 	andseq	r3, r3, r0, lsl #2
 108:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 10c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 110:	3b01213a 	blcc	48600 <kmalloc_heap_ptr+0x48320>
 114:	0721390b 	streq	r3, [r1, -fp, lsl #18]!
 118:	13491927 	movtne	r1, #39207	; 0x9927
 11c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 120:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 124:	00001301 	andeq	r1, r0, r1, lsl #6
 128:	25011114 	strcs	r1, [r1, #-276]	; 0xfffffeec
 12c:	030b130e 	movweq	r1, #45838	; 0xb30e
 130:	110e1b0e 	tstne	lr, lr, lsl #22
 134:	10061201 	andne	r1, r6, r1, lsl #4
 138:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 13c:	0b0b0024 	bleq	2c01d4 <kmalloc_heap_ptr+0x2bfef4>
 140:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 144:	16160000 	ldrne	r0, [r6], -r0
 148:	3a0e0300 	bcc	380d50 <kmalloc_heap_ptr+0x380a70>
 14c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 150:	0013490b 	andseq	r4, r3, fp, lsl #18
 154:	00341700 	eorseq	r1, r4, r0, lsl #14
 158:	0b3a0e03 	bleq	e8396c <kmalloc_heap_ptr+0xe8368c>
 15c:	0b390b3b 	bleq	e42e50 <kmalloc_heap_ptr+0xe42b70>
 160:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 164:	0000193c 	andeq	r1, r0, ip, lsr r9
 168:	0b000f18 	bleq	3dd0 <kmalloc_heap_ptr+0x3af0>
 16c:	1900000b 	stmdbne	r0, {r0, r1, r3}
 170:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 174:	0b3a0e03 	bleq	e83988 <kmalloc_heap_ptr+0xe836a8>
 178:	0b390b3b 	bleq	e42e6c <kmalloc_heap_ptr+0xe42b8c>
 17c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 180:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 184:	03193f00 	tsteq	r9, #0, 30
 188:	3b0b3a0e 	blcc	2ce9c8 <kmalloc_heap_ptr+0x2ce6e8>
 18c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 190:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
 194:	0000193c 	andeq	r1, r0, ip, lsr r9
 198:	3f012e1b 	svccc	0x00012e1b
 19c:	3a0e0319 	bcc	380e08 <kmalloc_heap_ptr+0x380b28>
 1a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1a8:	01193c13 	tsteq	r9, r3, lsl ip
 1ac:	1c000013 	stcne	0, cr0, [r0], {19}
 1b0:	13490005 	movtne	r0, #36869	; 0x9005
 1b4:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
 1b8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 1bc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1c0:	0b3a0e03 	bleq	e839d4 <kmalloc_heap_ptr+0xe836f4>
 1c4:	0b390b3b 	bleq	e42eb8 <kmalloc_heap_ptr+0xe42bd8>
 1c8:	13491927 	movtne	r1, #39207	; 0x9927
 1cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1d0:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 1d4:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 1d8:	03193f00 	tsteq	r9, #0, 30
 1dc:	3b0b3a0e 	blcc	2cea1c <kmalloc_heap_ptr+0x2ce73c>
 1e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1e8:	7a184006 	bvc	610208 <kmalloc_heap_ptr+0x60ff28>
 1ec:	20000019 	andcs	r0, r0, r9, lsl r0
 1f0:	017d0148 	cmneq	sp, r8, asr #2
 1f4:	0000137f 	andeq	r1, r0, pc, ror r3
 1f8:	03003421 	movweq	r3, #1057	; 0x421
 1fc:	3b0b3a08 	blcc	2cea24 <kmalloc_heap_ptr+0x2ce744>
 200:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 204:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 208:	00001742 	andeq	r1, r0, r2, asr #14
 20c:	31011d22 	tstcc	r1, r2, lsr #26
 210:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 214:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
 218:	0b590b58 	bleq	1642f80 <kmalloc_heap_ptr+0x1642ca0>
 21c:	13010b57 	movwne	r0, #6999	; 0x1b57
 220:	0b230000 	bleq	8c0228 <kmalloc_heap_ptr+0x8bff48>
 224:	00175501 	andseq	r5, r7, r1, lsl #10
 228:	012e2400 			; <UNDEFINED> instruction: 0x012e2400
 22c:	0b3a0e03 	bleq	e83a40 <kmalloc_heap_ptr+0xe83760>
 230:	0b390b3b 	bleq	e42f24 <kmalloc_heap_ptr+0xe42c44>
 234:	13491927 	movtne	r1, #39207	; 0x9927
 238:	00000b20 	andeq	r0, r0, r0, lsr #22
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000250 	andeq	r0, r0, r0, asr r2
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	f8040602 			; <UNDEFINED> instruction: 0xf8040602
  10:	0204f804 	andeq	pc, r4, #4, 16	; 0x40000
  14:	04009f34 	streq	r9, [r0], #-3892	; 0xfffff0cc
  18:	04f80406 	ldrbteq	r0, [r8], #1030	; 0x406
  1c:	340204f8 	strcc	r0, [r2], #-1272	; 0xfffffb08
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00000000 	andeq	r0, r0, r0
  28:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
  2c:	0103ef03 	tsteq	r3, r3, lsl #30
  30:	03ef0450 	mvneq	r0, #80, 8	; 0x50000000
  34:	a3040490 	movwge	r0, #17552	; 0x4490
  38:	049f5001 	ldreq	r5, [pc], #1	; 40 <.debug_loclists+0x40>
  3c:	04930490 	ldreq	r0, [r3], #1168	; 0x490
  40:	93045001 	movwls	r5, #16385	; 0x4001
  44:	0404d004 	streq	sp, [r4], #-4
  48:	9f5001a3 	svcls	0x005001a3
	...
  54:	03a80400 			; <UNDEFINED> instruction: 0x03a80400
  58:	510103d8 	ldrdpl	r0, [r1, -r8]
  5c:	ec03d804 	stc	8, cr13, [r3], {4}
  60:	01a30403 			; <UNDEFINED> instruction: 0x01a30403
  64:	ec049f51 	stc	15, cr9, [r4], {81}	; 0x51
  68:	0103ef03 	tsteq	r3, r3, lsl #30
  6c:	03ef0451 	mvneq	r0, #1358954496	; 0x51000000
  70:	a30404d0 	movwge	r0, #17616	; 0x44d0
  74:	009f5101 	addseq	r5, pc, r1, lsl #2
  78:	dc040602 	stcle	6, cr0, [r4], {2}
  7c:	0203dc03 	andeq	sp, r3, #768	; 0x300
  80:	02009f34 	andeq	r9, r0, #52, 30	; 0xd0
  84:	03dc0406 	bicseq	r0, ip, #100663296	; 0x6000000
  88:	500103dc 	ldrdpl	r0, [r1], -ip
  8c:	04060400 	streq	r0, [r6], #-1024	; 0xfffffc00
  90:	03dc03dc 	bicseq	r0, ip, #220, 6	; 0x70000003
  94:	009f3402 	addseq	r3, pc, r2, lsl #8
  98:	dc040604 	stcle	6, cr0, [r4], {4}
  9c:	0103dc03 	tsteq	r3, r3, lsl #24
  a0:	00000050 	andeq	r0, r0, r0, asr r0
  a4:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
  a8:	0103a303 	tsteq	r3, r3, lsl #6
  ac:	03a30450 			; <UNDEFINED> instruction: 0x03a30450
  b0:	a30403a8 	movwge	r0, #17320	; 0x43a8
  b4:	009f5001 	addseq	r5, pc, r1
	...
  cc:	00040000 	andeq	r0, r4, r0
  d0:	04500140 	ldrbeq	r0, [r0], #-320	; 0xfffffec0
  d4:	53015840 	movwpl	r5, #6208	; 0x1840
  d8:	018c5804 	orreq	r5, ip, r4, lsl #16
  dc:	5001a304 	andpl	sl, r1, r4, lsl #6
  e0:	018c049f 			; <UNDEFINED> instruction: 0x018c049f
  e4:	500101a4 	andpl	r0, r1, r4, lsr #3
  e8:	ac01a404 	cfstrsge	mvf10, [r1], {4}
  ec:	01a30401 			; <UNDEFINED> instruction: 0x01a30401
  f0:	ac049f50 	stcge	15, cr9, [r4], {80}	; 0x50
  f4:	0101af01 	tsteq	r1, r1, lsl #30
  f8:	01af0450 			; <UNDEFINED> instruction: 0x01af0450
  fc:	a30401d0 	movwge	r0, #16848	; 0x41d0
 100:	049f5001 	ldreq	r5, [pc], #1	; 108 <.debug_loclists+0x108>
 104:	01d301d0 	ldrsbeq	r0, [r3, #16]
 108:	d3045001 	movwle	r5, #16385	; 0x4001
 10c:	0401f401 	streq	pc, [r1], #-1025	; 0xfffffbff
 110:	9f5001a3 	svcls	0x005001a3
 114:	f801f404 			; <UNDEFINED> instruction: 0xf801f404
 118:	04530101 	ldrbeq	r0, [r3], #-257	; 0xfffffeff
 11c:	039801f8 	orrseq	r0, r8, #248, 2	; 0x3e
 120:	5001a304 	andpl	sl, r1, r4, lsl #6
 124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 140:	01340004 	teqeq	r4, r4
 144:	6c340451 	cfldrsvs	mvf0, [r4], #-324	; 0xfffffebc
 148:	6c045101 	stfvss	f5, [r4], {1}
 14c:	7103018c 	smlabbvc	r3, ip, r1, r0
 150:	8c049f01 	stchi	15, cr9, [r4], {1}
 154:	0101a001 	tsteq	r1, r1
 158:	01a00451 	asreq	r0, r1, r4
 15c:	a30401ac 	movwge	r0, #16812	; 0x41ac
 160:	049f5101 	ldreq	r5, [pc], #257	; 168 <.debug_loclists+0x168>
 164:	01af01ac 			; <UNDEFINED> instruction: 0x01af01ac
 168:	af045101 	svcge	0x00045101
 16c:	0401d001 	streq	sp, [r1], #-1
 170:	9f5101a3 	svcls	0x005101a3
 174:	d301d004 	movwle	sp, #4100	; 0x1004
 178:	04510101 	ldrbeq	r0, [r1], #-257	; 0xfffffeff
 17c:	01f401d3 	ldrsbeq	r0, [r4, #19]!
 180:	5101a304 	tstpl	r1, r4, lsl #6
 184:	01f4049f 			; <UNDEFINED> instruction: 0x01f4049f
 188:	51010288 	smlabbpl	r1, r8, r2, r0
 18c:	8c028804 	stchi	8, cr8, [r2], {4}
 190:	00700402 	rsbseq	r0, r0, r2, lsl #8
 194:	94049f1f 	strls	r9, [r4], #-3871	; 0xfffff0e1
 198:	03029702 	movweq	r9, #9986	; 0x2702
 19c:	049f0171 	ldreq	r0, [pc], #369	; 1a4 <.debug_loclists+0x1a4>
 1a0:	02bb02b8 	adcseq	r0, fp, #184, 4	; 0x8000000b
 1a4:	9f017103 	svcls	0x00017103
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	04000000 	streq	r0, [r0], #-0
 1b0:	01018c54 	tsteq	r1, r4, asr ip
 1b4:	02940450 	addseq	r0, r4, #80, 8	; 0x50000000
 1b8:	50010297 	mulpl	r1, r7, r2
 1bc:	bb02b804 	bllt	ae1d4 <kmalloc_heap_ptr+0xadef4>
 1c0:	00500102 	subseq	r0, r0, r2, lsl #2
 1c4:	20040003 	andcs	r0, r4, r3
 1c8:	00510124 	subseq	r0, r1, r4, lsr #2
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	3c040000 	stccc	0, cr0, [r4], {-0}
 1d4:	04510154 	ldrbeq	r0, [r1], #-340	; 0xfffffeac
 1d8:	028801f4 	addeq	r0, r8, #244, 2	; 0x3d
 1dc:	88045101 	stmdahi	r4, {r0, r8, ip, lr}
 1e0:	04028c02 	streq	r8, [r2], #-3074	; 0xfffff3fe
 1e4:	9f1f0070 	svcls	0x001f0070
	...
 1f0:	4c3c0400 	cfldrsmi	mvf0, [ip], #-0
 1f4:	4c045201 	sfmmi	f5, 4, [r4], {1}
 1f8:	04030554 	streq	r0, [r3], #-1364	; 0xfffffaac
 1fc:	04000000 	streq	r0, [r0], #-0
 200:	028401f4 	addeq	r0, r4, #244, 2	; 0x3d
 204:	84045201 	strhi	r5, [r4], #-513	; 0xfffffdff
 208:	05028f02 	streq	r8, [r2, #-3842]	; 0xfffff0fe
 20c:	00000403 	andeq	r0, r0, r3, lsl #8
 210:	00030000 	andeq	r0, r3, r0
 214:	01403c04 	cmpeq	r0, r4, lsl #24
 218:	00020051 	andeq	r0, r2, r1, asr r0
 21c:	025c5404 	subseq	r5, ip, #4, 8	; 0x4000000
 220:	02009f34 	andeq	r9, r0, #52, 30	; 0xd0
 224:	04000000 	streq	r0, [r0], #-0
 228:	53015854 	movwpl	r5, #6228	; 0x1854
 22c:	035c5804 	cmpeq	ip, #4, 16	; 0x40000
 230:	009f7d73 	addseq	r7, pc, r3, ror sp	; <UNPREDICTABLE>
 234:	68040002 	stmdavs	r4, {r1}
 238:	0051016c 	subseq	r0, r1, ip, ror #2
 23c:	68040002 	stmdavs	r4, {r1}
 240:	0050016c 	subseq	r0, r0, ip, ror #2
 244:	68040004 	stmdavs	r4, {r2}
 248:	0051016c 	subseq	r0, r1, ip, ror #2
 24c:	68040004 	stmdavs	r4, {r2}
 250:	0050016c 	subseq	r0, r0, ip, ror #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000011 	andeq	r0, r0, r1, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04543c04 	ldrbeq	r3, [r4], #-3076	; 0xfffff3fc
  10:	029401f4 	addseq	r0, r4, #244, 2	; 0x3d
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000333 	andeq	r0, r0, r3, lsr r3
   4:	00aa0003 	adceq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73752f00 	cmnvc	r5, #0, 30
  24:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  28:	63672f62 	cmnvs	r7, #392	; 0x188
  2c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  30:	6f6e2d6d 	svcvs	0x006e2d6d
  34:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  38:	2f696261 	svccs	0x00696261
  3c:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  40:	692f302e 	stmdbvs	pc!, {r1, r2, r3, r5, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6173612f 	cmnvs	r3, pc, lsr #2
  54:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  58:	2f616d61 	svccs	0x00616d61
  5c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  60:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  64:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  68:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  6c:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  70:	61726769 	cmnvs	r2, r9, ror #14
  74:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  78:	30343153 	eorscc	r3, r4, r3, asr r1
  7c:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  80:	2f697062 	svccs	0x00697062
  84:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  88:	00656475 	rsbeq	r6, r5, r5, ror r4
  8c:	616d6b00 	cmnvs	sp, r0, lsl #22
  90:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  94:	0100632e 	tsteq	r0, lr, lsr #6
  98:	74730000 	ldrbtvc	r0, [r3], #-0
  9c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  a0:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  a4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  a8:	70720000 	rsbsvc	r0, r2, r0
  ac:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b0:	00000003 	andeq	r0, r0, r3
  b4:	05003c05 	streq	r3, [r0, #-3077]	; 0xfffff3fb
  b8:	00000002 	andeq	r0, r0, r2
  bc:	012d0300 			; <UNDEFINED> instruction: 0x012d0300
  c0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c4:	00014b06 	andeq	r4, r1, r6, lsl #22
  c8:	4a020402 	bmi	810d8 <kmalloc_heap_ptr+0x80df8>
  cc:	02040200 	andeq	r0, r4, #0, 4
  d0:	04020001 	streq	r0, [r2], #-1
  d4:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
  d8:	82010204 	andhi	r0, r1, #4, 4	; 0x40000000
  dc:	18050113 	stmdane	r5, {r0, r1, r4, r8}
  e0:	05016e03 	streq	r6, [r1, #-3587]	; 0xfffff1fd
  e4:	11051305 	tstne	r5, r5, lsl #6
  e8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  ec:	01110305 	tsteq	r1, r5, lsl #6
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	02004a06 	andeq	r4, r0, #24576	; 0x6000
  f8:	05140204 	ldreq	r0, [r4, #-516]	; 0xfffffdfc
  fc:	04020007 	streq	r0, [r2], #-7
 100:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 104:	05052f13 	streq	r2, [r5, #-3859]	; 0xfffff0ed
 108:	1a053006 	bne	14c128 <kmalloc_heap_ptr+0x14be48>
 10c:	18050106 	stmdane	r5, {r1, r2, r8}
 110:	4a6c0306 	bmi	1b00d30 <kmalloc_heap_ptr+0x1b00a50>
 114:	01130505 	tsteq	r3, r5, lsl #10
 118:	050e1805 	streq	r1, [lr, #-2053]	; 0xfffff7fb
 11c:	11051305 	tstne	r5, r5, lsl #6
 120:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 124:	4a061505 	bmi	185540 <kmalloc_heap_ptr+0x185260>
 128:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
 12c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 130:	052e2e16 	streq	r2, [lr, #-3606]!	; 0xfffff1ea
 134:	13030605 	movwne	r0, #13829	; 0x3605
 138:	03180501 	tsteq	r8, #4194304	; 0x400000
 13c:	0505016b 	streq	r0, [r5, #-363]	; 0xfffffe95
 140:	01010113 	tsteq	r1, r3, lsl r1
 144:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 148:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 14c:	0310052e 	tsteq	r0, #192937984	; 0xb800000
 150:	0a050113 	beq	1405a4 <kmalloc_heap_ptr+0x1402c4>
 154:	0605052e 	streq	r0, [r5], -lr, lsr #10
 158:	1805014b 	stmdane	r5, {r0, r1, r3, r6, r8}
 15c:	05016403 	streq	r6, [r1, #-1027]	; 0xfffffbfd
 160:	18051305 	stmdane	r5, {r0, r2, r8, r9, ip}
 164:	1305050e 	movwne	r0, #21774	; 0x550e
 168:	01061905 	tsteq	r6, r5, lsl #18
 16c:	0305052e 	movweq	r0, #21806	; 0x552e
 170:	0200011e 	andeq	r0, r0, #-2147483641	; 0x80000007
 174:	4a060204 	bmi	18098c <kmalloc_heap_ptr+0x1806ac>
 178:	02040200 	andeq	r0, r4, #0, 4
 17c:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 180:	01050102 	tsteq	r5, r2, lsl #2
 184:	05058406 	streq	r8, [r5, #-1030]	; 0xfffffbfa
 188:	01040200 	mrseq	r0, R12_usr
 18c:	4a740306 	bmi	1d00dac <kmalloc_heap_ptr+0x1d00acc>
 190:	01040200 	mrseq	r0, R12_usr
 194:	04020001 	streq	r0, [r2], #-1
 198:	009e0601 	addseq	r0, lr, r1, lsl #12
 19c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1a0:	01040200 	mrseq	r0, R12_usr
 1a4:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 1a8:	002f0104 	eoreq	r0, pc, r4, lsl #2
 1ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b0:	01040200 	mrseq	r0, R12_usr
 1b4:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
 1b8:	02002f01 	andeq	r2, r0, #1, 30
 1bc:	002e0104 	eoreq	r0, lr, r4, lsl #2
 1c0:	d6010402 	strle	r0, [r1], -r2, lsl #8
 1c4:	012e7203 			; <UNDEFINED> instruction: 0x012e7203
 1c8:	2e662e06 	cdpcs	14, 6, cr2, cr6, cr6, {0}
 1cc:	062e062e 	strteq	r0, [lr], -lr, lsr #12
 1d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 1d4:	15030601 	strne	r0, [r3, #-1537]	; 0xfffff9ff
 1d8:	04020001 	streq	r0, [r2], #-1
 1dc:	02002e01 	andeq	r2, r0, #1, 28
 1e0:	00d60104 	sbcseq	r0, r6, r4, lsl #2
 1e4:	2f010402 	svccs	0x00010402
 1e8:	01040200 	mrseq	r0, R12_usr
 1ec:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 1f0:	2005d601 	andcs	sp, r5, r1, lsl #12
 1f4:	e4080e03 	str	r0, [r8], #-3587	; 0xfffff1fd
 1f8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1fc:	0c052f06 	stceq	15, cr2, [r5], {6}
 200:	01050106 	tsteq	r5, r6, lsl #2
 204:	0642054b 	strbeq	r0, [r2], -fp, asr #10
 208:	05010634 	streq	r0, [r1, #-1588]	; 0xfffff9cc
 20c:	014b0605 	cmpeq	fp, r5, lsl #12
 210:	02040200 	andeq	r0, r4, #0, 4
 214:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
 218:	0c051302 	stceq	3, cr1, [r5], {2}
 21c:	02040200 	andeq	r0, r4, #0, 4
 220:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 224:	02040200 	andeq	r0, r4, #0, 4
 228:	0a056806 	beq	15a248 <kmalloc_heap_ptr+0x159f68>
 22c:	02040200 	andeq	r0, r4, #0, 4
 230:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 234:	02040200 	andeq	r0, r4, #0, 4
 238:	10052f06 	andne	r2, r5, r6, lsl #30
 23c:	02040200 	andeq	r0, r4, #0, 4
 240:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 244:	02040200 	andeq	r0, r4, #0, 4
 248:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 24c:	02040200 	andeq	r0, r4, #0, 4
 250:	0e050106 	adfeqs	f0, f5, f6
 254:	02040200 	andeq	r0, r4, #0, 4
 258:	0005052e 	andeq	r0, r5, lr, lsr #10
 25c:	06020402 	streq	r0, [r2], -r2, lsl #8
 260:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 264:	18050102 	stmdane	r5, {r1, r8}
 268:	02040200 	andeq	r0, r4, #0, 4
 26c:	05014603 	streq	r4, [r1, #-1539]	; 0xfffff9fd
 270:	04020005 	streq	r0, [r2], #-5
 274:	18051302 	stmdane	r5, {r1, r8, r9, ip}
 278:	02040200 	andeq	r0, r4, #0, 4
 27c:	0005050e 	andeq	r0, r5, lr, lsl #10
 280:	13020402 	movwne	r0, #9218	; 0x2402
 284:	02040200 	andeq	r0, r4, #0, 4
 288:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 28c:	3c030204 	sfmcc	f0, 4, [r3], {4}
 290:	4b010501 	blmi	4169c <kmalloc_heap_ptr+0x413bc>
 294:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 298:	03060104 	movweq	r0, #24836	; 0x6104
 29c:	02004a79 	andeq	r4, r0, #495616	; 0x79000
 2a0:	002e0104 	eoreq	r0, lr, r4, lsl #2
 2a4:	d6010402 	strle	r0, [r1], -r2, lsl #8
 2a8:	01040200 	mrseq	r0, R12_usr
 2ac:	04020034 	streq	r0, [r2], #-52	; 0xffffffcc
 2b0:	02002e01 	andeq	r2, r0, #1, 28
 2b4:	05d60104 	ldrbeq	r0, [r6, #260]	; 0x104
 2b8:	f20c0319 	vcge.s8	d0, d12, d9
 2bc:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 2c0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 2c4:	19054a07 	stmdbne	r5, {r0, r1, r2, r9, fp, lr}
 2c8:	06050549 	streq	r0, [r5], -r9, asr #10
 2cc:	0610054f 	ldreq	r0, [r0], -pc, asr #10
 2d0:	06050501 	streq	r0, [r5], -r1, lsl #10
 2d4:	060a0567 	streq	r0, [sl], -r7, ror #10
 2d8:	06050501 	streq	r0, [r5], -r1, lsl #10
 2dc:	1805012f 	stmdane	r5, {r0, r1, r2, r3, r5, r8}
 2e0:	017fb303 	cmneq	pc, r3, lsl #6
 2e4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 2e8:	05050e18 	streq	r0, [r5, #-3608]	; 0xfffff1e8
 2ec:	03010613 	movweq	r0, #5651	; 0x1613
 2f0:	000100cf 	andeq	r0, r1, pc, asr #1
 2f4:	06020402 	streq	r0, [r2], -r2, lsl #8
 2f8:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 2fc:	01051402 	tsteq	r5, r2, lsl #8
 300:	02040200 	andeq	r0, r4, #0, 4
 304:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 308:	01040200 	mrseq	r0, R12_usr
 30c:	02004706 	andeq	r4, r0, #1572864	; 0x180000
 310:	002e0104 	eoreq	r0, lr, r4, lsl #2
 314:	d6010402 	strle	r0, [r1], -r2, lsl #8
 318:	0a031605 	beq	c5b34 <kmalloc_heap_ptr+0xc5854>
 31c:	130505d6 	movwne	r0, #21974	; 0x55d6
 320:	01060a05 	tsteq	r6, r5, lsl #20
 324:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 328:	0551061e 	ldrbeq	r0, [r1, #-1566]	; 0xfffff9e2
 32c:	01051305 	tsteq	r5, r5, lsl #6
 330:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
 334:	Address 0x0000000000000334 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	70616568 	rsbvc	r6, r1, r8, ror #10
   4:	6174735f 	cmnvs	r4, pc, asr r3
   8:	69007472 	stmdbvs	r0, {r1, r4, r5, r6, sl, ip, sp, lr}
   c:	6c615f73 	stclvs	15, cr5, [r1], #-460	; 0xfffffe34
  10:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  14:	6d6b0064 	stclvs	0, cr0, [fp, #-400]!	; 0xfffffe70
  18:	6f6c6c61 	svcvs	0x006c6c61
  1c:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  20:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
  24:	735f7465 	cmpvc	pc, #1694498816	; 0x65000000
  28:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  2c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  30:	72747074 	rsbsvc	r7, r4, #116	; 0x74
  34:	2e00745f 	cfmvsrcs	mvf0, r7
  38:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  3c:	616d6b2f 	cmnvs	sp, pc, lsr #22
  40:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  44:	6b00632e 	blvs	18d04 <kmalloc_heap_ptr+0x18a24>
  48:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  4c:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
  50:	616d6b00 	cmnvs	sp, r0, lsl #22
  54:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  58:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  5c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	63206465 			; <UNDEFINED> instruction: 0x63206465
  68:	00726168 	rsbseq	r6, r2, r8, ror #2
  6c:	61656c63 	cmnvs	r5, r3, ror #24
  70:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  74:	746f6f62 	strbtvc	r6, [pc], #-3938	; 7c <.debug_str+0x7c>
  78:	78616d00 	stmdavc	r1!, {r8, sl, fp, sp, lr}^
  7c:	79626e5f 	stmdbvc	r2!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
  80:	00736574 	rsbseq	r6, r3, r4, ror r5
  84:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  88:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  98:	2074726f 	rsbscs	r7, r4, pc, ror #4
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a8:	6f682f00 	svcvs	0x00682f00
  ac:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  b0:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  b4:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  b8:	6f442f61 	svcvs	0x00442f61
  bc:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  c0:	2f73746e 	svccs	0x0073746e
  c4:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  c8:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  cc:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  d0:	616d6172 	smcvs	54802	; 0xd612
  d4:	3153432f 	cmpcc	r3, pc, lsr #6
  d8:	2f453034 	svccs	0x00453034
  dc:	7062696c 	rsbvc	r6, r2, ip, ror #18
  e0:	6c610069 	stclvs	0, cr0, [r1], #-420	; 0xfffffe5c
  e4:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
  e8:	00746e65 	rsbseq	r6, r4, r5, ror #28
  ec:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  f0:	00636f6c 	rsbeq	r6, r3, ip, ror #30
  f4:	705f7369 	subsvc	r7, pc, r9, ror #6
  f8:	0032776f 	eorseq	r7, r2, pc, ror #14
  fc:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
 100:	00707564 	rsbseq	r7, r0, r4, ror #10
 104:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
 108:	5f00656c 	svcpl	0x0000656c
 10c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 110:	4f495443 	svcmi	0x00495443
 114:	005f5f4e 	subseq	r5, pc, lr, asr #30
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 128:	6f6c2067 	svcvs	0x006c2067
 12c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 130:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 134:	2064656e 	rsbcs	r6, r4, lr, ror #10
 138:	00746e69 	rsbseq	r6, r4, r9, ror #28
 13c:	70616568 	rsbvc	r6, r1, r8, ror #10
 140:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
 144:	00705f74 	rsbseq	r5, r0, r4, ror pc
 148:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 14c:	5f636f6c 	svcpl	0x00636f6c
 150:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 154:	0064656e 	rsbeq	r6, r4, lr, ror #10
 158:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 15c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 160:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 164:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
 168:	655f7061 	ldrbvs	r7, [pc, #-97]	; 10f <.debug_str+0x10f>
 16c:	6900646e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, sp, lr}
 170:	6c615f73 	stclvs	15, cr5, [r1], #-460	; 0xfffffe34
 174:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 178:	74705f64 	ldrbtvc	r5, [r0], #-3940	; 0xfffff09c
 17c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 180:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 184:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 188:	68730073 	ldmdavs	r3!, {r0, r1, r4, r5, r6}^
 18c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 198:	47006b74 	smlsdxmi	r0, r4, fp, r6
 19c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1a0:	31203939 			; <UNDEFINED> instruction: 0x31203939
 1a4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 1a8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 1ac:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1b0:	316d7261 	cmncc	sp, r1, ror #4
 1b4:	6a363731 	bvs	d8de80 <kmalloc_heap_ptr+0xd8dba0>
 1b8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1bc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1c0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1c4:	316d7261 	cmncc	sp, r1, ror #4
 1c8:	6a363731 	bvs	d8de94 <kmalloc_heap_ptr+0xd8dbb4>
 1cc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1d4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1d8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1dc:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1e0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1e4:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1ec:	613d6863 	teqvs	sp, r3, ror #16
 1f0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1f4:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1f8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1fc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 200:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 204:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 208:	20393975 	eorscs	r3, r9, r5, ror r9
 20c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 210:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 214:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 218:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 21c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 220:	00746e69 	rsbseq	r6, r4, r9, ror #28
 224:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 228:	5f636f6c 	svcpl	0x00636f6c
 22c:	70616568 	rsbvc	r6, r1, r8, ror #10
 230:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
 234:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 238:	2064656e 	rsbcs	r6, r4, lr, ror #10
 23c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 240:	685f5f00 	ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 244:	5f706165 	svcpl	0x00706165
 248:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 24c:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 250:	5f697072 	svcpl	0x00697072
 254:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 258:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 25c:	5f006374 	svcpl	0x00006374
 260:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000198 	muleq	r0, r8, r1
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	0e0a4002 	cdpeq	0, 0, cr4, cr10, cr2, {0}
  2c:	000b4204 	andeq	r4, fp, r4, lsl #4
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000198 	muleq	r0, r8, r1
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	000001a8 	andeq	r0, r0, r8, lsr #3
  54:	000000a8 	andeq	r0, r0, r8, lsr #1
  58:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  5c:	100e4201 	andne	r4, lr, r1, lsl #4
  60:	040e0a5c 	streq	r0, [lr], #-2652	; 0xfffff5a4
  64:	00000b42 	andeq	r0, r0, r2, asr #22
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000250 	andeq	r0, r0, r0, asr r2
  74:	0000007c 	andeq	r0, r0, ip, ror r0
  78:	8e040e4a 	cdphi	14, 0, cr0, cr4, cr10, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	040e0a52 	streq	r0, [lr], #-2642	; 0xfffff5ae
  84:	00000b42 	andeq	r0, r0, r2, asr #22
  88:	0000000c 	andeq	r0, r0, ip
  8c:	00000000 	andeq	r0, r0, r0
  90:	000002cc 	andeq	r0, r0, ip, asr #5
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	0000000c 	andeq	r0, r0, ip
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000002e0 	andeq	r0, r0, r0, ror #5
  a4:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kmalloc_heap_ptr+0x12cd54c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kmalloc_heap_ptr+0x46150>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mbox.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_get_serialnum>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e59f3180 	ldr	r3, [pc, #384]	; 190 <rpi_get_serialnum+0x190>
   c:	e5933000 	ldr	r3, [r3]
  10:	e3530000 	cmp	r3, #0
  14:	0a000033 	beq	e8 <rpi_get_serialnum+0xe8>
  18:	e59f4170 	ldr	r4, [pc, #368]	; 190 <rpi_get_serialnum+0x190>
  1c:	e3a02020 	mov	r2, #32
  20:	e3a01000 	mov	r1, #0
  24:	e5940000 	ldr	r0, [r4]
  28:	ebfffffe 	bl	0 <memset>
  2c:	e5944000 	ldr	r4, [r4]
  30:	e3a03020 	mov	r3, #32
  34:	e5843000 	str	r3, [r4]
  38:	e3a03000 	mov	r3, #0
  3c:	e5843004 	str	r3, [r4, #4]
  40:	e59f214c 	ldr	r2, [pc, #332]	; 194 <rpi_get_serialnum+0x194>
  44:	e5842008 	str	r2, [r4, #8]
  48:	e3a02008 	mov	r2, #8
  4c:	e584200c 	str	r2, [r4, #12]
  50:	e5843010 	str	r3, [r4, #16]
  54:	e5843014 	str	r3, [r4, #20]
  58:	e5843018 	str	r3, [r4, #24]
  5c:	e584301c 	str	r3, [r4, #28]
  60:	e314000f 	tst	r4, #15
  64:	1a000025 	bne	100 <rpi_get_serialnum+0x100>
  68:	ebfffffe 	bl	0 <dev_barrier>
  6c:	e59f0124 	ldr	r0, [pc, #292]	; 198 <rpi_get_serialnum+0x198>
  70:	ebfffffe 	bl	0 <GET32>
  74:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
  78:	0afffffb 	beq	6c <rpi_get_serialnum+0x6c>
  7c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
  80:	e59f0114 	ldr	r0, [pc, #276]	; 19c <rpi_get_serialnum+0x19c>
  84:	ebfffffe 	bl	0 <PUT32>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	ebfffffe 	bl	0 <dev_barrier>
  90:	e59f0100 	ldr	r0, [pc, #256]	; 198 <rpi_get_serialnum+0x198>
  94:	ebfffffe 	bl	0 <GET32>
  98:	e3500101 	cmp	r0, #1073741824	; 0x40000000
  9c:	0afffffb 	beq	90 <rpi_get_serialnum+0x90>
  a0:	e59f00f8 	ldr	r0, [pc, #248]	; 1a0 <rpi_get_serialnum+0x1a0>
  a4:	ebfffffe 	bl	0 <GET32>
  a8:	e210000f 	ands	r0, r0, #15
  ac:	0a00001b 	beq	120 <rpi_get_serialnum+0x120>
  b0:	e3500008 	cmp	r0, #8
  b4:	1a00001f 	bne	138 <rpi_get_serialnum+0x138>
  b8:	e5943004 	ldr	r3, [r4, #4]
  bc:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
  c0:	1a000022 	bne	150 <rpi_get_serialnum+0x150>
  c4:	e59f30c4 	ldr	r3, [pc, #196]	; 190 <rpi_get_serialnum+0x190>
  c8:	e5933000 	ldr	r3, [r3]
  cc:	e5932004 	ldr	r2, [r3, #4]
  d0:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
  d4:	1a000025 	bne	170 <rpi_get_serialnum+0x170>
  d8:	e5931014 	ldr	r1, [r3, #20]
  dc:	e5930018 	ldr	r0, [r3, #24]
  e0:	e28dd008 	add	sp, sp, #8
  e4:	e8bd8010 	pop	{r4, pc}
  e8:	e3a01010 	mov	r1, #16
  ec:	e3a00020 	mov	r0, #32
  f0:	ebfffffe 	bl	0 <kmalloc_aligned>
  f4:	e59f3094 	ldr	r3, [pc, #148]	; 190 <rpi_get_serialnum+0x190>
  f8:	e5830000 	str	r0, [r3]
  fc:	eaffffc5 	b	18 <rpi_get_serialnum+0x18>
 100:	e59f309c 	ldr	r3, [pc, #156]	; 1a4 <rpi_get_serialnum+0x1a4>
 104:	e58d3000 	str	r3, [sp]
 108:	e3a0303e 	mov	r3, #62	; 0x3e
 10c:	e59f2094 	ldr	r2, [pc, #148]	; 1a8 <rpi_get_serialnum+0x1a8>
 110:	e59f1094 	ldr	r1, [pc, #148]	; 1ac <rpi_get_serialnum+0x1ac>
 114:	e59f0094 	ldr	r0, [pc, #148]	; 1b0 <rpi_get_serialnum+0x1b0>
 118:	ebfffffe 	bl	0 <printk>
 11c:	ebfffffe 	bl	0 <clean_reboot>
 120:	e3a0305b 	mov	r3, #91	; 0x5b
 124:	e59f2088 	ldr	r2, [pc, #136]	; 1b4 <rpi_get_serialnum+0x1b4>
 128:	e59f107c 	ldr	r1, [pc, #124]	; 1ac <rpi_get_serialnum+0x1ac>
 12c:	e59f0084 	ldr	r0, [pc, #132]	; 1b8 <rpi_get_serialnum+0x1b8>
 130:	ebfffffe 	bl	0 <printk>
 134:	ebfffffe 	bl	0 <clean_reboot>
 138:	e3a0305f 	mov	r3, #95	; 0x5f
 13c:	e59f2070 	ldr	r2, [pc, #112]	; 1b4 <rpi_get_serialnum+0x1b4>
 140:	e59f1064 	ldr	r1, [pc, #100]	; 1ac <rpi_get_serialnum+0x1ac>
 144:	e59f0070 	ldr	r0, [pc, #112]	; 1bc <rpi_get_serialnum+0x1bc>
 148:	ebfffffe 	bl	0 <printk>
 14c:	ebfffffe 	bl	0 <clean_reboot>
 150:	e5943004 	ldr	r3, [r4, #4]
 154:	e58d3000 	str	r3, [sp]
 158:	e3a0306c 	mov	r3, #108	; 0x6c
 15c:	e59f205c 	ldr	r2, [pc, #92]	; 1c0 <rpi_get_serialnum+0x1c0>
 160:	e59f1044 	ldr	r1, [pc, #68]	; 1ac <rpi_get_serialnum+0x1ac>
 164:	e59f0058 	ldr	r0, [pc, #88]	; 1c4 <rpi_get_serialnum+0x1c4>
 168:	ebfffffe 	bl	0 <printk>
 16c:	ebfffffe 	bl	0 <clean_reboot>
 170:	e5933004 	ldr	r3, [r3, #4]
 174:	e58d3000 	str	r3, [sp]
 178:	e3a03021 	mov	r3, #33	; 0x21
 17c:	e59f2044 	ldr	r2, [pc, #68]	; 1c8 <rpi_get_serialnum+0x1c8>
 180:	e59f1044 	ldr	r1, [pc, #68]	; 1cc <rpi_get_serialnum+0x1cc>
 184:	e59f0038 	ldr	r0, [pc, #56]	; 1c4 <rpi_get_serialnum+0x1c4>
 188:	ebfffffe 	bl	0 <printk>
 18c:	ebfffffe 	bl	0 <clean_reboot>
 190:	00000000 	andeq	r0, r0, r0
 194:	00010004 	andeq	r0, r1, r4
 198:	2000b898 	mulcs	r0, r8, r8
 19c:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 1a0:	2000b880 	andcs	fp, r0, r0, lsl #17
 1a4:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 1b0:	00000048 	andeq	r0, r0, r8, asr #32
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	00000074 	andeq	r0, r0, r4, ror r0
 1bc:	00000098 	muleq	r0, r8, r0
 1c0:	00000018 	andeq	r0, r0, r8, lsl r0
 1c4:	000000e0 	andeq	r0, r0, r0, ror #1
 1c8:	00000024 	andeq	r0, r0, r4, lsr #32
 1cc:	0000010c 	andeq	r0, r0, ip, lsl #2

000001d0 <rpi_get_memsize>:
 1d0:	e92d4010 	push	{r4, lr}
 1d4:	e24dd008 	sub	sp, sp, #8
 1d8:	e59f3190 	ldr	r3, [pc, #400]	; 370 <rpi_get_memsize+0x1a0>
 1dc:	e5933004 	ldr	r3, [r3, #4]
 1e0:	e3530000 	cmp	r3, #0
 1e4:	0a000032 	beq	2b4 <rpi_get_memsize+0xe4>
 1e8:	e59f4180 	ldr	r4, [pc, #384]	; 370 <rpi_get_memsize+0x1a0>
 1ec:	e3a02020 	mov	r2, #32
 1f0:	e3a01000 	mov	r1, #0
 1f4:	e5940004 	ldr	r0, [r4, #4]
 1f8:	ebfffffe 	bl	0 <memset>
 1fc:	e5944004 	ldr	r4, [r4, #4]
 200:	e3a03020 	mov	r3, #32
 204:	e5843000 	str	r3, [r4]
 208:	e3a03000 	mov	r3, #0
 20c:	e5843004 	str	r3, [r4, #4]
 210:	e59f215c 	ldr	r2, [pc, #348]	; 374 <rpi_get_memsize+0x1a4>
 214:	e5842008 	str	r2, [r4, #8]
 218:	e3a02008 	mov	r2, #8
 21c:	e584200c 	str	r2, [r4, #12]
 220:	e5843010 	str	r3, [r4, #16]
 224:	e5843014 	str	r3, [r4, #20]
 228:	e5843018 	str	r3, [r4, #24]
 22c:	e584301c 	str	r3, [r4, #28]
 230:	e314000f 	tst	r4, #15
 234:	1a000024 	bne	2cc <rpi_get_memsize+0xfc>
 238:	ebfffffe 	bl	0 <dev_barrier>
 23c:	e59f0134 	ldr	r0, [pc, #308]	; 378 <rpi_get_memsize+0x1a8>
 240:	ebfffffe 	bl	0 <GET32>
 244:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 248:	0afffffb 	beq	23c <rpi_get_memsize+0x6c>
 24c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 250:	e59f0124 	ldr	r0, [pc, #292]	; 37c <rpi_get_memsize+0x1ac>
 254:	ebfffffe 	bl	0 <PUT32>
 258:	ebfffffe 	bl	0 <dev_barrier>
 25c:	ebfffffe 	bl	0 <dev_barrier>
 260:	e59f0110 	ldr	r0, [pc, #272]	; 378 <rpi_get_memsize+0x1a8>
 264:	ebfffffe 	bl	0 <GET32>
 268:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 26c:	0afffffb 	beq	260 <rpi_get_memsize+0x90>
 270:	e59f0108 	ldr	r0, [pc, #264]	; 380 <rpi_get_memsize+0x1b0>
 274:	ebfffffe 	bl	0 <GET32>
 278:	e210000f 	ands	r0, r0, #15
 27c:	0a00001a 	beq	2ec <rpi_get_memsize+0x11c>
 280:	e3500008 	cmp	r0, #8
 284:	1a00001e 	bne	304 <rpi_get_memsize+0x134>
 288:	e5943004 	ldr	r3, [r4, #4]
 28c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 290:	1a000021 	bne	31c <rpi_get_memsize+0x14c>
 294:	e59f30d4 	ldr	r3, [pc, #212]	; 370 <rpi_get_memsize+0x1a0>
 298:	e5933004 	ldr	r3, [r3, #4]
 29c:	e5932014 	ldr	r2, [r3, #20]
 2a0:	e3520000 	cmp	r2, #0
 2a4:	1a000024 	bne	33c <rpi_get_memsize+0x16c>
 2a8:	e5930018 	ldr	r0, [r3, #24]
 2ac:	e28dd008 	add	sp, sp, #8
 2b0:	e8bd8010 	pop	{r4, pc}
 2b4:	e3a01010 	mov	r1, #16
 2b8:	e3a00020 	mov	r0, #32
 2bc:	ebfffffe 	bl	0 <kmalloc_aligned>
 2c0:	e59f30a8 	ldr	r3, [pc, #168]	; 370 <rpi_get_memsize+0x1a0>
 2c4:	e5830004 	str	r0, [r3, #4]
 2c8:	eaffffc6 	b	1e8 <rpi_get_memsize+0x18>
 2cc:	e59f30b0 	ldr	r3, [pc, #176]	; 384 <rpi_get_memsize+0x1b4>
 2d0:	e58d3000 	str	r3, [sp]
 2d4:	e3a0303e 	mov	r3, #62	; 0x3e
 2d8:	e59f20a8 	ldr	r2, [pc, #168]	; 388 <rpi_get_memsize+0x1b8>
 2dc:	e59f10a8 	ldr	r1, [pc, #168]	; 38c <rpi_get_memsize+0x1bc>
 2e0:	e59f00a8 	ldr	r0, [pc, #168]	; 390 <rpi_get_memsize+0x1c0>
 2e4:	ebfffffe 	bl	0 <printk>
 2e8:	ebfffffe 	bl	0 <clean_reboot>
 2ec:	e3a0305b 	mov	r3, #91	; 0x5b
 2f0:	e59f209c 	ldr	r2, [pc, #156]	; 394 <rpi_get_memsize+0x1c4>
 2f4:	e59f1090 	ldr	r1, [pc, #144]	; 38c <rpi_get_memsize+0x1bc>
 2f8:	e59f0098 	ldr	r0, [pc, #152]	; 398 <rpi_get_memsize+0x1c8>
 2fc:	ebfffffe 	bl	0 <printk>
 300:	ebfffffe 	bl	0 <clean_reboot>
 304:	e3a0305f 	mov	r3, #95	; 0x5f
 308:	e59f2084 	ldr	r2, [pc, #132]	; 394 <rpi_get_memsize+0x1c4>
 30c:	e59f1078 	ldr	r1, [pc, #120]	; 38c <rpi_get_memsize+0x1bc>
 310:	e59f0084 	ldr	r0, [pc, #132]	; 39c <rpi_get_memsize+0x1cc>
 314:	ebfffffe 	bl	0 <printk>
 318:	ebfffffe 	bl	0 <clean_reboot>
 31c:	e5943004 	ldr	r3, [r4, #4]
 320:	e58d3000 	str	r3, [sp]
 324:	e3a0306c 	mov	r3, #108	; 0x6c
 328:	e59f2070 	ldr	r2, [pc, #112]	; 3a0 <rpi_get_memsize+0x1d0>
 32c:	e59f1058 	ldr	r1, [pc, #88]	; 38c <rpi_get_memsize+0x1bc>
 330:	e59f006c 	ldr	r0, [pc, #108]	; 3a4 <rpi_get_memsize+0x1d4>
 334:	ebfffffe 	bl	0 <printk>
 338:	ebfffffe 	bl	0 <clean_reboot>
 33c:	ebfffffe 	bl	0 <rpi_reset_putc>
 340:	e59f3028 	ldr	r3, [pc, #40]	; 370 <rpi_get_memsize+0x1a0>
 344:	e5933004 	ldr	r3, [r3, #4]
 348:	e5933014 	ldr	r3, [r3, #20]
 34c:	e58d3004 	str	r3, [sp, #4]
 350:	e59f3050 	ldr	r3, [pc, #80]	; 3a8 <rpi_get_memsize+0x1d8>
 354:	e58d3000 	str	r3, [sp]
 358:	e3a03037 	mov	r3, #55	; 0x37
 35c:	e59f2048 	ldr	r2, [pc, #72]	; 3ac <rpi_get_memsize+0x1dc>
 360:	e59f1048 	ldr	r1, [pc, #72]	; 3b0 <rpi_get_memsize+0x1e0>
 364:	e59f0048 	ldr	r0, [pc, #72]	; 3b4 <rpi_get_memsize+0x1e4>
 368:	ebfffffe 	bl	0 <printk>
 36c:	ebfffffe 	bl	0 <clean_reboot>
 370:	00000000 	andeq	r0, r0, r0
 374:	00010005 	andeq	r0, r1, r5
 378:	2000b898 	mulcs	r0, r8, r8
 37c:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 380:	2000b880 	andcs	fp, r0, r0, lsl #17
 384:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 390:	00000048 	andeq	r0, r0, r8, asr #32
 394:	0000000c 	andeq	r0, r0, ip
 398:	00000074 	andeq	r0, r0, r4, ror r0
 39c:	00000098 	muleq	r0, r8, r0
 3a0:	00000018 	andeq	r0, r0, r8, lsl r0
 3a4:	000000e0 	andeq	r0, r0, r0, ror #1
 3a8:	00000158 	andeq	r0, r0, r8, asr r1
 3ac:	00000038 	andeq	r0, r0, r8, lsr r0
 3b0:	0000010c 	andeq	r0, r0, ip, lsl #2
 3b4:	0000011c 	andeq	r0, r0, ip, lsl r1

000003b8 <rpi_clock_maxhz_get>:
 3b8:	e92d4030 	push	{r4, r5, lr}
 3bc:	e24dd00c 	sub	sp, sp, #12
 3c0:	e1a05000 	mov	r5, r0
 3c4:	e59f3154 	ldr	r3, [pc, #340]	; 520 <rpi_clock_maxhz_get+0x168>
 3c8:	e5933008 	ldr	r3, [r3, #8]
 3cc:	e3530000 	cmp	r3, #0
 3d0:	0a000030 	beq	498 <rpi_clock_maxhz_get+0xe0>
 3d4:	e59f4144 	ldr	r4, [pc, #324]	; 520 <rpi_clock_maxhz_get+0x168>
 3d8:	e3a02020 	mov	r2, #32
 3dc:	e3a01000 	mov	r1, #0
 3e0:	e5940008 	ldr	r0, [r4, #8]
 3e4:	ebfffffe 	bl	0 <memset>
 3e8:	e5944008 	ldr	r4, [r4, #8]
 3ec:	e3a03020 	mov	r3, #32
 3f0:	e5843000 	str	r3, [r4]
 3f4:	e3a03000 	mov	r3, #0
 3f8:	e5843004 	str	r3, [r4, #4]
 3fc:	e59f2120 	ldr	r2, [pc, #288]	; 524 <rpi_clock_maxhz_get+0x16c>
 400:	e5842008 	str	r2, [r4, #8]
 404:	e3a02008 	mov	r2, #8
 408:	e584200c 	str	r2, [r4, #12]
 40c:	e3a02004 	mov	r2, #4
 410:	e5842010 	str	r2, [r4, #16]
 414:	e5845014 	str	r5, [r4, #20]
 418:	e5843018 	str	r3, [r4, #24]
 41c:	e584301c 	str	r3, [r4, #28]
 420:	e314000f 	tst	r4, #15
 424:	1a000021 	bne	4b0 <rpi_clock_maxhz_get+0xf8>
 428:	ebfffffe 	bl	0 <dev_barrier>
 42c:	e59f00f4 	ldr	r0, [pc, #244]	; 528 <rpi_clock_maxhz_get+0x170>
 430:	ebfffffe 	bl	0 <GET32>
 434:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 438:	0afffffb 	beq	42c <rpi_clock_maxhz_get+0x74>
 43c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 440:	e59f00e4 	ldr	r0, [pc, #228]	; 52c <rpi_clock_maxhz_get+0x174>
 444:	ebfffffe 	bl	0 <PUT32>
 448:	ebfffffe 	bl	0 <dev_barrier>
 44c:	ebfffffe 	bl	0 <dev_barrier>
 450:	e59f00d0 	ldr	r0, [pc, #208]	; 528 <rpi_clock_maxhz_get+0x170>
 454:	ebfffffe 	bl	0 <GET32>
 458:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 45c:	0afffffb 	beq	450 <rpi_clock_maxhz_get+0x98>
 460:	e59f00c8 	ldr	r0, [pc, #200]	; 530 <rpi_clock_maxhz_get+0x178>
 464:	ebfffffe 	bl	0 <GET32>
 468:	e210000f 	ands	r0, r0, #15
 46c:	0a000017 	beq	4d0 <rpi_clock_maxhz_get+0x118>
 470:	e3500008 	cmp	r0, #8
 474:	1a00001b 	bne	4e8 <rpi_clock_maxhz_get+0x130>
 478:	e5943004 	ldr	r3, [r4, #4]
 47c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 480:	1a00001e 	bne	500 <rpi_clock_maxhz_get+0x148>
 484:	e59f3094 	ldr	r3, [pc, #148]	; 520 <rpi_clock_maxhz_get+0x168>
 488:	e5933008 	ldr	r3, [r3, #8]
 48c:	e5930018 	ldr	r0, [r3, #24]
 490:	e28dd00c 	add	sp, sp, #12
 494:	e8bd8030 	pop	{r4, r5, pc}
 498:	e3a01010 	mov	r1, #16
 49c:	e3a00020 	mov	r0, #32
 4a0:	ebfffffe 	bl	0 <kmalloc_aligned>
 4a4:	e59f3074 	ldr	r3, [pc, #116]	; 520 <rpi_clock_maxhz_get+0x168>
 4a8:	e5830008 	str	r0, [r3, #8]
 4ac:	eaffffc8 	b	3d4 <rpi_clock_maxhz_get+0x1c>
 4b0:	e59f307c 	ldr	r3, [pc, #124]	; 534 <rpi_clock_maxhz_get+0x17c>
 4b4:	e58d3000 	str	r3, [sp]
 4b8:	e3a0303e 	mov	r3, #62	; 0x3e
 4bc:	e59f2074 	ldr	r2, [pc, #116]	; 538 <rpi_clock_maxhz_get+0x180>
 4c0:	e59f1074 	ldr	r1, [pc, #116]	; 53c <rpi_clock_maxhz_get+0x184>
 4c4:	e59f0074 	ldr	r0, [pc, #116]	; 540 <rpi_clock_maxhz_get+0x188>
 4c8:	ebfffffe 	bl	0 <printk>
 4cc:	ebfffffe 	bl	0 <clean_reboot>
 4d0:	e3a0305b 	mov	r3, #91	; 0x5b
 4d4:	e59f2068 	ldr	r2, [pc, #104]	; 544 <rpi_clock_maxhz_get+0x18c>
 4d8:	e59f105c 	ldr	r1, [pc, #92]	; 53c <rpi_clock_maxhz_get+0x184>
 4dc:	e59f0064 	ldr	r0, [pc, #100]	; 548 <rpi_clock_maxhz_get+0x190>
 4e0:	ebfffffe 	bl	0 <printk>
 4e4:	ebfffffe 	bl	0 <clean_reboot>
 4e8:	e3a0305f 	mov	r3, #95	; 0x5f
 4ec:	e59f2050 	ldr	r2, [pc, #80]	; 544 <rpi_clock_maxhz_get+0x18c>
 4f0:	e59f1044 	ldr	r1, [pc, #68]	; 53c <rpi_clock_maxhz_get+0x184>
 4f4:	e59f0050 	ldr	r0, [pc, #80]	; 54c <rpi_clock_maxhz_get+0x194>
 4f8:	ebfffffe 	bl	0 <printk>
 4fc:	ebfffffe 	bl	0 <clean_reboot>
 500:	e5943004 	ldr	r3, [r4, #4]
 504:	e58d3000 	str	r3, [sp]
 508:	e3a0306c 	mov	r3, #108	; 0x6c
 50c:	e59f203c 	ldr	r2, [pc, #60]	; 550 <rpi_clock_maxhz_get+0x198>
 510:	e59f1024 	ldr	r1, [pc, #36]	; 53c <rpi_clock_maxhz_get+0x184>
 514:	e59f0038 	ldr	r0, [pc, #56]	; 554 <rpi_clock_maxhz_get+0x19c>
 518:	ebfffffe 	bl	0 <printk>
 51c:	ebfffffe 	bl	0 <clean_reboot>
 520:	00000000 	andeq	r0, r0, r0
 524:	00030004 	andeq	r0, r3, r4
 528:	2000b898 	mulcs	r0, r8, r8
 52c:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 530:	2000b880 	andcs	fp, r0, r0, lsl #17
 534:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 540:	00000048 	andeq	r0, r0, r8, asr #32
 544:	0000000c 	andeq	r0, r0, ip
 548:	00000074 	andeq	r0, r0, r4, ror r0
 54c:	00000098 	muleq	r0, r8, r0
 550:	00000018 	andeq	r0, r0, r8, lsl r0
 554:	000000e0 	andeq	r0, r0, r0, ror #1

00000558 <rpi_clock_hz_set>:
 558:	e92d4070 	push	{r4, r5, r6, lr}
 55c:	e24dd008 	sub	sp, sp, #8
 560:	e1a06000 	mov	r6, r0
 564:	e1a05001 	mov	r5, r1
 568:	e59f3158 	ldr	r3, [pc, #344]	; 6c8 <rpi_clock_hz_set+0x170>
 56c:	e593300c 	ldr	r3, [r3, #12]
 570:	e3530000 	cmp	r3, #0
 574:	0a000031 	beq	640 <rpi_clock_hz_set+0xe8>
 578:	e59f4148 	ldr	r4, [pc, #328]	; 6c8 <rpi_clock_hz_set+0x170>
 57c:	e3a02024 	mov	r2, #36	; 0x24
 580:	e3a01000 	mov	r1, #0
 584:	e594000c 	ldr	r0, [r4, #12]
 588:	ebfffffe 	bl	0 <memset>
 58c:	e594400c 	ldr	r4, [r4, #12]
 590:	e3a03024 	mov	r3, #36	; 0x24
 594:	e5843000 	str	r3, [r4]
 598:	e3a03000 	mov	r3, #0
 59c:	e5843004 	str	r3, [r4, #4]
 5a0:	e59f2124 	ldr	r2, [pc, #292]	; 6cc <rpi_clock_hz_set+0x174>
 5a4:	e5842008 	str	r2, [r4, #8]
 5a8:	e3a02008 	mov	r2, #8
 5ac:	e584200c 	str	r2, [r4, #12]
 5b0:	e3a0200c 	mov	r2, #12
 5b4:	e5842010 	str	r2, [r4, #16]
 5b8:	e5846014 	str	r6, [r4, #20]
 5bc:	e5845018 	str	r5, [r4, #24]
 5c0:	e584301c 	str	r3, [r4, #28]
 5c4:	e5843020 	str	r3, [r4, #32]
 5c8:	e314000f 	tst	r4, #15
 5cc:	1a000021 	bne	658 <rpi_clock_hz_set+0x100>
 5d0:	ebfffffe 	bl	0 <dev_barrier>
 5d4:	e59f00f4 	ldr	r0, [pc, #244]	; 6d0 <rpi_clock_hz_set+0x178>
 5d8:	ebfffffe 	bl	0 <GET32>
 5dc:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 5e0:	0afffffb 	beq	5d4 <rpi_clock_hz_set+0x7c>
 5e4:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 5e8:	e59f00e4 	ldr	r0, [pc, #228]	; 6d4 <rpi_clock_hz_set+0x17c>
 5ec:	ebfffffe 	bl	0 <PUT32>
 5f0:	ebfffffe 	bl	0 <dev_barrier>
 5f4:	ebfffffe 	bl	0 <dev_barrier>
 5f8:	e59f00d0 	ldr	r0, [pc, #208]	; 6d0 <rpi_clock_hz_set+0x178>
 5fc:	ebfffffe 	bl	0 <GET32>
 600:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 604:	0afffffb 	beq	5f8 <rpi_clock_hz_set+0xa0>
 608:	e59f00c8 	ldr	r0, [pc, #200]	; 6d8 <rpi_clock_hz_set+0x180>
 60c:	ebfffffe 	bl	0 <GET32>
 610:	e210000f 	ands	r0, r0, #15
 614:	0a000017 	beq	678 <rpi_clock_hz_set+0x120>
 618:	e3500008 	cmp	r0, #8
 61c:	1a00001b 	bne	690 <rpi_clock_hz_set+0x138>
 620:	e5943004 	ldr	r3, [r4, #4]
 624:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 628:	1a00001e 	bne	6a8 <rpi_clock_hz_set+0x150>
 62c:	e59f3094 	ldr	r3, [pc, #148]	; 6c8 <rpi_clock_hz_set+0x170>
 630:	e593300c 	ldr	r3, [r3, #12]
 634:	e5930018 	ldr	r0, [r3, #24]
 638:	e28dd008 	add	sp, sp, #8
 63c:	e8bd8070 	pop	{r4, r5, r6, pc}
 640:	e3a01010 	mov	r1, #16
 644:	e3a00024 	mov	r0, #36	; 0x24
 648:	ebfffffe 	bl	0 <kmalloc_aligned>
 64c:	e59f3074 	ldr	r3, [pc, #116]	; 6c8 <rpi_clock_hz_set+0x170>
 650:	e583000c 	str	r0, [r3, #12]
 654:	eaffffc7 	b	578 <rpi_clock_hz_set+0x20>
 658:	e59f307c 	ldr	r3, [pc, #124]	; 6dc <rpi_clock_hz_set+0x184>
 65c:	e58d3000 	str	r3, [sp]
 660:	e3a0303e 	mov	r3, #62	; 0x3e
 664:	e59f2074 	ldr	r2, [pc, #116]	; 6e0 <rpi_clock_hz_set+0x188>
 668:	e59f1074 	ldr	r1, [pc, #116]	; 6e4 <rpi_clock_hz_set+0x18c>
 66c:	e59f0074 	ldr	r0, [pc, #116]	; 6e8 <rpi_clock_hz_set+0x190>
 670:	ebfffffe 	bl	0 <printk>
 674:	ebfffffe 	bl	0 <clean_reboot>
 678:	e3a0305b 	mov	r3, #91	; 0x5b
 67c:	e59f2068 	ldr	r2, [pc, #104]	; 6ec <rpi_clock_hz_set+0x194>
 680:	e59f105c 	ldr	r1, [pc, #92]	; 6e4 <rpi_clock_hz_set+0x18c>
 684:	e59f0064 	ldr	r0, [pc, #100]	; 6f0 <rpi_clock_hz_set+0x198>
 688:	ebfffffe 	bl	0 <printk>
 68c:	ebfffffe 	bl	0 <clean_reboot>
 690:	e3a0305f 	mov	r3, #95	; 0x5f
 694:	e59f2050 	ldr	r2, [pc, #80]	; 6ec <rpi_clock_hz_set+0x194>
 698:	e59f1044 	ldr	r1, [pc, #68]	; 6e4 <rpi_clock_hz_set+0x18c>
 69c:	e59f0050 	ldr	r0, [pc, #80]	; 6f4 <rpi_clock_hz_set+0x19c>
 6a0:	ebfffffe 	bl	0 <printk>
 6a4:	ebfffffe 	bl	0 <clean_reboot>
 6a8:	e5943004 	ldr	r3, [r4, #4]
 6ac:	e58d3000 	str	r3, [sp]
 6b0:	e3a0306c 	mov	r3, #108	; 0x6c
 6b4:	e59f203c 	ldr	r2, [pc, #60]	; 6f8 <rpi_clock_hz_set+0x1a0>
 6b8:	e59f1024 	ldr	r1, [pc, #36]	; 6e4 <rpi_clock_hz_set+0x18c>
 6bc:	e59f0038 	ldr	r0, [pc, #56]	; 6fc <rpi_clock_hz_set+0x1a4>
 6c0:	ebfffffe 	bl	0 <printk>
 6c4:	ebfffffe 	bl	0 <clean_reboot>
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00038002 	andeq	r8, r3, r2
 6d0:	2000b898 	mulcs	r0, r8, r8
 6d4:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 6d8:	2000b880 	andcs	fp, r0, r0, lsl #17
 6dc:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 6e8:	00000048 	andeq	r0, r0, r8, asr #32
 6ec:	0000000c 	andeq	r0, r0, ip
 6f0:	00000074 	andeq	r0, r0, r4, ror r0
 6f4:	00000098 	muleq	r0, r8, r0
 6f8:	00000018 	andeq	r0, r0, r8, lsl r0
 6fc:	000000e0 	andeq	r0, r0, r0, ror #1

00000700 <rpi_clock_curhz_get>:
 700:	e92d4030 	push	{r4, r5, lr}
 704:	e24dd00c 	sub	sp, sp, #12
 708:	e1a05000 	mov	r5, r0
 70c:	e59f3154 	ldr	r3, [pc, #340]	; 868 <rpi_clock_curhz_get+0x168>
 710:	e5933010 	ldr	r3, [r3, #16]
 714:	e3530000 	cmp	r3, #0
 718:	0a000030 	beq	7e0 <rpi_clock_curhz_get+0xe0>
 71c:	e59f4144 	ldr	r4, [pc, #324]	; 868 <rpi_clock_curhz_get+0x168>
 720:	e3a02020 	mov	r2, #32
 724:	e3a01000 	mov	r1, #0
 728:	e5940010 	ldr	r0, [r4, #16]
 72c:	ebfffffe 	bl	0 <memset>
 730:	e5944010 	ldr	r4, [r4, #16]
 734:	e3a03020 	mov	r3, #32
 738:	e5843000 	str	r3, [r4]
 73c:	e3a03000 	mov	r3, #0
 740:	e5843004 	str	r3, [r4, #4]
 744:	e59f2120 	ldr	r2, [pc, #288]	; 86c <rpi_clock_curhz_get+0x16c>
 748:	e5842008 	str	r2, [r4, #8]
 74c:	e3a02008 	mov	r2, #8
 750:	e584200c 	str	r2, [r4, #12]
 754:	e3a02004 	mov	r2, #4
 758:	e5842010 	str	r2, [r4, #16]
 75c:	e5845014 	str	r5, [r4, #20]
 760:	e5843018 	str	r3, [r4, #24]
 764:	e584301c 	str	r3, [r4, #28]
 768:	e314000f 	tst	r4, #15
 76c:	1a000021 	bne	7f8 <rpi_clock_curhz_get+0xf8>
 770:	ebfffffe 	bl	0 <dev_barrier>
 774:	e59f00f4 	ldr	r0, [pc, #244]	; 870 <rpi_clock_curhz_get+0x170>
 778:	ebfffffe 	bl	0 <GET32>
 77c:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 780:	0afffffb 	beq	774 <rpi_clock_curhz_get+0x74>
 784:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 788:	e59f00e4 	ldr	r0, [pc, #228]	; 874 <rpi_clock_curhz_get+0x174>
 78c:	ebfffffe 	bl	0 <PUT32>
 790:	ebfffffe 	bl	0 <dev_barrier>
 794:	ebfffffe 	bl	0 <dev_barrier>
 798:	e59f00d0 	ldr	r0, [pc, #208]	; 870 <rpi_clock_curhz_get+0x170>
 79c:	ebfffffe 	bl	0 <GET32>
 7a0:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 7a4:	0afffffb 	beq	798 <rpi_clock_curhz_get+0x98>
 7a8:	e59f00c8 	ldr	r0, [pc, #200]	; 878 <rpi_clock_curhz_get+0x178>
 7ac:	ebfffffe 	bl	0 <GET32>
 7b0:	e210000f 	ands	r0, r0, #15
 7b4:	0a000017 	beq	818 <rpi_clock_curhz_get+0x118>
 7b8:	e3500008 	cmp	r0, #8
 7bc:	1a00001b 	bne	830 <rpi_clock_curhz_get+0x130>
 7c0:	e5943004 	ldr	r3, [r4, #4]
 7c4:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 7c8:	1a00001e 	bne	848 <rpi_clock_curhz_get+0x148>
 7cc:	e59f3094 	ldr	r3, [pc, #148]	; 868 <rpi_clock_curhz_get+0x168>
 7d0:	e5933010 	ldr	r3, [r3, #16]
 7d4:	e5930018 	ldr	r0, [r3, #24]
 7d8:	e28dd00c 	add	sp, sp, #12
 7dc:	e8bd8030 	pop	{r4, r5, pc}
 7e0:	e3a01010 	mov	r1, #16
 7e4:	e3a00020 	mov	r0, #32
 7e8:	ebfffffe 	bl	0 <kmalloc_aligned>
 7ec:	e59f3074 	ldr	r3, [pc, #116]	; 868 <rpi_clock_curhz_get+0x168>
 7f0:	e5830010 	str	r0, [r3, #16]
 7f4:	eaffffc8 	b	71c <rpi_clock_curhz_get+0x1c>
 7f8:	e59f307c 	ldr	r3, [pc, #124]	; 87c <rpi_clock_curhz_get+0x17c>
 7fc:	e58d3000 	str	r3, [sp]
 800:	e3a0303e 	mov	r3, #62	; 0x3e
 804:	e59f2074 	ldr	r2, [pc, #116]	; 880 <rpi_clock_curhz_get+0x180>
 808:	e59f1074 	ldr	r1, [pc, #116]	; 884 <rpi_clock_curhz_get+0x184>
 80c:	e59f0074 	ldr	r0, [pc, #116]	; 888 <rpi_clock_curhz_get+0x188>
 810:	ebfffffe 	bl	0 <printk>
 814:	ebfffffe 	bl	0 <clean_reboot>
 818:	e3a0305b 	mov	r3, #91	; 0x5b
 81c:	e59f2068 	ldr	r2, [pc, #104]	; 88c <rpi_clock_curhz_get+0x18c>
 820:	e59f105c 	ldr	r1, [pc, #92]	; 884 <rpi_clock_curhz_get+0x184>
 824:	e59f0064 	ldr	r0, [pc, #100]	; 890 <rpi_clock_curhz_get+0x190>
 828:	ebfffffe 	bl	0 <printk>
 82c:	ebfffffe 	bl	0 <clean_reboot>
 830:	e3a0305f 	mov	r3, #95	; 0x5f
 834:	e59f2050 	ldr	r2, [pc, #80]	; 88c <rpi_clock_curhz_get+0x18c>
 838:	e59f1044 	ldr	r1, [pc, #68]	; 884 <rpi_clock_curhz_get+0x184>
 83c:	e59f0050 	ldr	r0, [pc, #80]	; 894 <rpi_clock_curhz_get+0x194>
 840:	ebfffffe 	bl	0 <printk>
 844:	ebfffffe 	bl	0 <clean_reboot>
 848:	e5943004 	ldr	r3, [r4, #4]
 84c:	e58d3000 	str	r3, [sp]
 850:	e3a0306c 	mov	r3, #108	; 0x6c
 854:	e59f203c 	ldr	r2, [pc, #60]	; 898 <rpi_clock_curhz_get+0x198>
 858:	e59f1024 	ldr	r1, [pc, #36]	; 884 <rpi_clock_curhz_get+0x184>
 85c:	e59f0038 	ldr	r0, [pc, #56]	; 89c <rpi_clock_curhz_get+0x19c>
 860:	ebfffffe 	bl	0 <printk>
 864:	ebfffffe 	bl	0 <clean_reboot>
 868:	00000000 	andeq	r0, r0, r0
 86c:	00030002 	andeq	r0, r3, r2
 870:	2000b898 	mulcs	r0, r8, r8
 874:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 878:	2000b880 	andcs	fp, r0, r0, lsl #17
 87c:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 888:	00000048 	andeq	r0, r0, r8, asr #32
 88c:	0000000c 	andeq	r0, r0, ip
 890:	00000074 	andeq	r0, r0, r4, ror r0
 894:	00000098 	muleq	r0, r8, r0
 898:	00000018 	andeq	r0, r0, r8, lsl r0
 89c:	000000e0 	andeq	r0, r0, r0, ror #1

000008a0 <rpi_get_model>:
 8a0:	e92d4010 	push	{r4, lr}
 8a4:	e24dd008 	sub	sp, sp, #8
 8a8:	e59f314c 	ldr	r3, [pc, #332]	; 9fc <rpi_get_model+0x15c>
 8ac:	e5933014 	ldr	r3, [r3, #20]
 8b0:	e3530000 	cmp	r3, #0
 8b4:	0a00002e 	beq	974 <rpi_get_model+0xd4>
 8b8:	e59f413c 	ldr	r4, [pc, #316]	; 9fc <rpi_get_model+0x15c>
 8bc:	e3a0201c 	mov	r2, #28
 8c0:	e3a01000 	mov	r1, #0
 8c4:	e5940014 	ldr	r0, [r4, #20]
 8c8:	ebfffffe 	bl	0 <memset>
 8cc:	e5944014 	ldr	r4, [r4, #20]
 8d0:	e3a0301c 	mov	r3, #28
 8d4:	e5843000 	str	r3, [r4]
 8d8:	e3a03000 	mov	r3, #0
 8dc:	e5843004 	str	r3, [r4, #4]
 8e0:	e59f2118 	ldr	r2, [pc, #280]	; a00 <rpi_get_model+0x160>
 8e4:	e5842008 	str	r2, [r4, #8]
 8e8:	e3a02004 	mov	r2, #4
 8ec:	e584200c 	str	r2, [r4, #12]
 8f0:	e5843010 	str	r3, [r4, #16]
 8f4:	e5843014 	str	r3, [r4, #20]
 8f8:	e5843018 	str	r3, [r4, #24]
 8fc:	e314000f 	tst	r4, #15
 900:	1a000021 	bne	98c <rpi_get_model+0xec>
 904:	ebfffffe 	bl	0 <dev_barrier>
 908:	e59f00f4 	ldr	r0, [pc, #244]	; a04 <rpi_get_model+0x164>
 90c:	ebfffffe 	bl	0 <GET32>
 910:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 914:	0afffffb 	beq	908 <rpi_get_model+0x68>
 918:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 91c:	e59f00e4 	ldr	r0, [pc, #228]	; a08 <rpi_get_model+0x168>
 920:	ebfffffe 	bl	0 <PUT32>
 924:	ebfffffe 	bl	0 <dev_barrier>
 928:	ebfffffe 	bl	0 <dev_barrier>
 92c:	e59f00d0 	ldr	r0, [pc, #208]	; a04 <rpi_get_model+0x164>
 930:	ebfffffe 	bl	0 <GET32>
 934:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 938:	0afffffb 	beq	92c <rpi_get_model+0x8c>
 93c:	e59f00c8 	ldr	r0, [pc, #200]	; a0c <rpi_get_model+0x16c>
 940:	ebfffffe 	bl	0 <GET32>
 944:	e210000f 	ands	r0, r0, #15
 948:	0a000017 	beq	9ac <rpi_get_model+0x10c>
 94c:	e3500008 	cmp	r0, #8
 950:	1a00001b 	bne	9c4 <rpi_get_model+0x124>
 954:	e5943004 	ldr	r3, [r4, #4]
 958:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 95c:	1a00001e 	bne	9dc <rpi_get_model+0x13c>
 960:	e59f3094 	ldr	r3, [pc, #148]	; 9fc <rpi_get_model+0x15c>
 964:	e5933014 	ldr	r3, [r3, #20]
 968:	e5930014 	ldr	r0, [r3, #20]
 96c:	e28dd008 	add	sp, sp, #8
 970:	e8bd8010 	pop	{r4, pc}
 974:	e3a01010 	mov	r1, #16
 978:	e3a0001c 	mov	r0, #28
 97c:	ebfffffe 	bl	0 <kmalloc_aligned>
 980:	e59f3074 	ldr	r3, [pc, #116]	; 9fc <rpi_get_model+0x15c>
 984:	e5830014 	str	r0, [r3, #20]
 988:	eaffffca 	b	8b8 <rpi_get_model+0x18>
 98c:	e59f307c 	ldr	r3, [pc, #124]	; a10 <rpi_get_model+0x170>
 990:	e58d3000 	str	r3, [sp]
 994:	e3a0303e 	mov	r3, #62	; 0x3e
 998:	e59f2074 	ldr	r2, [pc, #116]	; a14 <rpi_get_model+0x174>
 99c:	e59f1074 	ldr	r1, [pc, #116]	; a18 <rpi_get_model+0x178>
 9a0:	e59f0074 	ldr	r0, [pc, #116]	; a1c <rpi_get_model+0x17c>
 9a4:	ebfffffe 	bl	0 <printk>
 9a8:	ebfffffe 	bl	0 <clean_reboot>
 9ac:	e3a0305b 	mov	r3, #91	; 0x5b
 9b0:	e59f2068 	ldr	r2, [pc, #104]	; a20 <rpi_get_model+0x180>
 9b4:	e59f105c 	ldr	r1, [pc, #92]	; a18 <rpi_get_model+0x178>
 9b8:	e59f0064 	ldr	r0, [pc, #100]	; a24 <rpi_get_model+0x184>
 9bc:	ebfffffe 	bl	0 <printk>
 9c0:	ebfffffe 	bl	0 <clean_reboot>
 9c4:	e3a0305f 	mov	r3, #95	; 0x5f
 9c8:	e59f2050 	ldr	r2, [pc, #80]	; a20 <rpi_get_model+0x180>
 9cc:	e59f1044 	ldr	r1, [pc, #68]	; a18 <rpi_get_model+0x178>
 9d0:	e59f0050 	ldr	r0, [pc, #80]	; a28 <rpi_get_model+0x188>
 9d4:	ebfffffe 	bl	0 <printk>
 9d8:	ebfffffe 	bl	0 <clean_reboot>
 9dc:	e5943004 	ldr	r3, [r4, #4]
 9e0:	e58d3000 	str	r3, [sp]
 9e4:	e3a0306c 	mov	r3, #108	; 0x6c
 9e8:	e59f203c 	ldr	r2, [pc, #60]	; a2c <rpi_get_model+0x18c>
 9ec:	e59f1024 	ldr	r1, [pc, #36]	; a18 <rpi_get_model+0x178>
 9f0:	e59f0038 	ldr	r0, [pc, #56]	; a30 <rpi_get_model+0x190>
 9f4:	ebfffffe 	bl	0 <printk>
 9f8:	ebfffffe 	bl	0 <clean_reboot>
 9fc:	00000000 	andeq	r0, r0, r0
 a00:	00010001 	andeq	r0, r1, r1
 a04:	2000b898 	mulcs	r0, r8, r8
 a08:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 a0c:	2000b880 	andcs	fp, r0, r0, lsl #17
 a10:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 a1c:	00000048 	andeq	r0, r0, r8, asr #32
 a20:	0000000c 	andeq	r0, r0, ip
 a24:	00000074 	andeq	r0, r0, r4, ror r0
 a28:	00000098 	muleq	r0, r8, r0
 a2c:	00000018 	andeq	r0, r0, r8, lsl r0
 a30:	000000e0 	andeq	r0, r0, r0, ror #1

00000a34 <rpi_get_revision>:
 a34:	e92d4010 	push	{r4, lr}
 a38:	e24dd008 	sub	sp, sp, #8
 a3c:	e59f314c 	ldr	r3, [pc, #332]	; b90 <rpi_get_revision+0x15c>
 a40:	e5933018 	ldr	r3, [r3, #24]
 a44:	e3530000 	cmp	r3, #0
 a48:	0a00002e 	beq	b08 <rpi_get_revision+0xd4>
 a4c:	e59f413c 	ldr	r4, [pc, #316]	; b90 <rpi_get_revision+0x15c>
 a50:	e3a0201c 	mov	r2, #28
 a54:	e3a01000 	mov	r1, #0
 a58:	e5940018 	ldr	r0, [r4, #24]
 a5c:	ebfffffe 	bl	0 <memset>
 a60:	e5944018 	ldr	r4, [r4, #24]
 a64:	e3a0301c 	mov	r3, #28
 a68:	e5843000 	str	r3, [r4]
 a6c:	e3a03000 	mov	r3, #0
 a70:	e5843004 	str	r3, [r4, #4]
 a74:	e59f2118 	ldr	r2, [pc, #280]	; b94 <rpi_get_revision+0x160>
 a78:	e5842008 	str	r2, [r4, #8]
 a7c:	e3a02004 	mov	r2, #4
 a80:	e584200c 	str	r2, [r4, #12]
 a84:	e5843010 	str	r3, [r4, #16]
 a88:	e5843014 	str	r3, [r4, #20]
 a8c:	e5843018 	str	r3, [r4, #24]
 a90:	e314000f 	tst	r4, #15
 a94:	1a000021 	bne	b20 <rpi_get_revision+0xec>
 a98:	ebfffffe 	bl	0 <dev_barrier>
 a9c:	e59f00f4 	ldr	r0, [pc, #244]	; b98 <rpi_get_revision+0x164>
 aa0:	ebfffffe 	bl	0 <GET32>
 aa4:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 aa8:	0afffffb 	beq	a9c <rpi_get_revision+0x68>
 aac:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 ab0:	e59f00e4 	ldr	r0, [pc, #228]	; b9c <rpi_get_revision+0x168>
 ab4:	ebfffffe 	bl	0 <PUT32>
 ab8:	ebfffffe 	bl	0 <dev_barrier>
 abc:	ebfffffe 	bl	0 <dev_barrier>
 ac0:	e59f00d0 	ldr	r0, [pc, #208]	; b98 <rpi_get_revision+0x164>
 ac4:	ebfffffe 	bl	0 <GET32>
 ac8:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 acc:	0afffffb 	beq	ac0 <rpi_get_revision+0x8c>
 ad0:	e59f00c8 	ldr	r0, [pc, #200]	; ba0 <rpi_get_revision+0x16c>
 ad4:	ebfffffe 	bl	0 <GET32>
 ad8:	e210000f 	ands	r0, r0, #15
 adc:	0a000017 	beq	b40 <rpi_get_revision+0x10c>
 ae0:	e3500008 	cmp	r0, #8
 ae4:	1a00001b 	bne	b58 <rpi_get_revision+0x124>
 ae8:	e5943004 	ldr	r3, [r4, #4]
 aec:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 af0:	1a00001e 	bne	b70 <rpi_get_revision+0x13c>
 af4:	e59f3094 	ldr	r3, [pc, #148]	; b90 <rpi_get_revision+0x15c>
 af8:	e5933018 	ldr	r3, [r3, #24]
 afc:	e5930014 	ldr	r0, [r3, #20]
 b00:	e28dd008 	add	sp, sp, #8
 b04:	e8bd8010 	pop	{r4, pc}
 b08:	e3a01010 	mov	r1, #16
 b0c:	e3a0001c 	mov	r0, #28
 b10:	ebfffffe 	bl	0 <kmalloc_aligned>
 b14:	e59f3074 	ldr	r3, [pc, #116]	; b90 <rpi_get_revision+0x15c>
 b18:	e5830018 	str	r0, [r3, #24]
 b1c:	eaffffca 	b	a4c <rpi_get_revision+0x18>
 b20:	e59f307c 	ldr	r3, [pc, #124]	; ba4 <rpi_get_revision+0x170>
 b24:	e58d3000 	str	r3, [sp]
 b28:	e3a0303e 	mov	r3, #62	; 0x3e
 b2c:	e59f2074 	ldr	r2, [pc, #116]	; ba8 <rpi_get_revision+0x174>
 b30:	e59f1074 	ldr	r1, [pc, #116]	; bac <rpi_get_revision+0x178>
 b34:	e59f0074 	ldr	r0, [pc, #116]	; bb0 <rpi_get_revision+0x17c>
 b38:	ebfffffe 	bl	0 <printk>
 b3c:	ebfffffe 	bl	0 <clean_reboot>
 b40:	e3a0305b 	mov	r3, #91	; 0x5b
 b44:	e59f2068 	ldr	r2, [pc, #104]	; bb4 <rpi_get_revision+0x180>
 b48:	e59f105c 	ldr	r1, [pc, #92]	; bac <rpi_get_revision+0x178>
 b4c:	e59f0064 	ldr	r0, [pc, #100]	; bb8 <rpi_get_revision+0x184>
 b50:	ebfffffe 	bl	0 <printk>
 b54:	ebfffffe 	bl	0 <clean_reboot>
 b58:	e3a0305f 	mov	r3, #95	; 0x5f
 b5c:	e59f2050 	ldr	r2, [pc, #80]	; bb4 <rpi_get_revision+0x180>
 b60:	e59f1044 	ldr	r1, [pc, #68]	; bac <rpi_get_revision+0x178>
 b64:	e59f0050 	ldr	r0, [pc, #80]	; bbc <rpi_get_revision+0x188>
 b68:	ebfffffe 	bl	0 <printk>
 b6c:	ebfffffe 	bl	0 <clean_reboot>
 b70:	e5943004 	ldr	r3, [r4, #4]
 b74:	e58d3000 	str	r3, [sp]
 b78:	e3a0306c 	mov	r3, #108	; 0x6c
 b7c:	e59f203c 	ldr	r2, [pc, #60]	; bc0 <rpi_get_revision+0x18c>
 b80:	e59f1024 	ldr	r1, [pc, #36]	; bac <rpi_get_revision+0x178>
 b84:	e59f0038 	ldr	r0, [pc, #56]	; bc4 <rpi_get_revision+0x190>
 b88:	ebfffffe 	bl	0 <printk>
 b8c:	ebfffffe 	bl	0 <clean_reboot>
 b90:	00000000 	andeq	r0, r0, r0
 b94:	00010002 	andeq	r0, r1, r2
 b98:	2000b898 	mulcs	r0, r8, r8
 b9c:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 ba0:	2000b880 	andcs	fp, r0, r0, lsl #17
 ba4:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 bb0:	00000048 	andeq	r0, r0, r8, asr #32
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	00000074 	andeq	r0, r0, r4, ror r0
 bbc:	00000098 	muleq	r0, r8, r0
 bc0:	00000018 	andeq	r0, r0, r8, lsl r0
 bc4:	000000e0 	andeq	r0, r0, r0, ror #1

Disassembly of section .bss:

00000000 <u.11>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <u.6>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <u.4>:
   8:	00000000 	andeq	r0, r0, r0

0000000c <u.3>:
   c:	00000000 	andeq	r0, r0, r0

00000010 <u.2>:
  10:	00000000 	andeq	r0, r0, r0

00000014 <u.1>:
  14:	00000000 	andeq	r0, r0, r0

00000018 <u.0>:
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <rpi_get_revision+0xfffff518>
   4:	73612f65 	cmnvc	r1, #404	; 0x194
   8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
   c:	616d6172 	smcvs	54802	; 0xd612
  10:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  14:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  18:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  1c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  20:	61732f62 	cmnvs	r3, r2, ror #30
  24:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  28:	2f616d61 	svccs	0x00616d61
  2c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  30:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffff78 <rpi_get_revision+0xfffff544>
  34:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  3c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  40:	6f626d2f 	svcvs	0x00626d2f
  44:	00682e78 	rsbeq	r2, r8, r8, ror lr
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <rpi_get_revision+0x1cc8b0c>
  54:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	00000a73 	andeq	r0, r0, r3, ror sl
  5c:	736e7528 	cmnvc	lr, #40, 10	; 0xa000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	61642964 	cmnvs	r4, r4, ror #18
  68:	31256174 			; <UNDEFINED> instruction: 0x31256174
  6c:	3d3d2036 	ldccc	0, cr2, [sp, #-216]!	; 0xffffff28
  70:	00003020 	andeq	r3, r0, r0, lsr #32
  74:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  78:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  7c:	3a73253a 	bcc	1cc956c <rpi_get_revision+0x1cc8b38>
  80:	633a6425 	teqvs	sl, #620756992	; 0x25000000
  84:	6e6e6168 	powvsez	f6, f6, #0.0
  88:	6e206c65 	cdpvs	12, 2, cr6, cr0, cr5, {3}
  8c:	7320746f 			; <UNDEFINED> instruction: 0x7320746f
  90:	0a0a7465 	beq	29d22c <rpi_get_revision+0x29c7f8>
  94:	00000000 	andeq	r0, r0, r0
  98:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  9c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  a0:	3a73253a 	bcc	1cc9590 <rpi_get_revision+0x1cc8b5c>
  a4:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  a8:	736f706d 	cmnvc	pc, #109	; 0x6d
  ac:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  b0:	293f2865 	ldmdbcs	pc!, {r0, r2, r5, r6, fp, sp}	; <UNPREDICTABLE>
  b4:	616d203a 	cmnvs	sp, sl, lsr r0
  b8:	6f626c69 	svcvs	0x00626c69
  bc:	65722078 	ldrbvs	r2, [r2, #-120]!	; 0xffffff88
  c0:	66206461 	strtvs	r6, [r0], -r1, ror #8
  c4:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
  c8:	66696420 	strbtvs	r6, [r9], -r0, lsr #8
  cc:	65726566 	ldrbvs	r6, [r2, #-1382]!	; 0xfffffa9a
  d0:	6320746e 			; <UNDEFINED> instruction: 0x6320746e
  d4:	6e6e6168 	powvsez	f6, f6, #0.0
  d8:	0a0a6c65 	beq	29b274 <rpi_get_revision+0x29a840>
  dc:	00000000 	andeq	r0, r0, r0
  e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e4:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  e8:	3a73253a 	bcc	1cc95d8 <rpi_get_revision+0x1cc8ba4>
  ec:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  f0:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  f4:	72206469 	eorvc	r6, r0, #1761607680	; 0x69000000
  f8:	6f707365 	svcvs	0x00707365
  fc:	3a65736e 	bcc	195cebc <rpi_get_revision+0x195c488>
 100:	746f6720 	strbtvc	r6, [pc], #-1824	; 108 <.rodata.str1.4+0x108>
 104:	0a782520 	beq	1e0958c <rpi_get_revision+0x1e08b58>
 108:	0000000a 	andeq	r0, r0, sl
 10c:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
 110:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
 114:	632e786f 			; <UNDEFINED> instruction: 0x632e786f
 118:	00000000 	andeq	r0, r0, r0
 11c:	4f525245 	svcmi	0x00525245
 120:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 124:	3a73253a 	bcc	1cc9614 <rpi_get_revision+0x1cc8be0>
 128:	203a6425 	eorscs	r6, sl, r5, lsr #8
 12c:	534c4146 	movtpl	r4, #49478	; 0xc146
 130:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 134:	3a293e73 	bcc	a4fb08 <rpi_get_revision+0xa4f0d4>
 138:	78652220 	stmdavc	r5!, {r5, r9, sp}^
 13c:	74636570 	strbtvc	r6, [r3], #-1392	; 0xfffffa90
 140:	30206465 	eorcc	r6, r0, r5, ror #8
 144:	73616220 	cmnvc	r1, #32, 4
 148:	68202c65 	stmdavs	r0!, {r0, r2, r5, r6, sl, fp, sp}
 14c:	20657661 	rsbcs	r7, r5, r1, ror #12
 150:	6e5c6425 	cdpvs	4, 5, cr6, cr12, cr5, {1}
 154:	00000a22 	andeq	r0, r0, r2, lsr #20
 158:	5d355b75 	fldmdbxpl	r5!, {d5-d62}	;@ Deprecated
 15c:	203d3d20 	eorscs	r3, sp, r0, lsr #26
 160:	Address 0x0000000000000160 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.8>:
   0:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
   4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
   8:	00006574 	andeq	r6, r0, r4, ror r5

0000000c <__FUNCTION__.7>:
   c:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  10:	6165725f 	cmnvs	r5, pc, asr r2
  14:	00000064 	andeq	r0, r0, r4, rrx

00000018 <__FUNCTION__.9>:
  18:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  1c:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
  20:	00000064 	andeq	r0, r0, r4, rrx

00000024 <__FUNCTION__.10>:
  24:	5f697072 	svcpl	0x00697072
  28:	5f746567 	svcpl	0x00746567
  2c:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
  30:	756e6c61 	strbvc	r6, [lr, #-3169]!	; 0xfffff39f
  34:	0000006d 	andeq	r0, r0, sp, rrx

00000038 <__FUNCTION__.5>:
  38:	5f697072 	svcpl	0x00697072
  3c:	5f746567 	svcpl	0x00746567
  40:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  44:	00657a69 	rsbeq	r7, r5, r9, ror #20

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001547 	andeq	r1, r0, r7, asr #10
       4:	04010005 	streq	r0, [r1], #-5
       8:	00000000 	andeq	r0, r0, r0
       c:	0001991b 	andeq	r9, r1, fp, lsl r9
      10:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
      14:	00ae0000 	adceq	r0, lr, r0
      18:	00000000 	andeq	r0, r0, r0
      1c:	0bc80000 	bleq	ff200024 <rpi_get_revision+0xff1ff5f0>
      20:	00000000 	andeq	r0, r0, r0
      24:	041c0000 	ldreq	r0, [ip], #-0
      28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
      2c:	000e1500 	andeq	r1, lr, r0, lsl #10
      30:	d1030000 	mrsle	r0, (UNDEF: 3)
      34:	00003917 	andeq	r3, r0, r7, lsl r9
      38:	07040800 	streq	r0, [r4, -r0, lsl #16]
      3c:	0000012c 	andeq	r0, r0, ip, lsr #2
      40:	00003917 	andeq	r3, r0, r7, lsl r9
      44:	06010800 	streq	r0, [r1], -r0, lsl #16
      48:	0000022b 	andeq	r0, r0, fp, lsr #4
      4c:	88050208 	stmdahi	r5, {r3, r9}
      50:	08000001 	stmdaeq	r0, {r0}
      54:	02220504 	eoreq	r0, r2, #4, 10	; 0x1000000
      58:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
      5c:	00017505 	andeq	r7, r1, r5, lsl #10
      60:	08010800 	stmdaeq	r1, {fp}
      64:	00000061 	andeq	r0, r0, r1, rrx
      68:	9b070208 	blls	1c0890 <rpi_get_revision+0x1bfe5c>
      6c:	15000000 	strne	r0, [r0, #-0]
      70:	00000219 	andeq	r0, r0, r9, lsl r2
      74:	80193404 	andshi	r3, r9, r4, lsl #8
      78:	17000000 	strne	r0, [r0, -r0]
      7c:	0000006f 	andeq	r0, r0, pc, rrx
      80:	89070408 	stmdbhi	r7, {r3, sl}
      84:	15000000 	strne	r0, [r0, #-0]
      88:	00000039 	andeq	r0, r0, r9, lsr r0
      8c:	93193704 	tstls	r9, #4, 14	; 0x100000
      90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      94:	014a0708 	cmpeq	sl, r8, lsl #14
      98:	a6110000 	ldrge	r0, [r1], -r0
      9c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      a0:	01830801 	orreq	r0, r3, r1, lsl #16
      a4:	9f0d0000 	svcls	0x000d0000
      a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
      ac:	00000247 	andeq	r0, r0, r7, asr #4
      b0:	011c1d1d 	tsteq	ip, sp, lsl sp
      b4:	ad050000 	stcge	0, cr0, [r5, #-0]
      b8:	0000c806 	andeq	ip, r0, r6, lsl #16
      bc:	00390900 	eorseq	r0, r9, r0, lsl #18
      c0:	39090000 	stmdbcc	r9, {}	; <UNPREDICTABLE>
      c4:	00000000 	andeq	r0, r0, r0
      c8:	00005612 	andeq	r5, r0, r2, lsl r6
      cc:	390ac200 	stmdbcc	sl, {r9, lr, pc}
      d0:	dd000000 	stcle	0, cr0, [r0, #-0]
      d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      d8:	00000039 	andeq	r0, r0, r9, lsr r0
      dc:	002d1800 	eoreq	r1, sp, r0, lsl #16
      e0:	1e9c0000 	cdpne	0, 9, cr0, cr12, cr0, {0}
      e4:	0000006f 	andeq	r0, r0, pc, rrx
      e8:	12066e05 	andne	r6, r6, #5, 28	; 0x50
      ec:	00000192 	muleq	r0, r2, r1
      f0:	00260628 	eoreq	r0, r6, r8, lsr #12
      f4:	01010000 	mrseq	r0, (UNDEF: 1)
      f8:	9a090000 	bls	240100 <rpi_get_revision+0x23f6cc>
      fc:	1f000000 	svcne	0x00000000
     100:	00f81200 	rscseq	r1, r8, r0, lsl #4
     104:	07f20000 	ldrbeq	r0, [r2, r0]!
     108:	00000120 	andeq	r0, r0, r0, lsr #2
     10c:	00000120 	andeq	r0, r0, r0, lsr #2
     110:	00012009 	andeq	r2, r1, r9
     114:	00260900 	eoreq	r0, r6, r0, lsl #18
     118:	2d090000 	stccs	0, cr0, [r9, #-0]
     11c:	00000000 	andeq	r0, r0, r0
     120:	1d120420 	cfldrsne	mvf0, [r2, #-128]	; 0xffffff80
     124:	7c000000 	stcvc	0, cr0, [r0], {-0}
     128:	00012007 	andeq	r2, r1, r7
     12c:	00013c00 	andeq	r3, r1, r0, lsl #24
     130:	00390900 	eorseq	r0, r9, r0, lsl #18
     134:	39090000 	stmdbcc	r9, {}	; <UNPREDICTABLE>
     138:	00000000 	andeq	r0, r0, r0
     13c:	0001390a 	andeq	r3, r1, sl, lsl #18
     140:	006fb300 	rsbeq	fp, pc, r0, lsl #6
     144:	0a340000 	beq	d0014c <rpi_get_revision+0xcff718>
     148:	01940000 	orrseq	r0, r4, r0
     14c:	9c010000 	stcls	0, cr0, [r1], {-0}
     150:	000003cc 	andeq	r0, r0, ip, asr #7
     154:	b400750b 	strlt	r7, [r0], #-1291	; 0xfffffaf5
     158:	000003cc 	andeq	r0, r0, ip, asr #7
     15c:	00180305 	andseq	r0, r8, r5, lsl #6
     160:	5a050000 	bpl	140168 <rpi_get_revision+0x13f734>
     164:	90000014 	andls	r0, r0, r4, lsl r0
     168:	0100000a 	tsteq	r0, sl
     16c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     170:	039fc201 	orrseq	ip, pc, #268435456	; 0x10000000
     174:	73040000 	movwvc	r0, #16384	; 0x4000
     178:	10000014 	andne	r0, r0, r4, lsl r0
     17c:	0c000000 	stceq	0, cr0, [r0], {-0}
     180:	04000000 	streq	r0, [r0], #-0
     184:	00001468 	andeq	r1, r0, r8, ror #8
     188:	00000023 	andeq	r0, r0, r3, lsr #32
     18c:	0000001f 	andeq	r0, r0, pc, lsl r0
     190:	0000d006 	andeq	sp, r0, r6
     194:	147e0700 	ldrbtne	r0, [lr], #-1792	; 0xfffff900
     198:	00380000 	eorseq	r0, r8, r0
     19c:	00340000 	eorseq	r0, r4, r0
     1a0:	e9050000 	stmdb	r5, {}	; <UNPREDICTABLE>
     1a4:	90000014 	andls	r0, r0, r4, lsl r0
     1a8:	0300000a 	movweq	r0, #10
     1ac:	000000db 	ldrdeq	r0, [r0], -fp
     1b0:	02896702 	addeq	r6, r9, #524288	; 0x80000
     1b4:	01040000 	mrseq	r0, (UNDEF: 4)
     1b8:	4b000015 	blmi	214 <.debug_info+0x214>
     1bc:	47000000 	strmi	r0, [r0, -r0]
     1c0:	04000000 	streq	r0, [r0], #-0
     1c4:	000014f6 	strdeq	r1, [r0], -r6
     1c8:	0000005e 	andeq	r0, r0, lr, asr r0
     1cc:	0000005a 	andeq	r0, r0, sl, asr r0
     1d0:	0000db06 	andeq	sp, r0, r6, lsl #22
     1d4:	15310c00 	ldrne	r0, [r1, #-3072]!	; 0xfffff400
     1d8:	0aac0000 	beq	feb001e0 <rpi_get_revision+0xfeaff7ac>
     1dc:	ac010000 	stcge	0, cr0, [r1], {-0}
     1e0:	0000000a 	andeq	r0, r0, sl
     1e4:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
     1e8:	04000001 	streq	r0, [r0], #-1
     1ec:	0000153e 	andeq	r1, r0, lr, lsr r5
     1f0:	00000071 	andeq	r0, r0, r1, ror r0
     1f4:	0000006f 	andeq	r0, r0, pc, rrx
     1f8:	0a9c0300 	beq	fe700e00 <rpi_get_revision+0xfe7003cc>
     1fc:	00dd0000 	sbcseq	r0, sp, r0
     200:	a4020000 	strge	r0, [r2], #-0
     204:	c800000a 	stmdagt	r0, {r1, r3}
     208:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     20c:	01000002 	tsteq	r0, r2
     210:	0c055001 	stceq	0, cr5, [r5], {1}
     214:	2000b898 	mulcs	r0, r8, r8
     218:	0ab80200 	beq	fee00a20 <rpi_get_revision+0xfedfffec>
     21c:	00b10000 	adcseq	r0, r1, r0
     220:	023c0000 	eorseq	r0, ip, #0
     224:	01010000 	mrseq	r0, (UNDEF: 1)
     228:	a00c0550 	andge	r0, ip, r0, asr r5
     22c:	012000b8 	strheq	r0, [r0, -r8]!
     230:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     234:	00080c00 	andeq	r0, r8, r0, lsl #24
     238:	00214000 	eoreq	r4, r1, r0
     23c:	000abc03 	andeq	fp, sl, r3, lsl #24
     240:	0000dd00 	andeq	sp, r0, r0, lsl #26
     244:	0b3c0200 	bleq	f00a4c <rpi_get_revision+0xf00018>
     248:	00eb0000 	rsceq	r0, fp, r0
     24c:	027e0000 	rsbseq	r0, lr, #0
     250:	01010000 	mrseq	r0, (UNDEF: 1)
     254:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     258:	01000000 	mrseq	r0, (UNDEF: 0)
     25c:	03055101 	movweq	r5, #20737	; 0x5101
     260:	00000000 	andeq	r0, r0, r0
     264:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     268:	00000003 	andeq	r0, r0, r3
     26c:	53010100 	movwpl	r0, #4352	; 0x1100
     270:	013e0802 	teqeq	lr, r2, lsl #16
     274:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     278:	00005c03 	andeq	r5, r0, r3, lsl #24
     27c:	40030000 	andmi	r0, r3, r0
     280:	e300000b 	movw	r0, #11
     284:	00000000 	andeq	r0, r0, r0
     288:	14b70500 	ldrtne	r0, [r7], #1280	; 0x500
     28c:	0abc0000 	beq	fef00294 <rpi_get_revision+0xfeeff860>
     290:	e6020000 	str	r0, [r2], -r0
     294:	02000000 	andeq	r0, r0, #0
     298:	00036568 	andeq	r6, r3, r8, ror #10
     29c:	14c50400 	strbne	r0, [r5], #1024	; 0x400
     2a0:	007d0000 	rsbseq	r0, sp, r0
     2a4:	00790000 	rsbseq	r0, r9, r0
     2a8:	e6060000 	str	r0, [r6], -r0
     2ac:	07000000 	streq	r0, [r0, -r0]
     2b0:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     2b4:	00000090 	muleq	r0, r0, r0
     2b8:	0000008e 	andeq	r0, r0, lr, lsl #1
     2bc:	000ac003 	andeq	ip, sl, r3
     2c0:	0000dd00 	andeq	sp, r0, r0, lsl #26
     2c4:	0ac80200 	beq	ff200acc <rpi_get_revision+0xff200098>
     2c8:	00c80000 	sbceq	r0, r8, r0
     2cc:	02dc0000 	sbcseq	r0, ip, #0
     2d0:	01010000 	mrseq	r0, (UNDEF: 1)
     2d4:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     2d8:	002000b8 	strhteq	r0, [r0], -r8
     2dc:	000ad802 	andeq	sp, sl, r2, lsl #16
     2e0:	0000c800 	andeq	ip, r0, r0, lsl #16
     2e4:	0002f300 	andeq	pc, r2, r0, lsl #6
     2e8:	50010100 	andpl	r0, r1, r0, lsl #2
     2ec:	b8800c05 	stmlt	r0, {r0, r2, sl, fp}
     2f0:	02002000 	andeq	r2, r0, #0
     2f4:	00000b54 	andeq	r0, r0, r4, asr fp
     2f8:	000000eb 	andeq	r0, r0, fp, ror #1
     2fc:	00000322 	andeq	r0, r0, r2, lsr #6
     300:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     304:	00007403 	andeq	r7, r0, r3, lsl #8
     308:	51010100 	mrspl	r0, (UNDEF: 17)
     30c:	00000305 	andeq	r0, r0, r5, lsl #6
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     318:	01000000 	mrseq	r0, (UNDEF: 0)
     31c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     320:	5803005b 	stmdapl	r3, {r0, r1, r3, r4, r6}
     324:	e300000b 	movw	r0, #11
     328:	02000000 	andeq	r0, r0, #0
     32c:	00000b6c 	andeq	r0, r0, ip, ror #22
     330:	000000eb 	andeq	r0, r0, fp, ror #1
     334:	0000035a 	andeq	r0, r0, sl, asr r3
     338:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     33c:	00009803 	andeq	r9, r0, r3, lsl #16
     340:	51010100 	mrspl	r0, (UNDEF: 17)
     344:	00000305 	andeq	r0, r0, r5, lsl #6
     348:	01010000 	mrseq	r0, (UNDEF: 1)
     34c:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     350:	01000000 	mrseq	r0, (UNDEF: 0)
     354:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     358:	7003005f 	andvc	r0, r3, pc, asr r0
     35c:	e300000b 	movw	r0, #11
     360:	00000000 	andeq	r0, r0, r0
     364:	0b8c0200 	bleq	fe300b6c <rpi_get_revision+0xfe300138>
     368:	00eb0000 	rsceq	r0, fp, r0
     36c:	03940000 	orrseq	r0, r4, #0
     370:	01010000 	mrseq	r0, (UNDEF: 1)
     374:	e0030550 	and	r0, r3, r0, asr r5
     378:	01000000 	mrseq	r0, (UNDEF: 0)
     37c:	03055101 	movweq	r5, #20737	; 0x5101
     380:	00000000 	andeq	r0, r0, r0
     384:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     388:	00001803 	andeq	r1, r0, r3, lsl #16
     38c:	53010100 	movwpl	r0, #4352	; 0x1100
     390:	006c0802 	rsbeq	r0, ip, r2, lsl #16
     394:	000b9003 	andeq	r9, fp, r3
     398:	0000e300 	andeq	lr, r0, r0, lsl #6
     39c:	02000000 	andeq	r0, r0, #0
     3a0:	00000a60 	andeq	r0, r0, r0, ror #20
     3a4:	00000101 	andeq	r0, r0, r1, lsl #2
     3a8:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
     3ac:	01510101 	cmpeq	r1, r1, lsl #2
     3b0:	52010130 	andpl	r0, r1, #48, 2
     3b4:	0e004c01 	cdpeq	12, 0, cr4, cr0, cr1, {0}
     3b8:	00000b14 	andeq	r0, r0, r4, lsl fp
     3bc:	00000122 	andeq	r0, r0, r2, lsr #2
     3c0:	01500101 	cmpeq	r0, r1, lsl #2
     3c4:	5101014c 	tstpl	r1, ip, asr #2
     3c8:	00004001 	andeq	r4, r0, r1
     3cc:	00004011 	andeq	r4, r0, r1, lsl r0
     3d0:	00000a00 	andeq	r0, r0, r0, lsl #20
     3d4:	6fa00000 	svcvs	0x00a00000
     3d8:	a0000000 	andge	r0, r0, r0
     3dc:	94000008 	strls	r0, [r0], #-8
     3e0:	01000001 	tsteq	r0, r1
     3e4:	0006619c 	muleq	r6, ip, r1
     3e8:	00750b00 	rsbseq	r0, r5, r0, lsl #22
     3ec:	0003cca1 	andeq	ip, r3, r1, lsr #25
     3f0:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
     3f4:	05000000 	streq	r0, [r0, #-0]
     3f8:	0000145a 	andeq	r1, r0, sl, asr r4
     3fc:	000008fc 	strdeq	r0, [r0], -ip
     400:	0000af01 	andeq	sl, r0, r1, lsl #30
     404:	34af0100 	strtcc	r0, [pc], #256	; 40c <.debug_info+0x40c>
     408:	04000006 	streq	r0, [r0], #-6
     40c:	00001473 	andeq	r1, r0, r3, ror r4
     410:	0000009c 	muleq	r0, ip, r0
     414:	00000098 	muleq	r0, r8, r0
     418:	00146804 	andseq	r6, r4, r4, lsl #16
     41c:	0000af00 	andeq	sl, r0, r0, lsl #30
     420:	0000ab00 	andeq	sl, r0, r0, lsl #22
     424:	00af0600 	adceq	r0, pc, r0, lsl #12
     428:	7e070000 	cdpvc	0, 0, cr0, cr7, cr0, {0}
     42c:	c4000014 	strgt	r0, [r0], #-20	; 0xffffffec
     430:	c0000000 	andgt	r0, r0, r0
     434:	05000000 	streq	r0, [r0, #-0]
     438:	000014e9 	andeq	r1, r0, r9, ror #9
     43c:	000008fc 	strdeq	r0, [r0], -ip
     440:	0000ba03 	andeq	fp, r0, r3, lsl #20
     444:	1e670200 	cdpne	2, 6, cr0, cr7, cr0, {0}
     448:	04000005 	streq	r0, [r0], #-5
     44c:	00001501 	andeq	r1, r0, r1, lsl #10
     450:	000000d7 	ldrdeq	r0, [r0], -r7
     454:	000000d3 	ldrdeq	r0, [r0], -r3
     458:	0014f604 	andseq	pc, r4, r4, lsl #12
     45c:	0000ea00 	andeq	lr, r0, r0, lsl #20
     460:	0000e600 	andeq	lr, r0, r0, lsl #12
     464:	00ba0600 	adcseq	r0, sl, r0, lsl #12
     468:	310c0000 	mrscc	r0, (UNDEF: 12)
     46c:	18000015 	stmdane	r0, {r0, r2, r4}
     470:	01000009 	tsteq	r0, r9
     474:	00000918 	andeq	r0, r0, r8, lsl r9
     478:	00000000 	andeq	r0, r0, r0
     47c:	0000048e 	andeq	r0, r0, lr, lsl #9
     480:	00153e04 	andseq	r3, r5, r4, lsl #28
     484:	0000fd00 	andeq	pc, r0, r0, lsl #26
     488:	0000fb00 	andeq	pc, r0, r0, lsl #22
     48c:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
     490:	dd000009 	stcle	0, cr0, [r0, #-36]	; 0xffffffdc
     494:	02000000 	andeq	r0, r0, #0
     498:	00000910 	andeq	r0, r0, r0, lsl r9
     49c:	000000c8 	andeq	r0, r0, r8, asr #1
     4a0:	000004ae 	andeq	r0, r0, lr, lsr #9
     4a4:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     4a8:	00b8980c 	adcseq	r9, r8, ip, lsl #16
     4ac:	24020020 	strcs	r0, [r2], #-32	; 0xffffffe0
     4b0:	b1000009 	tstlt	r0, r9
     4b4:	d1000000 	mrsle	r0, (UNDEF: 0)
     4b8:	01000004 	tsteq	r0, r4
     4bc:	0c055001 	stceq	0, cr5, [r5], {1}
     4c0:	2000b8a0 	andcs	fp, r0, r0, lsr #17
     4c4:	08510101 	ldmdaeq	r1, {r0, r8}^
     4c8:	080c0074 	stmdaeq	ip, {r2, r4, r5, r6}
     4cc:	21400000 	mrscs	r0, (UNDEF: 64)
     4d0:	09280300 	stmdbeq	r8!, {r8, r9}
     4d4:	00dd0000 	sbcseq	r0, sp, r0
     4d8:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
     4dc:	eb000009 	bl	508 <.debug_info+0x508>
     4e0:	13000000 	movwne	r0, #0
     4e4:	01000005 	tsteq	r0, r5
     4e8:	03055001 	movweq	r5, #20481	; 0x5001
     4ec:	00000048 	andeq	r0, r0, r8, asr #32
     4f0:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
     4f4:	00000003 	andeq	r0, r0, r3
     4f8:	52010100 	andpl	r0, r1, #0, 2
     4fc:	00000305 	andeq	r0, r0, r5, lsl #6
     500:	01010000 	mrseq	r0, (UNDEF: 1)
     504:	3e080253 	mcrcc	2, 0, r0, cr8, cr3, {2}
     508:	007d0201 	rsbseq	r0, sp, r1, lsl #4
     50c:	005c0305 	subseq	r0, ip, r5, lsl #6
     510:	03000000 	movweq	r0, #0
     514:	000009ac 	andeq	r0, r0, ip, lsr #19
     518:	000000e3 	andeq	r0, r0, r3, ror #1
     51c:	b7050000 	strlt	r0, [r5, -r0]
     520:	28000014 	stmdacs	r0, {r2, r4}
     524:	02000009 	andeq	r0, r0, #9
     528:	000000c5 	andeq	r0, r0, r5, asr #1
     52c:	05fa6802 	ldrbeq	r6, [sl, #2050]!	; 0x802
     530:	c5040000 	strgt	r0, [r4, #-0]
     534:	09000014 	stmdbeq	r0, {r2, r4}
     538:	05000001 	streq	r0, [r0, #-1]
     53c:	06000001 	streq	r0, [r0], -r1
     540:	000000c5 	andeq	r0, r0, r5, asr #1
     544:	0014df07 	andseq	sp, r4, r7, lsl #30
     548:	00011c00 	andeq	r1, r1, r0, lsl #24
     54c:	00011a00 	andeq	r1, r1, r0, lsl #20
     550:	092c0300 	stmdbeq	ip!, {r8, r9}
     554:	00dd0000 	sbcseq	r0, sp, r0
     558:	34020000 	strcc	r0, [r2], #-0
     55c:	c8000009 	stmdagt	r0, {r0, r3}
     560:	71000000 	mrsvc	r0, (UNDEF: 0)
     564:	01000005 	tsteq	r0, r5
     568:	0c055001 	stceq	0, cr5, [r5], {1}
     56c:	2000b898 	mulcs	r0, r8, r8
     570:	09440200 	stmdbeq	r4, {r9}^
     574:	00c80000 	sbceq	r0, r8, r0
     578:	05880000 	streq	r0, [r8]
     57c:	01010000 	mrseq	r0, (UNDEF: 1)
     580:	800c0550 	andhi	r0, ip, r0, asr r5
     584:	002000b8 	strhteq	r0, [r0], -r8
     588:	0009c002 	andeq	ip, r9, r2
     58c:	0000eb00 	andeq	lr, r0, r0, lsl #22
     590:	0005b700 	andeq	fp, r5, r0, lsl #14
     594:	50010100 	andpl	r0, r1, r0, lsl #2
     598:	00740305 	rsbseq	r0, r4, r5, lsl #6
     59c:	01010000 	mrseq	r0, (UNDEF: 1)
     5a0:	00030551 	andeq	r0, r3, r1, asr r5
     5a4:	01000000 	mrseq	r0, (UNDEF: 0)
     5a8:	03055201 	movweq	r5, #20993	; 0x5201
     5ac:	0000000c 	andeq	r0, r0, ip
     5b0:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
     5b4:	03005b08 	movweq	r5, #2824	; 0xb08
     5b8:	000009c4 	andeq	r0, r0, r4, asr #19
     5bc:	000000e3 	andeq	r0, r0, r3, ror #1
     5c0:	0009d802 	andeq	sp, r9, r2, lsl #16
     5c4:	0000eb00 	andeq	lr, r0, r0, lsl #22
     5c8:	0005ef00 	andeq	lr, r5, r0, lsl #30
     5cc:	50010100 	andpl	r0, r1, r0, lsl #2
     5d0:	00980305 	addseq	r0, r8, r5, lsl #6
     5d4:	01010000 	mrseq	r0, (UNDEF: 1)
     5d8:	00030551 	andeq	r0, r3, r1, asr r5
     5dc:	01000000 	mrseq	r0, (UNDEF: 0)
     5e0:	03055201 	movweq	r5, #20993	; 0x5201
     5e4:	0000000c 	andeq	r0, r0, ip
     5e8:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
     5ec:	03005f08 	movweq	r5, #3848	; 0xf08
     5f0:	000009dc 	ldrdeq	r0, [r0], -ip
     5f4:	000000e3 	andeq	r0, r0, r3, ror #1
     5f8:	f8020000 			; <UNDEFINED> instruction: 0xf8020000
     5fc:	eb000009 	bl	628 <.debug_info+0x628>
     600:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
     604:	01000006 	tsteq	r0, r6
     608:	03055001 	movweq	r5, #20481	; 0x5001
     60c:	000000e0 	andeq	r0, r0, r0, ror #1
     610:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
     614:	00000003 	andeq	r0, r0, r3
     618:	52010100 	andpl	r0, r1, #0, 2
     61c:	00180305 	andseq	r0, r8, r5, lsl #6
     620:	01010000 	mrseq	r0, (UNDEF: 1)
     624:	6c080253 	sfmvs	f0, 4, [r8], {83}	; 0x53
     628:	09fc0300 	ldmibeq	ip!, {r8, r9}^
     62c:	00e30000 	rsceq	r0, r3, r0
     630:	00000000 	andeq	r0, r0, r0
     634:	0008cc02 	andeq	ip, r8, r2, lsl #24
     638:	00010100 	andeq	r0, r1, r0, lsl #2
     63c:	00064c00 	andeq	r4, r6, r0, lsl #24
     640:	51010100 	mrspl	r0, (UNDEF: 17)
     644:	01013001 	tsteq	r1, r1
     648:	004c0152 	subeq	r0, ip, r2, asr r1
     64c:	0009800e 	andeq	r8, r9, lr
     650:	00012200 	andeq	r2, r1, r0, lsl #4
     654:	50010100 	andpl	r0, r1, r0, lsl #2
     658:	01014c01 	tsteq	r1, r1, lsl #24
     65c:	00400151 	subeq	r0, r0, r1, asr r1
     660:	02560a00 	subseq	r0, r6, #0, 20
     664:	6f820000 	svcvs	0x00820000
     668:	00000000 	andeq	r0, r0, r0
     66c:	a0000007 	andge	r0, r0, r7
     670:	01000001 	tsteq	r0, r1
     674:	0009069c 	muleq	r9, ip, r6
     678:	01161600 	tsteq	r6, r0, lsl #12
     67c:	27820000 	strcs	r0, [r2, r0]
     680:	0000006f 	andeq	r0, r0, pc, rrx
     684:	0000012c 	andeq	r0, r0, ip, lsr #2
     688:	00000124 	andeq	r0, r0, r4, lsr #2
     68c:	8300750b 	movwhi	r7, #1291	; 0x50b
     690:	000003cc 	andeq	r0, r0, ip, asr #7
     694:	00100305 	andseq	r0, r0, r5, lsl #6
     698:	5a050000 	bpl	1406a0 <rpi_get_revision+0x13fc6c>
     69c:	68000014 	stmdavs	r0, {r2, r4}
     6a0:	01000007 	tsteq	r0, r7
     6a4:	0000008e 	andeq	r0, r0, lr, lsl #1
     6a8:	08d79201 	ldmeq	r7, {r0, r9, ip, pc}^
     6ac:	73040000 	movwvc	r0, #16384	; 0x4000
     6b0:	4d000014 	stcmi	0, cr0, [r0, #-80]	; 0xffffffb0
     6b4:	49000001 	stmdbmi	r0, {r0}
     6b8:	04000001 	streq	r0, [r0], #-1
     6bc:	00001468 	andeq	r1, r0, r8, ror #8
     6c0:	00000160 	andeq	r0, r0, r0, ror #2
     6c4:	0000015c 	andeq	r0, r0, ip, asr r1
     6c8:	00008e06 	andeq	r8, r0, r6, lsl #28
     6cc:	147e0700 	ldrbtne	r0, [lr], #-1792	; 0xfffff900
     6d0:	01750000 	cmneq	r5, r0
     6d4:	01710000 	cmneq	r1, r0
     6d8:	e9050000 	stmdb	r5, {}	; <UNPREDICTABLE>
     6dc:	68000014 	stmdavs	r0, {r2, r4}
     6e0:	03000007 	movweq	r0, #7
     6e4:	00000099 	muleq	r0, r9, r0
     6e8:	07c16702 	strbeq	r6, [r1, r2, lsl #14]
     6ec:	01040000 	mrseq	r0, (UNDEF: 4)
     6f0:	88000015 	stmdahi	r0, {r0, r2, r4}
     6f4:	84000001 	strhi	r0, [r0], #-1
     6f8:	04000001 	streq	r0, [r0], #-1
     6fc:	000014f6 	strdeq	r1, [r0], -r6
     700:	0000019b 	muleq	r0, fp, r1
     704:	00000197 	muleq	r0, r7, r1
     708:	00009906 	andeq	r9, r0, r6, lsl #18
     70c:	15310c00 	ldrne	r0, [r1, #-3072]!	; 0xfffff400
     710:	07840000 	streq	r0, [r4, r0]
     714:	84010000 	strhi	r0, [r1], #-0
     718:	00000007 	andeq	r0, r0, r7
     71c:	31000000 	mrscc	r0, (UNDEF: 0)
     720:	04000007 	streq	r0, [r0], #-7
     724:	0000153e 	andeq	r1, r0, lr, lsr r5
     728:	000001ae 	andeq	r0, r0, lr, lsr #3
     72c:	000001ac 	andeq	r0, r0, ip, lsr #3
     730:	07740300 	ldrbeq	r0, [r4, -r0, lsl #6]!
     734:	00dd0000 	sbcseq	r0, sp, r0
     738:	7c020000 	stcvc	0, cr0, [r2], {-0}
     73c:	c8000007 	stmdagt	r0, {r0, r1, r2}
     740:	51000000 	mrspl	r0, (UNDEF: 0)
     744:	01000007 	tsteq	r0, r7
     748:	0c055001 	stceq	0, cr5, [r5], {1}
     74c:	2000b898 	mulcs	r0, r8, r8
     750:	07900200 	ldreq	r0, [r0, r0, lsl #4]
     754:	00b10000 	adcseq	r0, r1, r0
     758:	07740000 	ldrbeq	r0, [r4, -r0]!
     75c:	01010000 	mrseq	r0, (UNDEF: 1)
     760:	a00c0550 	andge	r0, ip, r0, asr r5
     764:	012000b8 	strheq	r0, [r0, -r8]!
     768:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     76c:	00080c00 	andeq	r0, r8, r0, lsl #24
     770:	00214000 	eoreq	r4, r1, r0
     774:	00079403 	andeq	r9, r7, r3, lsl #8
     778:	0000dd00 	andeq	sp, r0, r0, lsl #26
     77c:	08140200 	ldmdaeq	r4, {r9}
     780:	00eb0000 	rsceq	r0, fp, r0
     784:	07b60000 	ldreq	r0, [r6, r0]!
     788:	01010000 	mrseq	r0, (UNDEF: 1)
     78c:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     790:	01000000 	mrseq	r0, (UNDEF: 0)
     794:	03055101 	movweq	r5, #20737	; 0x5101
     798:	00000000 	andeq	r0, r0, r0
     79c:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     7a0:	00000003 	andeq	r0, r0, r3
     7a4:	53010100 	movwpl	r0, #4352	; 0x1100
     7a8:	013e0802 	teqeq	lr, r2, lsl #16
     7ac:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     7b0:	00005c03 	andeq	r5, r0, r3, lsl #24
     7b4:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     7b8:	e3000008 	movw	r0, #8
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	14b70500 	ldrtne	r0, [r7], #1280	; 0x500
     7c4:	07940000 	ldreq	r0, [r4, r0]
     7c8:	a4020000 	strge	r0, [r2], #-0
     7cc:	02000000 	andeq	r0, r0, #0
     7d0:	00089d68 	andeq	r9, r8, r8, ror #26
     7d4:	14c50400 	strbne	r0, [r5], #1024	; 0x400
     7d8:	01ba0000 			; <UNDEFINED> instruction: 0x01ba0000
     7dc:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
     7e0:	a4060000 	strge	r0, [r6], #-0
     7e4:	07000000 	streq	r0, [r0, -r0]
     7e8:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     7ec:	000001cd 	andeq	r0, r0, sp, asr #3
     7f0:	000001cb 	andeq	r0, r0, fp, asr #3
     7f4:	00079803 	andeq	r9, r7, r3, lsl #16
     7f8:	0000dd00 	andeq	sp, r0, r0, lsl #26
     7fc:	07a00200 	streq	r0, [r0, r0, lsl #4]!
     800:	00c80000 	sbceq	r0, r8, r0
     804:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     808:	01010000 	mrseq	r0, (UNDEF: 1)
     80c:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     810:	002000b8 	strhteq	r0, [r0], -r8
     814:	0007b002 	andeq	fp, r7, r2
     818:	0000c800 	andeq	ip, r0, r0, lsl #16
     81c:	00082b00 	andeq	r2, r8, r0, lsl #22
     820:	50010100 	andpl	r0, r1, r0, lsl #2
     824:	b8800c05 	stmlt	r0, {r0, r2, sl, fp}
     828:	02002000 	andeq	r2, r0, #0
     82c:	0000082c 	andeq	r0, r0, ip, lsr #16
     830:	000000eb 	andeq	r0, r0, fp, ror #1
     834:	0000085a 	andeq	r0, r0, sl, asr r8
     838:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     83c:	00007403 	andeq	r7, r0, r3, lsl #8
     840:	51010100 	mrspl	r0, (UNDEF: 17)
     844:	00000305 	andeq	r0, r0, r5, lsl #6
     848:	01010000 	mrseq	r0, (UNDEF: 1)
     84c:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     850:	01000000 	mrseq	r0, (UNDEF: 0)
     854:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     858:	3003005b 	andcc	r0, r3, fp, asr r0
     85c:	e3000008 	movw	r0, #8
     860:	02000000 	andeq	r0, r0, #0
     864:	00000844 	andeq	r0, r0, r4, asr #16
     868:	000000eb 	andeq	r0, r0, fp, ror #1
     86c:	00000892 	muleq	r0, r2, r8
     870:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     874:	00009803 	andeq	r9, r0, r3, lsl #16
     878:	51010100 	mrspl	r0, (UNDEF: 17)
     87c:	00000305 	andeq	r0, r0, r5, lsl #6
     880:	01010000 	mrseq	r0, (UNDEF: 1)
     884:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     888:	01000000 	mrseq	r0, (UNDEF: 0)
     88c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     890:	4803005f 	stmdami	r3, {r0, r1, r2, r3, r4, r6}
     894:	e3000008 	movw	r0, #8
     898:	00000000 	andeq	r0, r0, r0
     89c:	08640200 	stmdaeq	r4!, {r9}^
     8a0:	00eb0000 	rsceq	r0, fp, r0
     8a4:	08cc0000 	stmiaeq	ip, {}^	; <UNPREDICTABLE>
     8a8:	01010000 	mrseq	r0, (UNDEF: 1)
     8ac:	e0030550 	and	r0, r3, r0, asr r5
     8b0:	01000000 	mrseq	r0, (UNDEF: 0)
     8b4:	03055101 	movweq	r5, #20737	; 0x5101
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     8c0:	00001803 	andeq	r1, r0, r3, lsl #16
     8c4:	53010100 	movwpl	r0, #4352	; 0x1100
     8c8:	006c0802 	rsbeq	r0, ip, r2, lsl #16
     8cc:	00086803 	andeq	r6, r8, r3, lsl #16
     8d0:	0000e300 	andeq	lr, r0, r0, lsl #6
     8d4:	02000000 	andeq	r0, r0, #0
     8d8:	00000730 	andeq	r0, r0, r0, lsr r7
     8dc:	00000101 	andeq	r0, r0, r1, lsl #2
     8e0:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8e4:	01510101 	cmpeq	r1, r1, lsl #2
     8e8:	52010130 	andpl	r0, r1, #48, 2
     8ec:	00200802 	eoreq	r0, r0, r2, lsl #16
     8f0:	0007ec0e 	andeq	lr, r7, lr, lsl #24
     8f4:	00012200 	andeq	r2, r1, r0, lsl #4
     8f8:	50010100 	andpl	r0, r1, r0, lsl #2
     8fc:	01200802 			; <UNDEFINED> instruction: 0x01200802
     900:	40015101 	andmi	r5, r1, r1, lsl #2
     904:	e70a0000 	str	r0, [sl, -r0]
     908:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     90c:	0000006f 	andeq	r0, r0, pc, rrx
     910:	00000558 	andeq	r0, r0, r8, asr r5
     914:	000001a8 	andeq	r0, r0, r8, lsr #3
     918:	0bbe9c01 	bleq	fefa7924 <rpi_get_revision+0xfefa6ef0>
     91c:	16160000 	ldrne	r0, [r6], -r0
     920:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
     924:	00006f24 	andeq	r6, r0, r4, lsr #30
     928:	0001dd00 	andeq	sp, r1, r0, lsl #26
     92c:	0001d500 	andeq	sp, r1, r0, lsl #10
     930:	7a682100 	bvc	1a08d38 <rpi_get_revision+0x1a08304>
     934:	345e0100 	ldrbcc	r0, [lr], #-256	; 0xffffff00
     938:	0000006f 	andeq	r0, r0, pc, rrx
     93c:	00000202 	andeq	r0, r0, r2, lsl #4
     940:	000001fa 	strdeq	r0, [r0], -sl
     944:	6d00750b 	cfstr32vs	mvfx7, [r0, #-44]	; 0xffffffd4
     948:	000003cc 	andeq	r0, r0, ip, asr #7
     94c:	000c0305 	andeq	r0, ip, r5, lsl #6
     950:	5a050000 	bpl	140958 <rpi_get_revision+0x13ff24>
     954:	c8000014 	stmdagt	r0, {r2, r4}
     958:	01000005 	tsteq	r0, r5
     95c:	0000006d 	andeq	r0, r0, sp, rrx
     960:	0b8f7d01 	bleq	fe3dfd6c <rpi_get_revision+0xfe3df338>
     964:	73040000 	movwvc	r0, #16384	; 0x4000
     968:	23000014 	movwcs	r0, #20
     96c:	1f000002 	svcne	0x00000002
     970:	04000002 	streq	r0, [r0], #-2
     974:	00001468 	andeq	r1, r0, r8, ror #8
     978:	00000236 	andeq	r0, r0, r6, lsr r2
     97c:	00000232 	andeq	r0, r0, r2, lsr r2
     980:	00006d06 	andeq	r6, r0, r6, lsl #26
     984:	147e0700 	ldrbtne	r0, [lr], #-1792	; 0xfffff900
     988:	024b0000 	subeq	r0, fp, #0
     98c:	02470000 	subeq	r0, r7, #0
     990:	e9050000 	stmdb	r5, {}	; <UNPREDICTABLE>
     994:	c8000014 	stmdagt	r0, {r2, r4}
     998:	03000005 	movweq	r0, #5
     99c:	00000078 	andeq	r0, r0, r8, ror r0
     9a0:	0a796702 	beq	1e5a5b0 <rpi_get_revision+0x1e59b7c>
     9a4:	01040000 	mrseq	r0, (UNDEF: 4)
     9a8:	5e000015 	mcrpl	0, 0, r0, cr0, cr5, {0}
     9ac:	5a000002 	bpl	9bc <.debug_info+0x9bc>
     9b0:	04000002 	streq	r0, [r0], #-2
     9b4:	000014f6 	strdeq	r1, [r0], -r6
     9b8:	00000271 	andeq	r0, r0, r1, ror r2
     9bc:	0000026d 	andeq	r0, r0, sp, ror #4
     9c0:	00007806 	andeq	r7, r0, r6, lsl #16
     9c4:	15310c00 	ldrne	r0, [r1, #-3072]!	; 0xfffff400
     9c8:	05e40000 	strbeq	r0, [r4, #0]!
     9cc:	e4010000 	str	r0, [r1], #-0
     9d0:	00000005 	andeq	r0, r0, r5
     9d4:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
     9d8:	04000009 	streq	r0, [r0], #-9
     9dc:	0000153e 	andeq	r1, r0, lr, lsr r5
     9e0:	00000284 	andeq	r0, r0, r4, lsl #5
     9e4:	00000282 	andeq	r0, r0, r2, lsl #5
     9e8:	05d40300 	ldrbeq	r0, [r4, #768]	; 0x300
     9ec:	00dd0000 	sbcseq	r0, sp, r0
     9f0:	dc020000 	stcle	0, cr0, [r2], {-0}
     9f4:	c8000005 	stmdagt	r0, {r0, r2}
     9f8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     9fc:	0100000a 	tsteq	r0, sl
     a00:	0c055001 	stceq	0, cr5, [r5], {1}
     a04:	2000b898 	mulcs	r0, r8, r8
     a08:	05f00200 	ldrbeq	r0, [r0, #512]!	; 0x200
     a0c:	00b10000 	adcseq	r0, r1, r0
     a10:	0a2c0000 	beq	b00a18 <rpi_get_revision+0xafffe4>
     a14:	01010000 	mrseq	r0, (UNDEF: 1)
     a18:	a00c0550 	andge	r0, ip, r0, asr r5
     a1c:	012000b8 	strheq	r0, [r0, -r8]!
     a20:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     a24:	00080c00 	andeq	r0, r8, r0, lsl #24
     a28:	00214000 	eoreq	r4, r1, r0
     a2c:	0005f403 	andeq	pc, r5, r3, lsl #8
     a30:	0000dd00 	andeq	sp, r0, r0, lsl #26
     a34:	06740200 	ldrbteq	r0, [r4], -r0, lsl #4
     a38:	00eb0000 	rsceq	r0, fp, r0
     a3c:	0a6e0000 	beq	1b80a44 <rpi_get_revision+0x1b80010>
     a40:	01010000 	mrseq	r0, (UNDEF: 1)
     a44:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     a48:	01000000 	mrseq	r0, (UNDEF: 0)
     a4c:	03055101 	movweq	r5, #20737	; 0x5101
     a50:	00000000 	andeq	r0, r0, r0
     a54:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     a58:	00000003 	andeq	r0, r0, r3
     a5c:	53010100 	movwpl	r0, #4352	; 0x1100
     a60:	013e0802 	teqeq	lr, r2, lsl #16
     a64:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     a68:	00005c03 	andeq	r5, r0, r3, lsl #24
     a6c:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
     a70:	e3000006 	movw	r0, #6
     a74:	00000000 	andeq	r0, r0, r0
     a78:	14b70500 	ldrtne	r0, [r7], #1280	; 0x500
     a7c:	05f40000 	ldrbeq	r0, [r4, #0]!
     a80:	83020000 	movwhi	r0, #8192	; 0x2000
     a84:	02000000 	andeq	r0, r0, #0
     a88:	000b5568 	andeq	r5, fp, r8, ror #10
     a8c:	14c50400 	strbne	r0, [r5], #1024	; 0x400
     a90:	02900000 	addseq	r0, r0, #0
     a94:	028c0000 	addeq	r0, ip, #0
     a98:	83060000 	movwhi	r0, #24576	; 0x6000
     a9c:	07000000 	streq	r0, [r0, -r0]
     aa0:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     aa4:	000002a3 	andeq	r0, r0, r3, lsr #5
     aa8:	000002a1 	andeq	r0, r0, r1, lsr #5
     aac:	0005f803 	andeq	pc, r5, r3, lsl #16
     ab0:	0000dd00 	andeq	sp, r0, r0, lsl #26
     ab4:	06000200 	streq	r0, [r0], -r0, lsl #4
     ab8:	00c80000 	sbceq	r0, r8, r0
     abc:	0acc0000 	beq	ff300ac4 <rpi_get_revision+0xff300090>
     ac0:	01010000 	mrseq	r0, (UNDEF: 1)
     ac4:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     ac8:	002000b8 	strhteq	r0, [r0], -r8
     acc:	00061002 	andeq	r1, r6, r2
     ad0:	0000c800 	andeq	ip, r0, r0, lsl #16
     ad4:	000ae300 	andeq	lr, sl, r0, lsl #6
     ad8:	50010100 	andpl	r0, r1, r0, lsl #2
     adc:	b8800c05 	stmlt	r0, {r0, r2, sl, fp}
     ae0:	02002000 	andeq	r2, r0, #0
     ae4:	0000068c 	andeq	r0, r0, ip, lsl #13
     ae8:	000000eb 	andeq	r0, r0, fp, ror #1
     aec:	00000b12 	andeq	r0, r0, r2, lsl fp
     af0:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     af4:	00007403 	andeq	r7, r0, r3, lsl #8
     af8:	51010100 	mrspl	r0, (UNDEF: 17)
     afc:	00000305 	andeq	r0, r0, r5, lsl #6
     b00:	01010000 	mrseq	r0, (UNDEF: 1)
     b04:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     b08:	01000000 	mrseq	r0, (UNDEF: 0)
     b0c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     b10:	9003005b 	andls	r0, r3, fp, asr r0
     b14:	e3000006 	movw	r0, #6
     b18:	02000000 	andeq	r0, r0, #0
     b1c:	000006a4 	andeq	r0, r0, r4, lsr #13
     b20:	000000eb 	andeq	r0, r0, fp, ror #1
     b24:	00000b4a 	andeq	r0, r0, sl, asr #22
     b28:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     b2c:	00009803 	andeq	r9, r0, r3, lsl #16
     b30:	51010100 	mrspl	r0, (UNDEF: 17)
     b34:	00000305 	andeq	r0, r0, r5, lsl #6
     b38:	01010000 	mrseq	r0, (UNDEF: 1)
     b3c:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     b40:	01000000 	mrseq	r0, (UNDEF: 0)
     b44:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     b48:	a803005f 	stmdage	r3, {r0, r1, r2, r3, r4, r6}
     b4c:	e3000006 	movw	r0, #6
     b50:	00000000 	andeq	r0, r0, r0
     b54:	06c40200 	strbeq	r0, [r4], r0, lsl #4
     b58:	00eb0000 	rsceq	r0, fp, r0
     b5c:	0b840000 	bleq	fe100b64 <rpi_get_revision+0xfe100130>
     b60:	01010000 	mrseq	r0, (UNDEF: 1)
     b64:	e0030550 	and	r0, r3, r0, asr r5
     b68:	01000000 	mrseq	r0, (UNDEF: 0)
     b6c:	03055101 	movweq	r5, #20737	; 0x5101
     b70:	00000000 	andeq	r0, r0, r0
     b74:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
     b78:	00001803 	andeq	r1, r0, r3, lsl #16
     b7c:	53010100 	movwpl	r0, #4352	; 0x1100
     b80:	006c0802 	rsbeq	r0, ip, r2, lsl #16
     b84:	0006c803 	andeq	ip, r6, r3, lsl #16
     b88:	0000e300 	andeq	lr, r0, r0, lsl #6
     b8c:	02000000 	andeq	r0, r0, #0
     b90:	0000058c 	andeq	r0, r0, ip, lsl #11
     b94:	00000101 	andeq	r0, r0, r1, lsl #2
     b98:	00000ba8 	andeq	r0, r0, r8, lsr #23
     b9c:	01510101 	cmpeq	r1, r1, lsl #2
     ba0:	52010130 	andpl	r0, r1, #48, 2
     ba4:	00240802 	eoreq	r0, r4, r2, lsl #16
     ba8:	00064c0e 	andeq	r4, r6, lr, lsl #24
     bac:	00012200 	andeq	r2, r1, r0, lsl #4
     bb0:	50010100 	andpl	r0, r1, r0, lsl #2
     bb4:	01240802 			; <UNDEFINED> instruction: 0x01240802
     bb8:	40015101 	andmi	r5, r1, r1, lsl #2
     bbc:	610a0000 	mrsvs	r0, (UNDEF: 10)
     bc0:	3c000001 	stccc	0, cr0, [r0], {1}
     bc4:	0000006f 	andeq	r0, r0, pc, rrx
     bc8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     bcc:	000001a0 	andeq	r0, r0, r0, lsr #3
     bd0:	0e639c01 	cdpeq	12, 6, cr9, cr3, cr1, {0}
     bd4:	16160000 	ldrne	r0, [r6], -r0
     bd8:	3c000001 	stccc	0, cr0, [r0], {1}
     bdc:	00006f27 	andeq	r6, r0, r7, lsr #30
     be0:	0002b300 	andeq	fp, r2, r0, lsl #6
     be4:	0002ab00 	andeq	sl, r2, r0, lsl #22
     be8:	00750b00 	rsbseq	r0, r5, r0, lsl #22
     bec:	0003cc4a 	andeq	ip, r3, sl, asr #24
     bf0:	08030500 	stmdaeq	r3, {r8, sl}
     bf4:	05000000 	streq	r0, [r0, #-0]
     bf8:	0000145a 	andeq	r1, r0, sl, asr r4
     bfc:	00000420 	andeq	r0, r0, r0, lsr #8
     c00:	00004c01 	andeq	r4, r0, r1, lsl #24
     c04:	345a0100 	ldrbcc	r0, [sl], #-256	; 0xffffff00
     c08:	0400000e 	streq	r0, [r0], #-14
     c0c:	00001473 	andeq	r1, r0, r3, ror r4
     c10:	000002d4 	ldrdeq	r0, [r0], -r4
     c14:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c18:	00146804 	andseq	r6, r4, r4, lsl #16
     c1c:	0002e700 	andeq	lr, r2, r0, lsl #14
     c20:	0002e300 	andeq	lr, r2, r0, lsl #6
     c24:	004c0600 	subeq	r0, ip, r0, lsl #12
     c28:	7e070000 	cdpvc	0, 0, cr0, cr7, cr0, {0}
     c2c:	fc000014 	stc2	0, cr0, [r0], {20}
     c30:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
     c34:	05000002 	streq	r0, [r0, #-2]
     c38:	000014e9 	andeq	r1, r0, r9, ror #9
     c3c:	00000420 	andeq	r0, r0, r0, lsr #8
     c40:	00005703 	andeq	r5, r0, r3, lsl #14
     c44:	1e670200 	cdpne	2, 6, cr0, cr7, cr0, {0}
     c48:	0400000d 	streq	r0, [r0], #-13
     c4c:	00001501 	andeq	r1, r0, r1, lsl #10
     c50:	0000030f 	andeq	r0, r0, pc, lsl #6
     c54:	0000030b 	andeq	r0, r0, fp, lsl #6
     c58:	0014f604 	andseq	pc, r4, r4, lsl #12
     c5c:	00032200 	andeq	r2, r3, r0, lsl #4
     c60:	00031e00 	andeq	r1, r3, r0, lsl #28
     c64:	00570600 	subseq	r0, r7, r0, lsl #12
     c68:	310c0000 	mrscc	r0, (UNDEF: 12)
     c6c:	3c000015 	stccc	0, cr0, [r0], {21}
     c70:	01000004 	tsteq	r0, r4
     c74:	0000043c 	andeq	r0, r0, ip, lsr r4
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	00000c8e 	andeq	r0, r0, lr, lsl #25
     c80:	00153e04 	andseq	r3, r5, r4, lsl #28
     c84:	00033500 	andeq	r3, r3, r0, lsl #10
     c88:	00033300 	andeq	r3, r3, r0, lsl #6
     c8c:	2c030000 	stccs	0, cr0, [r3], {-0}
     c90:	dd000004 	stcle	0, cr0, [r0, #-16]
     c94:	02000000 	andeq	r0, r0, #0
     c98:	00000434 	andeq	r0, r0, r4, lsr r4
     c9c:	000000c8 	andeq	r0, r0, r8, asr #1
     ca0:	00000cae 	andeq	r0, r0, lr, lsr #25
     ca4:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     ca8:	00b8980c 	adcseq	r9, r8, ip, lsl #16
     cac:	48020020 	stmdami	r2, {r5}
     cb0:	b1000004 	tstlt	r0, r4
     cb4:	d1000000 	mrsle	r0, (UNDEF: 0)
     cb8:	0100000c 	tsteq	r0, ip
     cbc:	0c055001 	stceq	0, cr5, [r5], {1}
     cc0:	2000b8a0 	andcs	fp, r0, r0, lsr #17
     cc4:	08510101 	ldmdaeq	r1, {r0, r8}^
     cc8:	080c0074 	stmdaeq	ip, {r2, r4, r5, r6}
     ccc:	21400000 	mrscs	r0, (UNDEF: 64)
     cd0:	044c0300 	strbeq	r0, [ip], #-768	; 0xfffffd00
     cd4:	00dd0000 	sbcseq	r0, sp, r0
     cd8:	cc020000 	stcgt	0, cr0, [r2], {-0}
     cdc:	eb000004 	bl	cf4 <.debug_info+0xcf4>
     ce0:	13000000 	movwne	r0, #0
     ce4:	0100000d 	tsteq	r0, sp
     ce8:	03055001 	movweq	r5, #20481	; 0x5001
     cec:	00000048 	andeq	r0, r0, r8, asr #32
     cf0:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
     cf4:	00000003 	andeq	r0, r0, r3
     cf8:	52010100 	andpl	r0, r1, #0, 2
     cfc:	00000305 	andeq	r0, r0, r5, lsl #6
     d00:	01010000 	mrseq	r0, (UNDEF: 1)
     d04:	3e080253 	mcrcc	2, 0, r0, cr8, cr3, {2}
     d08:	007d0201 	rsbseq	r0, sp, r1, lsl #4
     d0c:	005c0305 	subseq	r0, ip, r5, lsl #6
     d10:	03000000 	movweq	r0, #0
     d14:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d18:	000000e3 	andeq	r0, r0, r3, ror #1
     d1c:	b7050000 	strlt	r0, [r5, -r0]
     d20:	4c000014 	stcmi	0, cr0, [r0], {20}
     d24:	02000004 	andeq	r0, r0, #4
     d28:	00000062 	andeq	r0, r0, r2, rrx
     d2c:	0dfa6802 	ldcleq	8, cr6, [sl, #8]!
     d30:	c5040000 	strgt	r0, [r4, #-0]
     d34:	41000014 	tstmi	r0, r4, lsl r0
     d38:	3d000003 	stccc	0, cr0, [r0, #-12]
     d3c:	06000003 	streq	r0, [r0], -r3
     d40:	00000062 	andeq	r0, r0, r2, rrx
     d44:	0014df07 	andseq	sp, r4, r7, lsl #30
     d48:	00035400 	andeq	r5, r3, r0, lsl #8
     d4c:	00035200 	andeq	r5, r3, r0, lsl #4
     d50:	04500300 	ldrbeq	r0, [r0], #-768	; 0xfffffd00
     d54:	00dd0000 	sbcseq	r0, sp, r0
     d58:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
     d5c:	c8000004 	stmdagt	r0, {r2}
     d60:	71000000 	mrsvc	r0, (UNDEF: 0)
     d64:	0100000d 	tsteq	r0, sp
     d68:	0c055001 	stceq	0, cr5, [r5], {1}
     d6c:	2000b898 	mulcs	r0, r8, r8
     d70:	04680200 	strbteq	r0, [r8], #-512	; 0xfffffe00
     d74:	00c80000 	sbceq	r0, r8, r0
     d78:	0d880000 	stceq	0, cr0, [r8]
     d7c:	01010000 	mrseq	r0, (UNDEF: 1)
     d80:	800c0550 	andhi	r0, ip, r0, asr r5
     d84:	002000b8 	strhteq	r0, [r0], -r8
     d88:	0004e402 	andeq	lr, r4, r2, lsl #8
     d8c:	0000eb00 	andeq	lr, r0, r0, lsl #22
     d90:	000db700 	andeq	fp, sp, r0, lsl #14
     d94:	50010100 	andpl	r0, r1, r0, lsl #2
     d98:	00740305 	rsbseq	r0, r4, r5, lsl #6
     d9c:	01010000 	mrseq	r0, (UNDEF: 1)
     da0:	00030551 	andeq	r0, r3, r1, asr r5
     da4:	01000000 	mrseq	r0, (UNDEF: 0)
     da8:	03055201 	movweq	r5, #20993	; 0x5201
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
     db4:	03005b08 	movweq	r5, #2824	; 0xb08
     db8:	000004e8 	andeq	r0, r0, r8, ror #9
     dbc:	000000e3 	andeq	r0, r0, r3, ror #1
     dc0:	0004fc02 	andeq	pc, r4, r2, lsl #24
     dc4:	0000eb00 	andeq	lr, r0, r0, lsl #22
     dc8:	000def00 	andeq	lr, sp, r0, lsl #30
     dcc:	50010100 	andpl	r0, r1, r0, lsl #2
     dd0:	00980305 	addseq	r0, r8, r5, lsl #6
     dd4:	01010000 	mrseq	r0, (UNDEF: 1)
     dd8:	00030551 	andeq	r0, r3, r1, asr r5
     ddc:	01000000 	mrseq	r0, (UNDEF: 0)
     de0:	03055201 	movweq	r5, #20993	; 0x5201
     de4:	0000000c 	andeq	r0, r0, ip
     de8:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
     dec:	03005f08 	movweq	r5, #3848	; 0xf08
     df0:	00000500 	andeq	r0, r0, r0, lsl #10
     df4:	000000e3 	andeq	r0, r0, r3, ror #1
     df8:	1c020000 	stcne	0, cr0, [r2], {-0}
     dfc:	eb000005 	bl	e18 <.debug_info+0xe18>
     e00:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
     e04:	0100000e 	tsteq	r0, lr
     e08:	03055001 	movweq	r5, #20481	; 0x5001
     e0c:	000000e0 	andeq	r0, r0, r0, ror #1
     e10:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
     e14:	00000003 	andeq	r0, r0, r3
     e18:	52010100 	andpl	r0, r1, #0, 2
     e1c:	00180305 	andseq	r0, r8, r5, lsl #6
     e20:	01010000 	mrseq	r0, (UNDEF: 1)
     e24:	6c080253 	sfmvs	f0, 4, [r8], {83}	; 0x53
     e28:	05200300 	streq	r0, [r0, #-768]!	; 0xfffffd00
     e2c:	00e30000 	rsceq	r0, r3, r0
     e30:	00000000 	andeq	r0, r0, r0
     e34:	0003e802 	andeq	lr, r3, r2, lsl #16
     e38:	00010100 	andeq	r0, r1, r0, lsl #2
     e3c:	000e4d00 	andeq	r4, lr, r0, lsl #26
     e40:	51010100 	mrspl	r0, (UNDEF: 17)
     e44:	01013001 	tsteq	r1, r1
     e48:	20080252 	andcs	r0, r8, r2, asr r2
     e4c:	04a40e00 	strteq	r0, [r4], #3584	; 0xe00
     e50:	01220000 			; <UNDEFINED> instruction: 0x01220000
     e54:	01010000 	mrseq	r0, (UNDEF: 1)
     e58:	20080250 	andcs	r0, r8, r0, asr r2
     e5c:	01510101 	cmpeq	r1, r1, lsl #2
     e60:	0a000040 	beq	f68 <.debug_info+0xf68>
     e64:	00000237 	andeq	r0, r0, r7, lsr r2
     e68:	00006f26 	andeq	r6, r0, r6, lsr #30
     e6c:	0001d000 	andeq	sp, r1, r0
     e70:	0001e800 	andeq	lr, r1, r0, lsl #16
     e74:	539c0100 	orrspl	r0, ip, #0, 2
     e78:	0b000011 	bleq	ec4 <.debug_info+0xec4>
     e7c:	cc270075 	stcgt	0, cr0, [r7], #-468	; 0xfffffe2c
     e80:	05000003 	streq	r0, [r0, #-3]
     e84:	00000403 	andeq	r0, r0, r3, lsl #8
     e88:	01090f00 	tsteq	r9, r0, lsl #30
     e8c:	11630000 	cmnne	r3, r0
     e90:	03050000 	movweq	r0, #20480	; 0x5000
     e94:	00000038 	andeq	r0, r0, r8, lsr r0
     e98:	00145a05 	andseq	r5, r4, r5, lsl #20
     e9c:	00023000 	andeq	r3, r2, r0
     ea0:	002b0100 	eoreq	r0, fp, r0, lsl #2
     ea4:	36010000 	strcc	r0, [r1], -r0
     ea8:	000010d5 	ldrdeq	r1, [r0], -r5
     eac:	00147304 	andseq	r7, r4, r4, lsl #6
     eb0:	00036000 	andeq	r6, r3, r0
     eb4:	00035c00 	andeq	r5, r3, r0, lsl #24
     eb8:	14680400 	strbtne	r0, [r8], #-1024	; 0xfffffc00
     ebc:	03730000 	cmneq	r3, #0
     ec0:	036f0000 	cmneq	pc, #0
     ec4:	2b060000 	blcs	180ecc <rpi_get_revision+0x180498>
     ec8:	07000000 	streq	r0, [r0, -r0]
     ecc:	0000147e 	andeq	r1, r0, lr, ror r4
     ed0:	00000388 	andeq	r0, r0, r8, lsl #7
     ed4:	00000384 	andeq	r0, r0, r4, lsl #7
     ed8:	0014e905 	andseq	lr, r4, r5, lsl #18
     edc:	00023000 	andeq	r3, r2, r0
     ee0:	00360300 	eorseq	r0, r6, r0, lsl #6
     ee4:	67020000 	strvs	r0, [r2, -r0]
     ee8:	00000fbf 			; <UNDEFINED> instruction: 0x00000fbf
     eec:	00150104 	andseq	r0, r5, r4, lsl #2
     ef0:	00039b00 	andeq	r9, r3, r0, lsl #22
     ef4:	00039700 	andeq	r9, r3, r0, lsl #14
     ef8:	14f60400 	ldrbtne	r0, [r6], #1024	; 0x400
     efc:	03ae0000 			; <UNDEFINED> instruction: 0x03ae0000
     f00:	03aa0000 			; <UNDEFINED> instruction: 0x03aa0000
     f04:	36060000 	strcc	r0, [r6], -r0
     f08:	0c000000 	stceq	0, cr0, [r0], {-0}
     f0c:	00001531 	andeq	r1, r0, r1, lsr r5
     f10:	0000024c 	andeq	r0, r0, ip, asr #4
     f14:	00024c01 	andeq	r4, r2, r1, lsl #24
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	000f2f00 	andeq	r2, pc, r0, lsl #30
     f20:	153e0400 	ldrne	r0, [lr, #-1024]!	; 0xfffffc00
     f24:	03c10000 	biceq	r0, r1, #0
     f28:	03bf0000 			; <UNDEFINED> instruction: 0x03bf0000
     f2c:	03000000 	movweq	r0, #0
     f30:	0000023c 	andeq	r0, r0, ip, lsr r2
     f34:	000000dd 	ldrdeq	r0, [r0], -sp
     f38:	00024402 	andeq	r4, r2, r2, lsl #8
     f3c:	0000c800 	andeq	ip, r0, r0, lsl #16
     f40:	000f4f00 	andeq	r4, pc, r0, lsl #30
     f44:	50010100 	andpl	r0, r1, r0, lsl #2
     f48:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     f4c:	02002000 	andeq	r2, r0, #0
     f50:	00000258 	andeq	r0, r0, r8, asr r2
     f54:	000000b1 	strheq	r0, [r0], -r1
     f58:	00000f72 	andeq	r0, r0, r2, ror pc
     f5c:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     f60:	00b8a00c 	adcseq	sl, r8, ip
     f64:	51010120 	tstpl	r1, r0, lsr #2
     f68:	0c007408 	cfstrseq	mvf7, [r0], {8}
     f6c:	40000008 	andmi	r0, r0, r8
     f70:	5c030021 	stcpl	0, cr0, [r3], {33}	; 0x21
     f74:	dd000002 	stcle	0, cr0, [r0, #-8]
     f78:	02000000 	andeq	r0, r0, #0
     f7c:	000002e8 	andeq	r0, r0, r8, ror #5
     f80:	000000eb 	andeq	r0, r0, fp, ror #1
     f84:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     f88:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
     f8c:	00004803 	andeq	r4, r0, r3, lsl #16
     f90:	51010100 	mrspl	r0, (UNDEF: 17)
     f94:	00000305 	andeq	r0, r0, r5, lsl #6
     f98:	01010000 	mrseq	r0, (UNDEF: 1)
     f9c:	00030552 	andeq	r0, r3, r2, asr r5
     fa0:	01000000 	mrseq	r0, (UNDEF: 0)
     fa4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     fa8:	7d02013e 	stfvcs	f0, [r2, #-248]	; 0xffffff08
     fac:	5c030500 	cfstr32pl	mvfx0, [r3], {-0}
     fb0:	00000000 	andeq	r0, r0, r0
     fb4:	0002ec03 	andeq	lr, r2, r3, lsl #24
     fb8:	0000e300 	andeq	lr, r0, r0, lsl #6
     fbc:	05000000 	streq	r0, [r0, #-0]
     fc0:	000014b7 			; <UNDEFINED> instruction: 0x000014b7
     fc4:	0000025c 	andeq	r0, r0, ip, asr r2
     fc8:	00004102 	andeq	r4, r0, r2, lsl #2
     fcc:	9b680200 	blls	1a017d4 <rpi_get_revision+0x1a00da0>
     fd0:	04000010 	streq	r0, [r0], #-16
     fd4:	000014c5 	andeq	r1, r0, r5, asr #9
     fd8:	000003cd 	andeq	r0, r0, sp, asr #7
     fdc:	000003c9 	andeq	r0, r0, r9, asr #7
     fe0:	00004106 	andeq	r4, r0, r6, lsl #2
     fe4:	14df0700 	ldrbne	r0, [pc], #1792	; fec <.debug_info+0xfec>
     fe8:	03e00000 	mvneq	r0, #0
     fec:	03de0000 	bicseq	r0, lr, #0
     ff0:	60030000 	andvs	r0, r3, r0
     ff4:	dd000002 	stcle	0, cr0, [r0, #-8]
     ff8:	02000000 	andeq	r0, r0, #0
     ffc:	00000268 	andeq	r0, r0, r8, ror #4
    1000:	000000c8 	andeq	r0, r0, r8, asr #1
    1004:	00001012 	andeq	r1, r0, r2, lsl r0
    1008:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
    100c:	00b8980c 	adcseq	r9, r8, ip, lsl #16
    1010:	78020020 	stmdavc	r2, {r5}
    1014:	c8000002 	stmdagt	r0, {r1}
    1018:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    101c:	01000010 	tsteq	r0, r0, lsl r0
    1020:	0c055001 	stceq	0, cr5, [r5], {1}
    1024:	2000b880 	andcs	fp, r0, r0, lsl #17
    1028:	03000200 	movweq	r0, #512	; 0x200
    102c:	00eb0000 	rsceq	r0, fp, r0
    1030:	10580000 	subsne	r0, r8, r0
    1034:	01010000 	mrseq	r0, (UNDEF: 1)
    1038:	74030550 	strvc	r0, [r3], #-1360	; 0xfffffab0
    103c:	01000000 	mrseq	r0, (UNDEF: 0)
    1040:	03055101 	movweq	r5, #20737	; 0x5101
    1044:	00000000 	andeq	r0, r0, r0
    1048:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
    104c:	00000c03 	andeq	r0, r0, r3, lsl #24
    1050:	53010100 	movwpl	r0, #4352	; 0x1100
    1054:	005b0802 	subseq	r0, fp, r2, lsl #16
    1058:	00030403 	andeq	r0, r3, r3, lsl #8
    105c:	0000e300 	andeq	lr, r0, r0, lsl #6
    1060:	03180200 	tsteq	r8, #0, 4
    1064:	00eb0000 	rsceq	r0, fp, r0
    1068:	10900000 	addsne	r0, r0, r0
    106c:	01010000 	mrseq	r0, (UNDEF: 1)
    1070:	98030550 	stmdals	r3, {r4, r6, r8, sl}
    1074:	01000000 	mrseq	r0, (UNDEF: 0)
    1078:	03055101 	movweq	r5, #20737	; 0x5101
    107c:	00000000 	andeq	r0, r0, r0
    1080:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
    1084:	00000c03 	andeq	r0, r0, r3, lsl #24
    1088:	53010100 	movwpl	r0, #4352	; 0x1100
    108c:	005f0802 	subseq	r0, pc, r2, lsl #16
    1090:	00031c03 	andeq	r1, r3, r3, lsl #24
    1094:	0000e300 	andeq	lr, r0, r0, lsl #6
    1098:	02000000 	andeq	r0, r0, #0
    109c:	00000338 	andeq	r0, r0, r8, lsr r3
    10a0:	000000eb 	andeq	r0, r0, fp, ror #1
    10a4:	000010ca 	andeq	r1, r0, sl, asr #1
    10a8:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
    10ac:	0000e003 	andeq	lr, r0, r3
    10b0:	51010100 	mrspl	r0, (UNDEF: 17)
    10b4:	00000305 	andeq	r0, r0, r5, lsl #6
    10b8:	01010000 	mrseq	r0, (UNDEF: 1)
    10bc:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
    10c0:	01000000 	mrseq	r0, (UNDEF: 0)
    10c4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
    10c8:	3c03006c 	stccc	0, cr0, [r3], {108}	; 0x6c
    10cc:	e3000003 	movw	r0, #3
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	01fc0200 	mvnseq	r0, r0, lsl #4
    10d8:	01010000 	mrseq	r0, (UNDEF: 1)
    10dc:	10ee0000 	rscne	r0, lr, r0
    10e0:	01010000 	mrseq	r0, (UNDEF: 1)
    10e4:	01300151 	teqeq	r0, r1, asr r1
    10e8:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    10ec:	c0020020 	andgt	r0, r2, r0, lsr #32
    10f0:	22000002 	andcs	r0, r0, #2
    10f4:	07000001 	streq	r0, [r0, -r1]
    10f8:	01000011 	tsteq	r0, r1, lsl r0
    10fc:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1100:	51010120 	tstpl	r1, r0, lsr #2
    1104:	03004001 	movweq	r4, #1
    1108:	00000340 	andeq	r0, r0, r0, asr #6
    110c:	000000ab 	andeq	r0, r0, fp, lsr #1
    1110:	00036c02 	andeq	r6, r3, r2, lsl #24
    1114:	0000eb00 	andeq	lr, r0, r0, lsl #22
    1118:	00114900 	andseq	r4, r1, r0, lsl #18
    111c:	50010100 	andpl	r0, r1, r0, lsl #2
    1120:	011c0305 	tsteq	ip, r5, lsl #6
    1124:	01010000 	mrseq	r0, (UNDEF: 1)
    1128:	0c030551 	cfstr32eq	mvfx0, [r3], {81}	; 0x51
    112c:	01000001 	tsteq	r0, r1
    1130:	03055201 	movweq	r5, #20993	; 0x5201
    1134:	00000038 	andeq	r0, r0, r8, lsr r0
    1138:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
    113c:	02013708 	andeq	r3, r1, #8, 14	; 0x200000
    1140:	0305007d 	movweq	r0, #20605	; 0x507d
    1144:	00000158 	andeq	r0, r0, r8, asr r1
    1148:	03700300 	cmneq	r0, #0, 6
    114c:	00e30000 	rsceq	r0, r3, r0
    1150:	13000000 	movwne	r0, #0
    1154:	000000a6 	andeq	r0, r0, r6, lsr #1
    1158:	00001163 	andeq	r1, r0, r3, ror #2
    115c:	00003914 	andeq	r3, r0, r4, lsl r9
    1160:	0d000f00 	stceq	15, cr0, [r0, #-0]
    1164:	00001153 	andeq	r1, r0, r3, asr r1
    1168:	00026a0a 	andeq	r6, r2, sl, lsl #20
    116c:	00870b00 	addeq	r0, r7, r0, lsl #22
    1170:	00000000 	andeq	r0, r0, r0
    1174:	01d00000 	bicseq	r0, r0, r0
    1178:	9c010000 	stcls	0, cr0, [r1], {-0}
    117c:	00001445 	andeq	r1, r0, r5, asr #8
    1180:	0c00750b 	cfstr32eq	mvfx7, [r0], {11}
    1184:	000003cc 	andeq	r0, r0, ip, asr #7
    1188:	00000305 	andeq	r0, r0, r5, lsl #6
    118c:	090f0000 	stmdbeq	pc, {}	; <UNPREDICTABLE>
    1190:	55000001 	strpl	r0, [r0, #-1]
    1194:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    1198:	00002403 	andeq	r2, r0, r3, lsl #8
    119c:	145a0500 	ldrbne	r0, [sl], #-1280	; 0xfffffb00
    11a0:	00600000 	rsbeq	r0, r0, r0
    11a4:	0c010000 	stceq	0, cr0, [r1], {-0}
    11a8:	01000000 	mrseq	r0, (UNDEF: 0)
    11ac:	0013da1e 	andseq	sp, r3, lr, lsl sl
    11b0:	14730400 	ldrbtne	r0, [r3], #-1024	; 0xfffffc00
    11b4:	03ec0000 	mvneq	r0, #0
    11b8:	03e80000 	mvneq	r0, #0
    11bc:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    11c0:	fe000014 	mcr2	0, 0, r0, cr0, cr4, {0}
    11c4:	fa000003 	blx	11d8 <.debug_info+0x11d8>
    11c8:	06000003 	streq	r0, [r0], -r3
    11cc:	0000000c 	andeq	r0, r0, ip
    11d0:	00147e07 	andseq	r7, r4, r7, lsl #28
    11d4:	00041200 	andeq	r1, r4, r0, lsl #4
    11d8:	00040e00 	andeq	r0, r4, r0, lsl #28
    11dc:	14e90500 	strbtne	r0, [r9], #1280	; 0x500
    11e0:	00600000 	rsbeq	r0, r0, r0
    11e4:	16030000 	strne	r0, [r3], -r0
    11e8:	02000000 	andeq	r0, r0, #0
    11ec:	0012c467 	andseq	ip, r2, r7, ror #8
    11f0:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    11f4:	04250000 	strteq	r0, [r5], #-0
    11f8:	04210000 	strteq	r0, [r1], #-0
    11fc:	f6040000 			; <UNDEFINED> instruction: 0xf6040000
    1200:	37000014 	smladcc	r0, r4, r0, r0
    1204:	33000004 	movwcc	r0, #4
    1208:	06000004 	streq	r0, [r0], -r4
    120c:	00000016 	andeq	r0, r0, r6, lsl r0
    1210:	0015310c 	andseq	r3, r5, ip, lsl #2
    1214:	00007c00 	andeq	r7, r0, r0, lsl #24
    1218:	007c0100 	rsbseq	r0, ip, r0, lsl #2
    121c:	00000000 	andeq	r0, r0, r0
    1220:	12340000 	eorsne	r0, r4, #0
    1224:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    1228:	49000015 	stmdbmi	r0, {r0, r2, r4}
    122c:	47000004 	strmi	r0, [r0, -r4]
    1230:	00000004 	andeq	r0, r0, r4
    1234:	00006c03 	andeq	r6, r0, r3, lsl #24
    1238:	0000dd00 	andeq	sp, r0, r0, lsl #26
    123c:	00740200 	rsbseq	r0, r4, r0, lsl #4
    1240:	00c80000 	sbceq	r0, r8, r0
    1244:	12540000 	subsne	r0, r4, #0
    1248:	01010000 	mrseq	r0, (UNDEF: 1)
    124c:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
    1250:	002000b8 	strhteq	r0, [r0], -r8
    1254:	00008802 	andeq	r8, r0, r2, lsl #16
    1258:	0000b100 	andeq	fp, r0, r0, lsl #2
    125c:	00127700 	andseq	r7, r2, r0, lsl #14
    1260:	50010100 	andpl	r0, r1, r0, lsl #2
    1264:	b8a00c05 	stmialt	r0!, {r0, r2, sl, fp}
    1268:	01012000 	mrseq	r2, (UNDEF: 1)
    126c:	00740851 	rsbseq	r0, r4, r1, asr r8
    1270:	0000080c 	andeq	r0, r0, ip, lsl #16
    1274:	03002140 	movweq	r2, #320	; 0x140
    1278:	0000008c 	andeq	r0, r0, ip, lsl #1
    127c:	000000dd 	ldrdeq	r0, [r0], -sp
    1280:	00011c02 	andeq	r1, r1, r2, lsl #24
    1284:	0000eb00 	andeq	lr, r0, r0, lsl #22
    1288:	0012b900 	andseq	fp, r2, r0, lsl #18
    128c:	50010100 	andpl	r0, r1, r0, lsl #2
    1290:	00480305 	subeq	r0, r8, r5, lsl #6
    1294:	01010000 	mrseq	r0, (UNDEF: 1)
    1298:	00030551 	andeq	r0, r3, r1, asr r5
    129c:	01000000 	mrseq	r0, (UNDEF: 0)
    12a0:	03055201 	movweq	r5, #20993	; 0x5201
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
    12ac:	02013e08 	andeq	r3, r1, #8, 28	; 0x80
    12b0:	0305007d 	movweq	r0, #20605	; 0x507d
    12b4:	0000005c 	andeq	r0, r0, ip, asr r0
    12b8:	01200300 			; <UNDEFINED> instruction: 0x01200300
    12bc:	00e30000 	rsceq	r0, r3, r0
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	0014b705 	andseq	fp, r4, r5, lsl #14
    12c8:	00008c00 	andeq	r8, r0, r0, lsl #24
    12cc:	00200200 	eoreq	r0, r0, r0, lsl #4
    12d0:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
    12d4:	000013a0 	andeq	r1, r0, r0, lsr #7
    12d8:	0014c504 	andseq	ip, r4, r4, lsl #10
    12dc:	00045300 	andeq	r5, r4, r0, lsl #6
    12e0:	00044f00 	andeq	r4, r4, r0, lsl #30
    12e4:	00200600 	eoreq	r0, r0, r0, lsl #12
    12e8:	df070000 	svcle	0x00070000
    12ec:	66000014 			; <UNDEFINED> instruction: 0x66000014
    12f0:	64000004 	strvs	r0, [r0], #-4
    12f4:	03000004 	movweq	r0, #4
    12f8:	00000090 	muleq	r0, r0, r0
    12fc:	000000dd 	ldrdeq	r0, [r0], -sp
    1300:	00009802 	andeq	r9, r0, r2, lsl #16
    1304:	0000c800 	andeq	ip, r0, r0, lsl #16
    1308:	00131700 	andseq	r1, r3, r0, lsl #14
    130c:	50010100 	andpl	r0, r1, r0, lsl #2
    1310:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
    1314:	02002000 	andeq	r2, r0, #0
    1318:	000000a8 	andeq	r0, r0, r8, lsr #1
    131c:	000000c8 	andeq	r0, r0, r8, asr #1
    1320:	0000132e 	andeq	r1, r0, lr, lsr #6
    1324:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
    1328:	00b8800c 	adcseq	r8, r8, ip
    132c:	34020020 	strcc	r0, [r2], #-32	; 0xffffffe0
    1330:	eb000001 	bl	133c <.debug_info+0x133c>
    1334:	5d000000 	stcpl	0, cr0, [r0, #-0]
    1338:	01000013 	tsteq	r0, r3, lsl r0
    133c:	03055001 	movweq	r5, #20481	; 0x5001
    1340:	00000074 	andeq	r0, r0, r4, ror r0
    1344:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
    1348:	00000003 	andeq	r0, r0, r3
    134c:	52010100 	andpl	r0, r1, #0, 2
    1350:	000c0305 	andeq	r0, ip, r5, lsl #6
    1354:	01010000 	mrseq	r0, (UNDEF: 1)
    1358:	5b080253 	blpl	201cac <rpi_get_revision+0x201278>
    135c:	01380300 	teqeq	r8, r0, lsl #6
    1360:	00e30000 	rsceq	r0, r3, r0
    1364:	4c020000 	stcmi	0, cr0, [r2], {-0}
    1368:	eb000001 	bl	1374 <.debug_info+0x1374>
    136c:	95000000 	strls	r0, [r0, #-0]
    1370:	01000013 	tsteq	r0, r3, lsl r0
    1374:	03055001 	movweq	r5, #20481	; 0x5001
    1378:	00000098 	muleq	r0, r8, r0
    137c:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
    1380:	00000003 	andeq	r0, r0, r3
    1384:	52010100 	andpl	r0, r1, #0, 2
    1388:	000c0305 	andeq	r0, ip, r5, lsl #6
    138c:	01010000 	mrseq	r0, (UNDEF: 1)
    1390:	5f080253 	svcpl	0x00080253
    1394:	01500300 	cmpeq	r0, r0, lsl #6
    1398:	00e30000 	rsceq	r0, r3, r0
    139c:	00000000 	andeq	r0, r0, r0
    13a0:	00016c02 	andeq	r6, r1, r2, lsl #24
    13a4:	0000eb00 	andeq	lr, r0, r0, lsl #22
    13a8:	0013cf00 	andseq	ip, r3, r0, lsl #30
    13ac:	50010100 	andpl	r0, r1, r0, lsl #2
    13b0:	00e00305 	rsceq	r0, r0, r5, lsl #6
    13b4:	01010000 	mrseq	r0, (UNDEF: 1)
    13b8:	00030551 	andeq	r0, r3, r1, asr r5
    13bc:	01000000 	mrseq	r0, (UNDEF: 0)
    13c0:	03055201 	movweq	r5, #20993	; 0x5201
    13c4:	00000018 	andeq	r0, r0, r8, lsl r0
    13c8:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
    13cc:	03006c08 	movweq	r6, #3080	; 0xc08
    13d0:	00000170 	andeq	r0, r0, r0, ror r1
    13d4:	000000e3 	andeq	r0, r0, r3, ror #1
    13d8:	2c020000 	stccs	0, cr0, [r2], {-0}
    13dc:	01000000 	mrseq	r0, (UNDEF: 0)
    13e0:	f3000001 	vhadd.u8	d0, d0, d1
    13e4:	01000013 	tsteq	r0, r3, lsl r0
    13e8:	30015101 	andcc	r5, r1, r1, lsl #2
    13ec:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
    13f0:	02002008 	andeq	r2, r0, #8
    13f4:	000000f4 	strdeq	r0, [r0], -r4
    13f8:	00000122 	andeq	r0, r0, r2, lsr #2
    13fc:	0000140c 	andeq	r1, r0, ip, lsl #8
    1400:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
    1404:	01012008 	tsteq	r1, r8
    1408:	00400151 	subeq	r0, r0, r1, asr r1
    140c:	00018c02 	andeq	r8, r1, r2, lsl #24
    1410:	0000eb00 	andeq	lr, r0, r0, lsl #22
    1414:	00143b00 	andseq	r3, r4, r0, lsl #22
    1418:	50010100 	andpl	r0, r1, r0, lsl #2
    141c:	00e00305 	rsceq	r0, r0, r5, lsl #6
    1420:	01010000 	mrseq	r0, (UNDEF: 1)
    1424:	0c030551 	cfstr32eq	mvfx0, [r3], {81}	; 0x51
    1428:	01000001 	tsteq	r0, r1
    142c:	03055201 	movweq	r5, #20993	; 0x5201
    1430:	00000024 	andeq	r0, r0, r4, lsr #32
    1434:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
    1438:	03002108 	movweq	r2, #264	; 0x108
    143c:	00000190 	muleq	r0, r0, r1
    1440:	000000e3 	andeq	r0, r0, r3, ror #1
    1444:	00a61300 	adceq	r1, r6, r0, lsl #6
    1448:	14550000 	ldrbne	r0, [r5], #-0
    144c:	39140000 	ldmdbcc	r4, {}	; <UNPREDICTABLE>
    1450:	11000000 	mrsne	r0, (UNDEF: 0)
    1454:	14450d00 	strbne	r0, [r5], #-3328	; 0xfffff300
    1458:	22190000 	andscs	r0, r9, #0
    145c:	66000001 	strvs	r0, [r0], -r1
    1460:	0000006f 	andeq	r0, r0, pc, rrx
    1464:	00001497 	muleq	r0, r7, r4
    1468:	00001510 	andeq	r1, r0, r0, lsl r5
    146c:	39146600 	ldmdbcc	r4, {r9, sl, sp, lr}
    1470:	10000000 	andne	r0, r0, r0
    1474:	0000005c 	andeq	r0, r0, ip, asr r0
    1478:	14972c66 	ldrne	r2, [r7], #3174	; 0xc66
    147c:	751a0000 	ldrvc	r0, [sl, #-0]
    1480:	9d186a00 	vldrls	s12, [r8, #-0]
    1484:	0f000014 	svceq	0x00000014
    1488:	00000109 	andeq	r0, r0, r9, lsl #2
    148c:	000014b2 			; <UNDEFINED> instruction: 0x000014b2
    1490:	00180305 	andseq	r0, r8, r5, lsl #6
    1494:	11000000 	mrsne	r0, (UNDEF: 0)
    1498:	0000149c 	muleq	r0, ip, r4
    149c:	007b1122 	rsbseq	r1, fp, r2, lsr #2
    14a0:	a6130000 	ldrge	r0, [r3], -r0
    14a4:	b2000000 	andlt	r0, r0, #0
    14a8:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
    14ac:	00000039 	andeq	r0, r0, r9, lsr r0
    14b0:	a20d0009 	andge	r0, sp, #9
    14b4:	19000014 	stmdbne	r0, {r2, r4}
    14b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    14bc:	0000394f 	andeq	r3, r0, pc, asr #18
    14c0:	0014e900 	andseq	lr, r4, r0, lsl #18
    14c4:	00151000 	andseq	r1, r5, r0
    14c8:	144f0000 	strbne	r0, [pc], #-0	; 14d0 <.debug_info+0x14d0>
    14cc:	00000039 	andeq	r0, r0, r9, lsr r0
    14d0:	0001090f 	andeq	r0, r1, pc, lsl #18
    14d4:	0014b200 	andseq	fp, r4, r0, lsl #4
    14d8:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    14dc:	1a000000 	bne	14e4 <.debug_info+0x14e4>
    14e0:	0e590076 	mrceq	0, 2, r0, cr9, cr6, {3}
    14e4:	0000006f 	andeq	r0, r0, pc, rrx
    14e8:	00422300 	subeq	r2, r2, r0, lsl #6
    14ec:	3b020000 	blcc	814f4 <rpi_get_revision+0x80ac0>
    14f0:	151c0301 	ldrne	r0, [ip, #-769]	; 0xfffffcff
    14f4:	15100000 	ldrne	r0, [r0, #-0]
    14f8:	3b000000 	blcc	1500 <.debug_info+0x1500>
    14fc:	00003915 	andeq	r3, r0, r5, lsl r9
    1500:	005c1000 	subseq	r1, ip, r0
    1504:	2d3b0000 	ldccs	0, cr0, [fp, #-0]
    1508:	00001497 	muleq	r0, r7, r4
    150c:	0001090f 	andeq	r0, r1, pc, lsl #18
    1510:	00152c00 	andseq	r2, r5, r0, lsl #24
    1514:	00030500 	andeq	r0, r3, r0, lsl #10
    1518:	00000000 	andeq	r0, r0, r0
    151c:	0000a613 	andeq	sl, r0, r3, lsl r6
    1520:	00152c00 	andseq	r2, r5, r0, lsl #24
    1524:	00391400 	eorseq	r1, r9, r0, lsl #8
    1528:	000a0000 	andeq	r0, sl, r0
    152c:	00151c0d 	andseq	r1, r5, sp, lsl #24
    1530:	004d2400 	subeq	r2, sp, r0, lsl #8
    1534:	34020000 	strcc	r0, [r2], #-0
    1538:	00006f18 	andeq	r6, r0, r8, lsl pc
    153c:	63250300 			; <UNDEFINED> instruction: 0x63250300
    1540:	34020070 	strcc	r0, [r2], #-112	; 0xffffff90
    1544:	00149730 	andseq	r9, r4, r0, lsr r7
    1548:	Address 0x0000000000001548 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	01480200 	mrseq	r0, (UNDEF: 104)
   c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  10:	00001301 	andeq	r1, r0, r1, lsl #6
  14:	7d004803 	stcvc	8, cr4, [r0, #-12]
  18:	00137f01 	andseq	r7, r3, r1, lsl #30
  1c:	00050400 	andeq	r0, r5, r0, lsl #8
  20:	17021331 	smladxne	r2, r1, r3, r1
  24:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  28:	011d0500 	tsteq	sp, r0, lsl #10
  2c:	01521331 	cmpeq	r2, r1, lsr r3
  30:	550b42b8 	strpl	r4, [fp, #-696]	; 0xfffffd48
  34:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
  38:	0521570b 	streq	r5, [r1, #-1803]!	; 0xfffff8f5
  3c:	00001301 	andeq	r1, r0, r1, lsl #6
  40:	55010b06 	strpl	r0, [r1, #-2822]	; 0xfffff4fa
  44:	07000017 	smladeq	r0, r7, r0, r0
  48:	13310034 	teqne	r1, #52	; 0x34
  4c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  50:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
  54:	0b0b0024 	bleq	2c00ec <rpi_get_revision+0x2bf6b8>
  58:	0e030b3e 	vmoveq.16	d3[0], r0
  5c:	05090000 	streq	r0, [r9, #-0]
  60:	00134900 	andseq	r4, r3, r0, lsl #18
  64:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  68:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  6c:	3b01213a 	blcc	4855c <rpi_get_revision+0x47b28>
  70:	0a21390b 	beq	84e4a4 <rpi_get_revision+0x84da70>
  74:	13491927 	movtne	r1, #39207	; 0x9927
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  80:	00001301 	andeq	r1, r0, r1, lsl #6
  84:	0300340b 	movweq	r3, #1035	; 0x40b
  88:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  8c:	21390b3b 	teqcs	r9, fp, lsr fp
  90:	0213491f 	andseq	r4, r3, #507904	; 0x7c000
  94:	0c000018 	stceq	0, cr0, [r0], {24}
  98:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  9c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  a0:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
  a4:	02215806 	eoreq	r5, r1, #393216	; 0x60000
  a8:	00c82159 	sbceq	r2, r8, r9, asr r1
  ac:	01142157 	tsteq	r4, r7, asr r1
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	13490026 	movtne	r0, #36902	; 0x9026
  b8:	480e0000 	stmdami	lr, {}	; <UNPREDICTABLE>
  bc:	7f017d01 	svcvc	0x00017d01
  c0:	0f000013 	svceq	0x00000013
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  cc:	00001802 	andeq	r1, r0, r2, lsl #16
  d0:	03000510 	movweq	r0, #1296	; 0x510
  d4:	02213a0e 	eoreq	r3, r1, #57344	; 0xe000
  d8:	0b390b3b 	bleq	e42dcc <rpi_get_revision+0xe42398>
  dc:	00001349 	andeq	r1, r0, r9, asr #6
  e0:	0b000f11 	bleq	3d2c <rpi_get_revision+0x32f8>
  e4:	13490421 	movtne	r0, #37921	; 0x9421
  e8:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  ec:	03193f01 	tsteq	r9, #1, 30
  f0:	05213a0e 	streq	r3, [r1, #-2574]!	; 0xfffff5f2
  f4:	0b390b3b 	bleq	e42de8 <rpi_get_revision+0xe423b4>
  f8:	13491927 	movtne	r1, #39207	; 0x9927
  fc:	1301193c 	movwne	r1, #6460	; 0x193c
 100:	01130000 	tsteq	r3, r0
 104:	01134901 	tsteq	r3, r1, lsl #18
 108:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 10c:	13490021 	movtne	r0, #36897	; 0x9021
 110:	00000b2f 	andeq	r0, r0, pc, lsr #22
 114:	03001615 	movweq	r1, #1557	; 0x615
 118:	3b0b3a0e 	blcc	2ce958 <rpi_get_revision+0x2cdf24>
 11c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 120:	16000013 			; <UNDEFINED> instruction: 0x16000013
 124:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 128:	3b01213a 	blcc	48618 <rpi_get_revision+0x47be4>
 12c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 130:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 134:	00001742 	andeq	r1, r0, r2, asr #14
 138:	49003517 	stmdbmi	r0, {r0, r1, r2, r4, r8, sl, ip, sp}
 13c:	18000013 	stmdane	r0, {r0, r1, r4}
 140:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 144:	213a0e03 	teqcs	sl, r3, lsl #28
 148:	390b3b05 	stmdbcc	fp, {r0, r2, r8, r9, fp, ip, sp}
 14c:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
 150:	0000193c 	andeq	r1, r0, ip, lsr r9
 154:	03012e19 	movweq	r2, #7705	; 0x1e19
 158:	02213a0e 	eoreq	r3, r1, #57344	; 0xe000
 15c:	21390b3b 	teqcs	r9, fp, lsr fp
 160:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
 164:	03212013 			; <UNDEFINED> instruction: 0x03212013
 168:	00001301 	andeq	r1, r0, r1, lsl #6
 16c:	0300341a 	movweq	r3, #1050	; 0x41a
 170:	02213a08 	eoreq	r3, r1, #8, 20	; 0x8000
 174:	0b390b3b 	bleq	e42e68 <rpi_get_revision+0xe42434>
 178:	00001349 	andeq	r1, r0, r9, asr #6
 17c:	2501111b 	strcs	r1, [r1, #-283]	; 0xfffffee5
 180:	030b130e 	movweq	r1, #45838	; 0xb30e
 184:	110e1b0e 	tstne	lr, lr, lsl #22
 188:	10061201 	andne	r1, r6, r1, lsl #4
 18c:	1c000017 	stcne	0, cr0, [r0], {23}
 190:	0b0b0024 	bleq	2c0228 <rpi_get_revision+0x2bf7f4>
 194:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 198:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 19c:	03193f01 	tsteq	r9, #1, 30
 1a0:	3b0b3a0e 	blcc	2ce9e0 <rpi_get_revision+0x2cdfac>
 1a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1a8:	01193c19 	tsteq	r9, r9, lsl ip
 1ac:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 1b0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1b4:	0b3a0e03 	bleq	e839c8 <rpi_get_revision+0xe82f94>
 1b8:	0b390b3b 	bleq	e42eac <rpi_get_revision+0xe42478>
 1bc:	01871927 	orreq	r1, r7, r7, lsr #18
 1c0:	00193c19 	andseq	r3, r9, r9, lsl ip
 1c4:	00181f00 	andseq	r1, r8, r0, lsl #30
 1c8:	0f200000 	svceq	0x00200000
 1cc:	000b0b00 	andeq	r0, fp, r0, lsl #22
 1d0:	00052100 	andeq	r2, r5, r0, lsl #2
 1d4:	0b3a0803 	bleq	e821e8 <rpi_get_revision+0xe817b4>
 1d8:	0b390b3b 	bleq	e42ecc <rpi_get_revision+0xe42498>
 1dc:	17021349 	strne	r1, [r2, -r9, asr #6]
 1e0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1e4:	00352200 	eorseq	r2, r5, r0, lsl #4
 1e8:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
 1ec:	3a0e0301 	bcc	380df8 <rpi_get_revision+0x3803c4>
 1f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f4:	2019270b 	andscs	r2, r9, fp, lsl #14
 1f8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1fc:	012e2400 			; <UNDEFINED> instruction: 0x012e2400
 200:	0b3a0e03 	bleq	e83a14 <rpi_get_revision+0xe82fe0>
 204:	0b390b3b 	bleq	e42ef8 <rpi_get_revision+0xe424c4>
 208:	13491927 	movtne	r1, #39207	; 0x9927
 20c:	00000b20 	andeq	r0, r0, r0, lsr #22
 210:	03000525 	movweq	r0, #1317	; 0x525
 214:	3b0b3a08 	blcc	2cea3c <rpi_get_revision+0x2ce008>
 218:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 21c:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000046a 	andeq	r0, r0, sl, ror #8
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000201 	andeq	r0, r0, r1, lsl #4
  10:	f4159004 			; <UNDEFINED> instruction: 0xf4159004
  14:	04540115 	ldrbeq	r0, [r4], #-277	; 0xfffffeeb
  18:	17c816a0 	strbne	r1, [r8, r0, lsr #13]
  1c:	01005401 	tsteq	r0, r1, lsl #8
  20:	04000002 	streq	r0, [r0], #-2
  24:	15f41590 	ldrbne	r1, [r4, #1424]!	; 0x590
  28:	049f3802 	ldreq	r3, [pc], #2050	; 30 <.debug_loclists+0x30>
  2c:	17c816a0 	strbne	r1, [r8, r0, lsr #13]
  30:	009f3802 	addseq	r3, pc, r2, lsl #16
  34:	00000004 	andeq	r0, r0, r4
  38:	8815e804 	ldmdahi	r5, {r2, fp, sp, lr, pc}
  3c:	04540116 	ldrbeq	r0, [r4], #-278	; 0xfffffeea
  40:	17c816f0 			; <UNDEFINED> instruction: 0x17c816f0
  44:	03005401 	movweq	r5, #1025	; 0x401
  48:	04000000 	streq	r0, [r0], #-0
  4c:	15bc1590 	ldrne	r1, [ip, #1424]!	; 0x590
  50:	a0045401 	andge	r5, r4, r1, lsl #8
  54:	0116c016 	tsteq	r6, r6, lsl r0
  58:	00030054 	andeq	r0, r3, r4, asr r0
  5c:	90040000 	andls	r0, r4, r0
  60:	0215bc15 	andseq	fp, r5, #5376	; 0x1500
  64:	a0049f38 	andge	r9, r4, r8, lsr pc
  68:	0216c016 	andseq	ip, r6, #22
  6c:	01009f38 	tsteq	r0, r8, lsr pc
  70:	15ac0403 	strne	r0, [ip, #1027]!	; 0x403
  74:	540115ac 	strpl	r1, [r1], #-1452	; 0xfffffa54
  78:	00020200 	andeq	r0, r2, r0, lsl #4
  7c:	15bc0400 	ldrne	r0, [ip, #1024]!	; 0x400
  80:	380215e8 	stmdacc	r2, {r3, r5, r6, r7, r8, sl, ip}
  84:	16c0049f 			; <UNDEFINED> instruction: 0x16c0049f
  88:	380216f0 	stmdacc	r2, {r4, r5, r6, r7, r9, sl, ip}
  8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  90:	dc15d804 	ldcle	8, cr13, [r5], {4}
  94:	00500115 	subseq	r0, r0, r5, lsl r1
  98:	00000201 	andeq	r0, r0, r1, lsl #4
  9c:	e011fc04 	ands	pc, r1, r4, lsl #24
  a0:	04540112 	ldrbeq	r0, [r4], #-274	; 0xfffffeee
  a4:	14b4138c 	ldrtne	r1, [r4], #908	; 0x38c
  a8:	01005401 	tsteq	r0, r1, lsl #8
  ac:	04000002 	streq	r0, [r0], #-2
  b0:	12e011fc 	rscne	r1, r0, #252, 2	; 0x3f
  b4:	049f3802 	ldreq	r3, [pc], #2050	; bc <.debug_loclists+0xbc>
  b8:	14b4138c 	ldrtne	r1, [r4], #908	; 0x38c
  bc:	009f3802 	addseq	r3, pc, r2, lsl #16
  c0:	00000004 	andeq	r0, r0, r4
  c4:	f412d404 			; <UNDEFINED> instruction: 0xf412d404
  c8:	04540112 	ldrbeq	r0, [r4], #-274	; 0xfffffeee
  cc:	14b413dc 	ldrtne	r1, [r4], #988	; 0x3dc
  d0:	03005401 	movweq	r5, #1025	; 0x401
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	12a811fc 	adcne	r1, r8, #252, 2	; 0x3f
  dc:	8c045401 	cfstrshi	mvf5, [r4], {1}
  e0:	0113ac13 	tsteq	r3, r3, lsl ip
  e4:	00030054 	andeq	r0, r3, r4, asr r0
  e8:	fc040000 	stc2	0, cr0, [r4], {-0}
  ec:	0212a811 	andseq	sl, r2, #1114112	; 0x110000
  f0:	8c049f38 	stchi	15, cr9, [r4], {56}	; 0x38
  f4:	0213ac13 	andseq	sl, r3, #4864	; 0x1300
  f8:	01009f38 	tsteq	r0, r8, lsr pc
  fc:	12980403 	addsne	r0, r8, #50331648	; 0x3000000
 100:	54011298 	strpl	r1, [r1], #-664	; 0xfffffd68
 104:	00020200 	andeq	r0, r2, r0, lsl #4
 108:	12a80400 	adcne	r0, r8, #0, 8
 10c:	380212d4 	stmdacc	r2, {r2, r4, r6, r7, r9, ip}
 110:	13ac049f 			; <UNDEFINED> instruction: 0x13ac049f
 114:	380213dc 	stmdacc	r2, {r2, r3, r4, r6, r7, r8, r9, ip}
 118:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 11c:	c812c404 	ldmdagt	r2, {r2, sl, lr, pc}
 120:	00500112 	subseq	r0, r0, r2, lsl r1
	...
 12c:	9c0e8004 	stcls	0, cr8, [lr], {4}
 130:	0450010e 	ldrbeq	r0, [r0], #-270	; 0xfffffef2
 134:	0fe00e9c 	svceq	0x00e00e9c
 138:	e0045501 	and	r5, r4, r1, lsl #10
 13c:	010fe80f 	tsteq	pc, pc, lsl #16
 140:	0fe80450 	svceq	0x00e80450
 144:	550111a0 	strpl	r1, [r1, #-416]	; 0xfffffe60
 148:	00020100 	andeq	r0, r2, r0, lsl #2
 14c:	0ee80400 	cdpeq	4, 14, cr0, cr8, cr0, {0}
 150:	54010fcc 	strpl	r0, [r1], #-4044	; 0xfffff034
 154:	a00ff804 	andge	pc, pc, r4, lsl #16
 158:	00540111 	subseq	r0, r4, r1, lsl r1
 15c:	00000201 	andeq	r0, r0, r1, lsl #4
 160:	cc0ee804 	stcgt	8, cr14, [lr], {4}
 164:	9f38020f 	svcls	0x0038020f
 168:	a00ff804 	andge	pc, pc, r4, lsl #16
 16c:	9f380211 	svcls	0x00380211
 170:	00000400 	andeq	r0, r0, r0, lsl #8
 174:	0fc00400 	svceq	0x00c00400
 178:	54010fe0 	strpl	r0, [r1], #-4064	; 0xfffff020
 17c:	a010c804 	andsge	ip, r0, r4, lsl #16
 180:	00540111 	subseq	r0, r4, r1, lsl r1
 184:	00000003 	andeq	r0, r0, r3
 188:	940ee804 	strls	lr, [lr], #-2052	; 0xfffff7fc
 18c:	0454010f 	ldrbeq	r0, [r4], #-271	; 0xfffffef1
 190:	10980ff8 			; <UNDEFINED> instruction: 0x10980ff8
 194:	03005401 	movweq	r5, #1025	; 0x401
 198:	04000000 	streq	r0, [r0], #-0
 19c:	0f940ee8 	svceq	0x00940ee8
 1a0:	049f3802 	ldreq	r3, [pc], #2050	; 1a8 <.debug_loclists+0x1a8>
 1a4:	10980ff8 			; <UNDEFINED> instruction: 0x10980ff8
 1a8:	009f3802 	addseq	r3, pc, r2, lsl #16
 1ac:	84040301 	strhi	r0, [r4], #-769	; 0xfffffcff
 1b0:	010f840f 	tsteq	pc, pc, lsl #8
 1b4:	02020054 	andeq	r0, r2, #84	; 0x54
 1b8:	94040000 	strls	r0, [r4], #-0
 1bc:	020fc00f 	andeq	ip, pc, #15
 1c0:	98049f38 	stmdals	r4, {r3, r4, r5, r8, r9, sl, fp, ip, pc}
 1c4:	0210c810 	andseq	ip, r0, #16, 16	; 0x100000
 1c8:	00009f38 	andeq	r9, r0, r8, lsr pc
 1cc:	0fb00400 	svceq	0x00b00400
 1d0:	50010fb4 			; <UNDEFINED> instruction: 0x50010fb4
	...
 1dc:	0ad80400 	beq	ff6011e4 <rpi_get_revision+0xff6007b0>
 1e0:	50010af8 	strdpl	r0, [r1], -r8
 1e4:	c00af804 	andgt	pc, sl, r4, lsl #16
 1e8:	0456010c 	ldrbeq	r0, [r6], #-268	; 0xfffffef4
 1ec:	0cc80cc0 	stcleq	12, cr0, [r8], {192}	; 0xc0
 1f0:	c8045001 	stmdagt	r4, {r0, ip, lr}
 1f4:	010e800c 	tsteq	lr, ip
 1f8:	00000056 	andeq	r0, r0, r6, asr r0
 1fc:	00000000 	andeq	r0, r0, r0
 200:	d8040000 	stmdale	r4, {}	; <UNPREDICTABLE>
 204:	010af80a 	tsteq	sl, sl, lsl #16	; <UNPREDICTABLE>
 208:	0af80451 	beq	ffe01354 <rpi_get_revision+0xffe00920>
 20c:	55010cc0 	strpl	r0, [r1, #-3264]	; 0xfffff340
 210:	c40cc004 	strgt	ip, [ip], #-4
 214:	0451010c 	ldrbeq	r0, [r1], #-268	; 0xfffffef4
 218:	0e800cc4 	cdpeq	12, 8, cr0, cr0, cr4, {6}
 21c:	01005501 	tsteq	r0, r1, lsl #10
 220:	04000002 	streq	r0, [r0], #-2
 224:	0cac0bc8 	vstmiaeq	ip!, {d0-<overflow reg d35>}
 228:	d8045401 	stmdale	r4, {r0, sl, ip, lr}
 22c:	010e800c 	tsteq	lr, ip
 230:	02010054 	andeq	r0, r1, #84	; 0x54
 234:	c8040000 	stmdagt	r4, {}	; <UNPREDICTABLE>
 238:	020cac0b 	andeq	sl, ip, #2816	; 0xb00
 23c:	d8049f38 	stmdale	r4, {r3, r4, r5, r8, r9, sl, fp, ip, pc}
 240:	020e800c 	andeq	r8, lr, #12
 244:	04009f38 	streq	r9, [r0], #-3896	; 0xfffff0c8
 248:	04000000 	streq	r0, [r0], #-0
 24c:	0cc00ca0 	stcleq	12, cr0, [r0], {160}	; 0xa0
 250:	a8045401 	stmdage	r4, {r0, sl, ip, lr}
 254:	010e800d 	tsteq	lr, sp
 258:	00030054 	andeq	r0, r3, r4, asr r0
 25c:	c8040000 	stmdagt	r4, {}	; <UNPREDICTABLE>
 260:	010bf40b 	tsteq	fp, fp, lsl #8	; <UNPREDICTABLE>
 264:	0cd80454 	cfldrdeq	mvd0, [r8], {84}	; 0x54
 268:	54010cf8 	strpl	r0, [r1], #-3320	; 0xfffff308
 26c:	00000300 	andeq	r0, r0, r0, lsl #6
 270:	0bc80400 	bleq	ff201278 <rpi_get_revision+0xff200844>
 274:	38020bf4 	stmdacc	r2, {r2, r4, r5, r6, r7, r8, r9, fp}
 278:	0cd8049f 	cfldrdeq	mvd0, [r8], {159}	; 0x9f
 27c:	38020cf8 	stmdacc	r2, {r3, r4, r5, r6, r7, sl, fp}
 280:	0301009f 	movweq	r0, #4255	; 0x109f
 284:	e40be404 	str	lr, [fp], #-1028	; 0xfffffbfc
 288:	0054010b 	subseq	r0, r4, fp, lsl #2
 28c:	00000202 	andeq	r0, r0, r2, lsl #4
 290:	a00bf404 	andge	pc, fp, r4, lsl #8
 294:	9f38020c 	svcls	0x0038020c
 298:	a80cf804 	stmdage	ip, {r2, fp, ip, sp, lr, pc}
 29c:	9f38020d 	svcls	0x0038020d
 2a0:	04000000 	streq	r0, [r0], #-0
 2a4:	0c940c90 	ldceq	12, cr0, [r4], {144}	; 0x90
 2a8:	00005001 	andeq	r5, r0, r1
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	04000000 	streq	r0, [r0], #-0
 2b4:	07d407b8 			; <UNDEFINED> instruction: 0x07d407b8
 2b8:	d4045001 	strle	r5, [r4], #-1
 2bc:	01099807 	tsteq	r9, r7, lsl #16
 2c0:	09980455 	ldmibeq	r8, {r0, r2, r4, r6, sl}
 2c4:	500109a0 	andpl	r0, r1, r0, lsr #19
 2c8:	d809a004 	stmdale	r9, {r2, sp, pc}
 2cc:	0055010a 	subseq	r0, r5, sl, lsl #2
 2d0:	00000201 	andeq	r0, r0, r1, lsl #4
 2d4:	8408a004 	strhi	sl, [r8], #-4
 2d8:	04540109 	ldrbeq	r0, [r4], #-265	; 0xfffffef7
 2dc:	0ad809b0 	beq	ff6029a4 <rpi_get_revision+0xff601f70>
 2e0:	01005401 	tsteq	r0, r1, lsl #8
 2e4:	04000002 	streq	r0, [r0], #-2
 2e8:	098408a0 	stmibeq	r4, {r5, r7, fp}
 2ec:	049f3802 	ldreq	r3, [pc], #2050	; 2f4 <.debug_loclists+0x2f4>
 2f0:	0ad809b0 	beq	ff6029b8 <rpi_get_revision+0xff601f84>
 2f4:	009f3802 	addseq	r3, pc, r2, lsl #16
 2f8:	00000004 	andeq	r0, r0, r4
 2fc:	9808f804 	stmdals	r8, {r2, fp, ip, sp, lr, pc}
 300:	04540109 	ldrbeq	r0, [r4], #-265	; 0xfffffef7
 304:	0ad80a80 	beq	ff602d0c <rpi_get_revision+0xff6022d8>
 308:	03005401 	movweq	r5, #1025	; 0x401
 30c:	04000000 	streq	r0, [r0], #-0
 310:	08cc08a0 	stmiaeq	ip, {r5, r7, fp}^
 314:	b0045401 	andlt	r5, r4, r1, lsl #8
 318:	0109d009 	tsteq	r9, r9
 31c:	00030054 	andeq	r0, r3, r4, asr r0
 320:	a0040000 	andge	r0, r4, r0
 324:	0208cc08 	andeq	ip, r8, #8, 24	; 0x800
 328:	b0049f38 	andlt	r9, r4, r8, lsr pc
 32c:	0209d009 	andeq	sp, r9, #9
 330:	01009f38 	tsteq	r0, r8, lsr pc
 334:	08bc0403 	ldmeq	ip!, {r0, r1, sl}
 338:	540108bc 	strpl	r0, [r1], #-2236	; 0xfffff744
 33c:	00020200 	andeq	r0, r2, r0, lsl #4
 340:	08cc0400 	stmiaeq	ip, {sl}^
 344:	380208f8 	stmdacc	r2, {r3, r4, r5, r6, r7, fp}
 348:	09d0049f 	ldmibeq	r0, {r0, r1, r2, r3, r4, r7, sl}^
 34c:	38020a80 	stmdacc	r2, {r7, r9, fp}
 350:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 354:	ec08e804 	stc	8, cr14, [r8], {4}
 358:	00500108 	subseq	r0, r0, r8, lsl #2
 35c:	00000201 	andeq	r0, r0, r1, lsl #4
 360:	9404b004 	strls	fp, [r4], #-4
 364:	04540105 	ldrbeq	r0, [r4], #-261	; 0xfffffefb
 368:	06bc05cc 	ldrteq	r0, [ip], ip, asr #11
 36c:	01005401 	tsteq	r0, r1, lsl #8
 370:	04000002 	streq	r0, [r0], #-2
 374:	059404b0 	ldreq	r0, [r4, #1200]	; 0x4b0
 378:	049f3802 	ldreq	r3, [pc], #2050	; 380 <.debug_loclists+0x380>
 37c:	06bc05cc 	ldrteq	r0, [ip], ip, asr #11
 380:	009f3802 	addseq	r3, pc, r2, lsl #16
 384:	00000004 	andeq	r0, r0, r4
 388:	b4058804 	strlt	r8, [r5], #-2052	; 0xfffff7fc
 38c:	04540105 	ldrbeq	r0, [r4], #-261	; 0xfffffefb
 390:	07b8069c 			; <UNDEFINED> instruction: 0x07b8069c
 394:	03005401 	movweq	r5, #1025	; 0x401
 398:	04000000 	streq	r0, [r0], #-0
 39c:	04dc04b0 	ldrbeq	r0, [ip], #1200	; 0x4b0
 3a0:	cc045401 	cfstrsgt	mvf5, [r4], {1}
 3a4:	0105ec05 	tsteq	r5, r5, lsl #24
 3a8:	00030054 	andeq	r0, r3, r4, asr r0
 3ac:	b0040000 	andlt	r0, r4, r0
 3b0:	0204dc04 	andeq	sp, r4, #4, 24	; 0x400
 3b4:	cc049f38 	stcgt	15, cr9, [r4], {56}	; 0x38
 3b8:	0205ec05 	andeq	lr, r5, #1280	; 0x500
 3bc:	01009f38 	tsteq	r0, r8, lsr pc
 3c0:	04cc0403 	strbeq	r0, [ip], #1027	; 0x403
 3c4:	540104cc 	strpl	r0, [r1], #-1228	; 0xfffffb34
 3c8:	00020200 	andeq	r0, r2, r0, lsl #4
 3cc:	04dc0400 	ldrbeq	r0, [ip], #1024	; 0x400
 3d0:	38020588 	stmdacc	r2, {r3, r7, r8, sl}
 3d4:	05ec049f 	strbeq	r0, [ip, #1183]!	; 0x49f
 3d8:	3802069c 	stmdacc	r2, {r2, r3, r4, r7, r9, sl}
 3dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3e0:	fc04f804 	stc2	8, cr15, [r4], {4}
 3e4:	00500104 	subseq	r0, r0, r4, lsl #2
 3e8:	00000201 	andeq	r0, r0, r1, lsl #4
 3ec:	01c46004 	biceq	r6, r4, r4
 3f0:	80045401 	andhi	r5, r4, r1, lsl #8
 3f4:	0102f002 	tsteq	r2, r2	; <UNPREDICTABLE>
 3f8:	02010054 	andeq	r0, r1, #84	; 0x54
 3fc:	60040000 	andvs	r0, r4, r0
 400:	380201c4 	stmdacc	r2, {r2, r6, r7, r8}
 404:	0280049f 	addeq	r0, r0, #-1627389952	; 0x9f000000
 408:	380202f0 	stmdacc	r2, {r4, r5, r6, r7, r9}
 40c:	0004009f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
 410:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
 414:	0101e801 	tsteq	r1, r1, lsl #16
 418:	02d00454 	sbcseq	r0, r0, #84, 8	; 0x54000000
 41c:	540103d0 	strpl	r0, [r1], #-976	; 0xfffffc30
 420:	00000300 	andeq	r0, r0, r0, lsl #6
 424:	8c600400 	cfstrdhi	mvd0, [r0], #-0
 428:	04540101 	ldrbeq	r0, [r4], #-257	; 0xfffffeff
 42c:	02a00280 	adceq	r0, r0, #128, 4
 430:	03005401 	movweq	r5, #1025	; 0x401
 434:	04000000 	streq	r0, [r0], #-0
 438:	02018c60 	andeq	r8, r1, #96, 24	; 0x6000
 43c:	80049f38 	andhi	r9, r4, r8, lsr pc
 440:	0202a002 	andeq	sl, r2, #2
 444:	01009f38 	tsteq	r0, r8, lsr pc
 448:	7c7c0403 	cfldrdvc	mvd0, [ip], #-12
 44c:	02005401 	andeq	r5, r0, #16777216	; 0x1000000
 450:	04000002 	streq	r0, [r0], #-2
 454:	01b8018c 			; <UNDEFINED> instruction: 0x01b8018c
 458:	049f3802 	ldreq	r3, [pc], #2050	; 460 <.debug_loclists+0x460>
 45c:	02d002a0 	sbcseq	r0, r0, #160, 4
 460:	009f3802 	addseq	r3, pc, r2, lsl #16
 464:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
 468:	0101ac01 	tsteq	r1, r1, lsl #24
 46c:	Address 0x000000000000046c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000bc8 	andeq	r0, r0, r8, asr #23
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	01c46004 	biceq	r6, r4, r4
  10:	f0028004 			; <UNDEFINED> instruction: 0xf0028004
  14:	60040002 	andvs	r0, r4, r2
  18:	8004018c 	andhi	r0, r4, ip, lsl #3
  1c:	0002a002 	andeq	sl, r2, r2
  20:	b8018c04 	stmdalt	r1, {r2, sl, fp, pc}
  24:	02a00401 	adceq	r0, r0, #16777216	; 0x1000000
  28:	040002d0 	streq	r0, [r0], #-720	; 0xfffffd30
  2c:	059404b0 	ldreq	r0, [r4, #1200]	; 0x4b0
  30:	bc05cc04 	stclt	12, cr12, [r5], {4}
  34:	b0040006 	andlt	r0, r4, r6
  38:	0404dc04 	streq	sp, [r4], #-3076	; 0xfffff3fc
  3c:	05ec05cc 	strbeq	r0, [ip, #1484]!	; 0x5cc
  40:	04dc0400 	ldrbeq	r0, [ip], #1024	; 0x400
  44:	ec040588 	cfstr32	mvfx0, [r4], {136}	; 0x88
  48:	00069c05 	andeq	r9, r6, r5, lsl #24
  4c:	8408a004 	strhi	sl, [r8], #-4
  50:	09b00409 	ldmibeq	r0!, {r0, r3, sl}
  54:	04000ad8 	streq	r0, [r0], #-2776	; 0xfffff528
  58:	08cc08a0 	stmiaeq	ip, {r5, r7, fp}^
  5c:	d009b004 	andle	fp, r9, r4
  60:	cc040009 	stcgt	0, cr0, [r4], {9}
  64:	0408f808 	streq	pc, [r8], #-2056	; 0xfffff7f8
  68:	0a8009d0 	beq	fe0027b0 <rpi_get_revision+0xfe001d7c>
  6c:	0bc80400 	bleq	ff201074 <rpi_get_revision+0xff200640>
  70:	d8040cac 	stmdale	r4, {r2, r3, r5, r7, sl, fp}
  74:	000e800c 	andeq	r8, lr, ip
  78:	f40bc804 	vst2.8	{d12-d13}, [fp], r4
  7c:	0cd8040b 	cfldrdeq	mvd0, [r8], {11}
  80:	04000cf8 	streq	r0, [r0], #-3320	; 0xfffff308
  84:	0ca00bf4 	vstmiaeq	r0!, {d0-<overflow reg d57>}
  88:	a80cf804 	stmdage	ip, {r2, fp, ip, sp, lr, pc}
  8c:	e804000d 	stmda	r4, {r0, r2, r3}
  90:	040fcc0e 	streq	ip, [pc], #-3086	; 98 <.debug_rnglists+0x98>
  94:	11a00ff8 	strdne	r0, [r0, r8]!
  98:	0ee80400 	cdpeq	4, 14, cr0, cr8, cr0, {0}
  9c:	f8040f94 			; <UNDEFINED> instruction: 0xf8040f94
  a0:	0010980f 	andseq	r9, r0, pc, lsl #16
  a4:	c00f9404 	andgt	r9, pc, r4, lsl #8
  a8:	1098040f 	addsne	r0, r8, pc, lsl #8
  ac:	040010c8 	streq	r1, [r0], #-200	; 0xffffff38
  b0:	12e011fc 	rscne	r1, r0, #252, 2	; 0x3f
  b4:	b4138c04 	ldrlt	r8, [r3], #-3076	; 0xfffff3fc
  b8:	fc040014 	stc2	0, cr0, [r4], {20}
  bc:	0412a811 	ldreq	sl, [r2], #-2065	; 0xfffff7ef
  c0:	13ac138c 			; <UNDEFINED> instruction: 0x13ac138c
  c4:	12a80400 	adcne	r0, r8, #0, 8
  c8:	ac0412d4 	sfmge	f1, 4, [r4], {212}	; 0xd4
  cc:	0013dc13 	andseq	sp, r3, r3, lsl ip
  d0:	f4159004 			; <UNDEFINED> instruction: 0xf4159004
  d4:	16a00415 	ssatne	r0, #1, r5, lsl #8
  d8:	040017c8 	streq	r1, [r0], #-1992	; 0xfffff838
  dc:	15bc1590 	ldrne	r1, [ip, #1424]!	; 0x590
  e0:	c016a004 	andsgt	sl, r6, r4
  e4:	bc040016 	stclt	0, cr0, [r4], {22}
  e8:	0415e815 	ldreq	lr, [r5], #-2069	; 0xfffff7eb
  ec:	16f016c0 	ldrbtne	r1, [r0], r0, asr #13
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000096a 	andeq	r0, r0, sl, ror #18
   4:	00bd0003 	adcseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  28:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  2c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  30:	6f442f61 	svcvs	0x00442f61
  34:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  38:	2f73746e 	svccs	0x0073746e
  3c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  40:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  44:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  48:	616d6172 	smcvs	54802	; 0xd612
  4c:	3153432f 	cmpcc	r3, pc, lsr #6
  50:	2f453034 	svccs	0x00453034
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  5c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  60:	752f0065 	strvc	r0, [pc, #-101]!	; 3 <.debug_line+0x3>
  64:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffea0 <rpi_get_revision+0xfffff46c>
  68:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  6c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  70:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  74:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  78:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  7c:	2e31312f 	rsfcssp	f3, f1, #10.0
  80:	2f302e32 	svccs	0x00302e32
  84:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  88:	00656475 	rsbeq	r6, r5, r5, ror r4
  8c:	6f626d00 	svcvs	0x00626d00
  90:	00632e78 	rsbeq	r2, r3, r8, ror lr
  94:	6d000001 	stcvs	0, cr0, [r0, #-4]
  98:	2e786f62 	cdpcs	15, 7, cr6, cr8, cr2, {3}
  9c:	00020068 	andeq	r0, r2, r8, rrx
  a0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  a4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  a8:	00030068 	andeq	r0, r3, r8, rrx
  ac:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b0:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b4:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  b8:	00030068 	andeq	r0, r3, r8, rrx
  bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c4:	05000000 	streq	r0, [r0, #-0]
  c8:	02050022 	andeq	r0, r5, #34	; 0x22
  cc:	00000000 	andeq	r0, r0, r0
  d0:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
  d4:	05154b05 	ldreq	r4, [r5, #-2821]	; 0xfffff4fb
  d8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  dc:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
  e0:	05a14c06 	streq	r4, [r1, #3078]!	; 0xc06
  e4:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  e8:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
  ec:	0a054b06 	beq	152d0c <rpi_get_revision+0x1522d8>
  f0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f4:	0a054c06 	beq	153114 <rpi_get_revision+0x1526e0>
  f8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  fc:	0a054b06 	beq	152d1c <rpi_get_revision+0x1522e8>
 100:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 104:	0a054b06 	beq	152d24 <rpi_get_revision+0x1522f0>
 108:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 10c:	0a052f06 	beq	14bd2c <rpi_get_revision+0x14b2f8>
 110:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 114:	0a052f06 	beq	14bd34 <rpi_get_revision+0x14b300>
 118:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 11c:	0a052f06 	beq	14bd3c <rpi_get_revision+0x14b308>
 120:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 124:	02043006 	andeq	r3, r4, #6
 128:	c8030105 	stmdagt	r3, {r0, r2, r8}
 12c:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 130:	03010513 	movweq	r0, #5395	; 0x1513
 134:	05050154 	streq	r0, [r5, #-340]	; 0xfffffeac
 138:	01010113 	tsteq	r1, r3, lsl r1
 13c:	01140205 	tsteq	r4, r5, lsl #4
 140:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 144:	31053116 	tstcc	r5, r6, lsl r1
 148:	011f0501 	tsteq	pc, r1, lsl #10
 14c:	01060c05 	tsteq	r6, r5, lsl #24
 150:	054a1f05 	strbeq	r1, [sl, #-3845]	; 0xfffff0fb
 154:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 158:	016c0318 	cmneq	ip, r8, lsl r3
 15c:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 160:	01110301 	tsteq	r1, r1, lsl #6
 164:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 168:	03062e06 	movweq	r2, #28166	; 0x6e06
 16c:	0105011d 	tsteq	r5, sp, lsl r1
 170:	05016703 	streq	r6, [r1, #-1795]	; 0xfffff8fd
 174:	01011305 	tsteq	r1, r5, lsl #6
 178:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 17c:	1f050132 	svcne	0x00050132
 180:	060c0501 	streq	r0, [ip], -r1, lsl #10
 184:	4a1f0501 	bmi	7c1590 <rpi_get_revision+0x7c0b5c>
 188:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 18c:	01061205 	tsteq	r6, r5, lsl #4
 190:	4b060505 	blmi	1815ac <rpi_get_revision+0x180b78>
 194:	01060805 	tsteq	r6, r5, lsl #16
 198:	0609052e 	streq	r0, [r9], -lr, lsr #10
 19c:	1505052f 	strne	r0, [r5, #-1327]	; 0xfffffad1
 1a0:	01060705 	tsteq	r6, r5, lsl #14
 1a4:	4b060905 	blmi	1825c0 <rpi_get_revision+0x181b8c>
 1a8:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 1ac:	131a0601 	tstne	sl, #1048576	; 0x100000
 1b0:	01060905 	tsteq	r6, r5, lsl #18
 1b4:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 1b8:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 1bc:	01061305 	tsteq	r6, r5, lsl #6
 1c0:	03060104 	movweq	r0, #24836	; 0x6104
 1c4:	05017fb3 	streq	r7, [r1, #-4019]	; 0xfffff04d
 1c8:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 1cc:	03056607 	movweq	r6, #22023	; 0x5607
 1d0:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 1d4:	06170514 			; <UNDEFINED> instruction: 0x06170514
 1d8:	2e240501 	cfsh64cs	mvdx0, mvdx4, #1
 1dc:	052f0105 	streq	r0, [pc, #-261]!	; df <.debug_line+0xdf>
 1e0:	6c030609 	stcvs	6, cr0, [r3], {9}
 1e4:	060d054a 	streq	r0, [sp], -sl, asr #10
 1e8:	660b0501 	strvs	r0, [fp], -r1, lsl #10
 1ec:	02050204 	andeq	r0, r5, #4, 4	; 0x40000000
 1f0:	662e0306 	strtvs	r0, [lr], -r6, lsl #6
 1f4:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 1f8:	03060905 	movweq	r0, #26885	; 0x6905
 1fc:	9e01011d 	mcrls	1, 0, r0, cr1, cr13, {0}
 200:	069e0132 			; <UNDEFINED> instruction: 0x069e0132
 204:	0603052e 	streq	r0, [r3], -lr, lsr #10
 208:	01010d03 	tsteq	r1, r3, lsl #26
 20c:	042e06d6 	strteq	r0, [lr], #-1750	; 0xfffff92a
 210:	b5030601 	strlt	r0, [r3, #-1537]	; 0xfffff9ff
 214:	d601017f 			; <UNDEFINED> instruction: 0xd601017f
 218:	22022005 	andcs	r2, r2, #5
 21c:	4b050517 	blmi	141680 <rpi_get_revision+0x140c4c>
 220:	06080514 			; <UNDEFINED> instruction: 0x06080514
 224:	4a070501 	bmi	1c1630 <rpi_get_revision+0x1c0bfc>
 228:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 22c:	060605a0 	streq	r0, [r6], -r0, lsr #11
 230:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 234:	4b060505 	blmi	181650 <rpi_get_revision+0x180c1c>
 238:	01060a05 	tsteq	r6, r5, lsl #20
 23c:	4b060505 	blmi	181658 <rpi_get_revision+0x180c24>
 240:	01060a05 	tsteq	r6, r5, lsl #20
 244:	4b060505 	blmi	181660 <rpi_get_revision+0x180c2c>
 248:	01060a05 	tsteq	r6, r5, lsl #20
 24c:	4b060505 	blmi	181668 <rpi_get_revision+0x180c34>
 250:	01060a05 	tsteq	r6, r5, lsl #20
 254:	2f060505 	svccs	0x00060505
 258:	01060a05 	tsteq	r6, r5, lsl #20
 25c:	2f060505 	svccs	0x00060505
 260:	01060a05 	tsteq	r6, r5, lsl #20
 264:	2f060505 	svccs	0x00060505
 268:	01060a05 	tsteq	r6, r5, lsl #20
 26c:	30060505 	andcc	r0, r6, r5, lsl #10
 270:	01050204 	tsteq	r5, r4, lsl #4
 274:	05013003 	streq	r3, [r1, #-3]
 278:	01051305 	tsteq	r5, r5, lsl #6
 27c:	05015403 	streq	r5, [r1, #-1027]	; 0xfffffbfd
 280:	01011305 	tsteq	r1, r5, lsl #6
 284:	14020501 	strne	r0, [r2], #-1281	; 0xfffffaff
 288:	05014a01 	streq	r4, [r1, #-2561]	; 0xfffff5ff
 28c:	05311605 	ldreq	r1, [r1, #-1541]!	; 0xfffff9fb
 290:	1f050131 	svcne	0x00050131
 294:	060c0501 	streq	r0, [ip], -r1, lsl #10
 298:	4a1f0501 	bmi	7c16a4 <rpi_get_revision+0x7c0c70>
 29c:	4d060205 	sfmmi	f0, 4, [r6, #-20]	; 0xffffffec
 2a0:	6c031805 	stcvs	8, cr1, [r3], {5}
 2a4:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 2a8:	11030106 	tstne	r3, r6, lsl #2
 2ac:	06050501 	streq	r0, [r5], -r1, lsl #10
 2b0:	062e0669 	strteq	r0, [lr], -r9, ror #12
 2b4:	05011d03 	streq	r1, [r1, #-3331]	; 0xfffff2fd
 2b8:	01670301 	cmneq	r7, r1, lsl #6
 2bc:	01130505 	tsteq	r3, r5, lsl #10
 2c0:	31150101 	tstcc	r5, r1, lsl #2
 2c4:	05013205 	streq	r3, [r1, #-517]	; 0xfffffdfb
 2c8:	0c05011f 	stfeqs	f0, [r5], {31}
 2cc:	1f050106 	svcne	0x00050106
 2d0:	0605054a 	streq	r0, [r5], -sl, asr #10
 2d4:	0612054d 	ldreq	r0, [r2], -sp, asr #10
 2d8:	06050501 	streq	r0, [r5], -r1, lsl #10
 2dc:	0608054b 	streq	r0, [r8], -fp, asr #10
 2e0:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 2e4:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
 2e8:	06070515 			; <UNDEFINED> instruction: 0x06070515
 2ec:	06090501 	streq	r0, [r9], -r1, lsl #10
 2f0:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 2f4:	1a060106 	bne	180714 <rpi_get_revision+0x17fce0>
 2f8:	06090513 			; <UNDEFINED> instruction: 0x06090513
 2fc:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 300:	4b060305 	blmi	180f1c <rpi_get_revision+0x1804e8>
 304:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 308:	06010401 	streq	r0, [r1], -r1, lsl #8
 30c:	01014a03 	tsteq	r1, r3, lsl #20
 310:	02040200 	andeq	r0, r4, #0, 4
 314:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 318:	0d051302 	stceq	3, cr1, [r5, #-8]
 31c:	02040200 	andeq	r0, r4, #0, 4
 320:	01050106 	tsteq	r5, r6, lsl #2
 324:	02040200 	andeq	r0, r4, #0, 4
 328:	0609052f 	streq	r0, [r9], -pc, lsr #10
 32c:	054a7103 	strbeq	r7, [sl, #-259]	; 0xfffffefd
 330:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 334:	0204660b 	andeq	r6, r4, #11534336	; 0xb00000
 338:	03060205 	movweq	r0, #25093	; 0x6205
 33c:	d6016614 			; <UNDEFINED> instruction: 0xd6016614
 340:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 344:	011d0306 	tsteq	sp, r6, lsl #6
 348:	01329e01 	teqeq	r2, r1, lsl #28
 34c:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
 350:	0d030603 	stceq	6, cr0, [r3, #-12]
 354:	06d60101 	ldrbeq	r0, [r6], r1, lsl #2
 358:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 35c:	04020005 	streq	r0, [r2], #-5
 360:	4b030601 	blmi	c1b6c <rpi_get_revision+0xc1138>
 364:	04020001 	streq	r0, [r2], #-1
 368:	02002e01 	andeq	r2, r0, #1, 28
 36c:	58080104 	stmdapl	r8, {r2, r8}
 370:	26022e05 	strcs	r2, [r2], -r5, lsl #28
 374:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 378:	0e030605 	cfmadd32eq	mvax0, mvfx0, mvfx3, mvfx5
 37c:	08051466 	stmdaeq	r5, {r1, r2, r5, r6, sl, ip}
 380:	07050106 	streq	r0, [r5, -r6, lsl #2]
 384:	0605054a 	streq	r0, [r5], -sl, asr #10
 388:	0605a04c 	streq	sl, [r5], -ip, asr #32
 38c:	0a050106 	beq	1407ac <rpi_get_revision+0x13fd78>
 390:	0605052e 	streq	r0, [r5], -lr, lsr #10
 394:	060a054b 	streq	r0, [sl], -fp, asr #10
 398:	06050501 	streq	r0, [r5], -r1, lsl #10
 39c:	060a054c 	streq	r0, [sl], -ip, asr #10
 3a0:	06050501 	streq	r0, [r5], -r1, lsl #10
 3a4:	060a054b 	streq	r0, [sl], -fp, asr #10
 3a8:	06050501 	streq	r0, [r5], -r1, lsl #10
 3ac:	060a054b 	streq	r0, [sl], -fp, asr #10
 3b0:	06050501 	streq	r0, [r5], -r1, lsl #10
 3b4:	060a054b 	streq	r0, [sl], -fp, asr #10
 3b8:	06050501 	streq	r0, [r5], -r1, lsl #10
 3bc:	060a052f 	streq	r0, [sl], -pc, lsr #10
 3c0:	06050501 	streq	r0, [r5], -r1, lsl #10
 3c4:	060a052f 	streq	r0, [sl], -pc, lsr #10
 3c8:	06050501 	streq	r0, [r5], -r1, lsl #10
 3cc:	05020430 	streq	r0, [r2, #-1072]	; 0xfffffbd0
 3d0:	010c0301 	tsteq	ip, r1, lsl #6
 3d4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 3d8:	01540301 	cmpeq	r4, r1, lsl #6
 3dc:	01130505 	tsteq	r3, r5, lsl #10
 3e0:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 3e4:	014a0114 	cmpeq	sl, r4, lsl r1
 3e8:	31160505 	tstcc	r6, r5, lsl #10
 3ec:	05013105 	streq	r3, [r1, #-261]	; 0xfffffefb
 3f0:	0c05011f 	stfeqs	f0, [r5], {31}
 3f4:	1f050106 	svcne	0x00050106
 3f8:	0602054a 	streq	r0, [r2], -sl, asr #10
 3fc:	0318054d 	tsteq	r8, #322961408	; 0x13400000
 400:	0205016c 	andeq	r0, r5, #108, 2
 404:	03010615 	movweq	r0, #5653	; 0x1615
 408:	05050111 	streq	r0, [r5, #-273]	; 0xfffffeef
 40c:	2e066906 	vmlacs.f16	s12, s12, s12	; <UNPREDICTABLE>
 410:	011d0306 	tsteq	sp, r6, lsl #6
 414:	67030105 	strvs	r0, [r3, -r5, lsl #2]
 418:	13050501 	movwne	r0, #21761	; 0x5501
 41c:	15010101 	strne	r0, [r1, #-257]	; 0xfffffeff
 420:	01320531 	teqeq	r2, r1, lsr r5
 424:	05011f05 	streq	r1, [r1, #-3845]	; 0xfffff0fb
 428:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 42c:	05054a1f 	streq	r4, [r5, #-2591]	; 0xfffff5e1
 430:	12054d06 	andne	r4, r5, #384	; 0x180
 434:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 438:	08054b06 	stmdaeq	r5, {r1, r2, r8, r9, fp, lr}
 43c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 440:	052f0609 	streq	r0, [pc, #-1545]!	; fffffe3f <rpi_get_revision+0xfffff40b>
 444:	07051505 	streq	r1, [r5, -r5, lsl #10]
 448:	09050106 	stmdbeq	r5, {r1, r2, r8}
 44c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 450:	06010615 			; <UNDEFINED> instruction: 0x06010615
 454:	0905131a 	stmdbeq	r5, {r1, r3, r4, r8, r9, ip}
 458:	07050106 	streq	r0, [r5, -r6, lsl #2]
 45c:	0603052e 	streq	r0, [r3], -lr, lsr #10
 460:	1305054b 	movwne	r0, #21835	; 0x554b
 464:	01040106 	tsteq	r4, r6, lsl #2
 468:	016e0306 	cmneq	lr, r6, lsl #6
 46c:	01060d05 	tsteq	r6, r5, lsl #26
 470:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 474:	71030609 	tstvc	r3, r9, lsl #12
 478:	060d054a 	streq	r0, [sp], -sl, asr #10
 47c:	0b054a01 	bleq	152c88 <rpi_get_revision+0x152254>
 480:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 484:	71030602 	tstvc	r3, r2, lsl #12
 488:	06d60166 	ldrbeq	r0, [r6], r6, ror #2
 48c:	0609052e 	streq	r0, [r9], -lr, lsr #10
 490:	01011d03 	tsteq	r1, r3, lsl #26
 494:	9e01329e 	mcrls	2, 0, r3, cr1, cr14, {4}
 498:	03052e06 	movweq	r2, #24070	; 0x5e06
 49c:	010d0306 	tsteq	sp, r6, lsl #6
 4a0:	0104d601 	tsteq	r4, r1, lsl #12
 4a4:	72033805 	andvc	r3, r3, #327680	; 0x50000
 4a8:	0106c808 	tsteq	r6, r8, lsl #16
 4ac:	03060505 	movweq	r0, #25861	; 0x6505
 4b0:	0514820f 	ldreq	r8, [r4, #-527]	; 0xfffffdf1
 4b4:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 4b8:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 4bc:	05a04c06 	streq	r4, [r0, #3078]!	; 0xc06
 4c0:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 4c4:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 4c8:	0a054b06 	beq	1530e8 <rpi_get_revision+0x1526b4>
 4cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4d0:	0a054b06 	beq	1530f0 <rpi_get_revision+0x1526bc>
 4d4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4d8:	0a054b06 	beq	1530f8 <rpi_get_revision+0x1526c4>
 4dc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4e0:	0a054b06 	beq	153100 <rpi_get_revision+0x1526cc>
 4e4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4e8:	0a054b06 	beq	153108 <rpi_get_revision+0x1526d4>
 4ec:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4f0:	0a052f06 	beq	14c110 <rpi_get_revision+0x14b6dc>
 4f4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 4f8:	0a052f06 	beq	14c118 <rpi_get_revision+0x14b6e4>
 4fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 500:	0a052f06 	beq	14c120 <rpi_get_revision+0x14b6ec>
 504:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 508:	02043006 	andeq	r3, r4, #6
 50c:	69030105 	stmdbvs	r3, {r0, r2, r8}
 510:	13050501 	movwne	r0, #21761	; 0x5501
 514:	54030105 	strpl	r0, [r3], #-261	; 0xfffffefb
 518:	13050501 	movwne	r0, #21761	; 0x5501
 51c:	05010101 	streq	r0, [r1, #-257]	; 0xfffffeff
 520:	4a011402 	bmi	45530 <rpi_get_revision+0x44afc>
 524:	16050501 	strne	r0, [r5], -r1, lsl #10
 528:	01310531 	teqeq	r1, r1, lsr r5
 52c:	05011f05 	streq	r1, [r1, #-3845]	; 0xfffff0fb
 530:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 534:	02054a1f 	andeq	r4, r5, #126976	; 0x1f000
 538:	18054d06 	stmdane	r5, {r1, r2, r8, sl, fp, lr}
 53c:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 540:	01061502 	tsteq	r6, r2, lsl #10
 544:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 548:	06690605 	strbteq	r0, [r9], -r5, lsl #12
 54c:	1d03062e 	stcne	6, cr0, [r3, #-184]	; 0xffffff48
 550:	03010501 	movweq	r0, #5377	; 0x1501
 554:	05050167 	streq	r0, [r5, #-359]	; 0xfffffe99
 558:	01010113 	tsteq	r1, r3, lsl r1
 55c:	32053115 	andcc	r3, r5, #1073741829	; 0x40000005
 560:	011f0501 	tsteq	pc, r1, lsl #10
 564:	01060c05 	tsteq	r6, r5, lsl #24
 568:	054a1f05 	strbeq	r1, [sl, #-3845]	; 0xfffff0fb
 56c:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
 570:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 574:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 578:	2e010608 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx8
 57c:	2f060905 	svccs	0x00060905
 580:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
 584:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 588:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 58c:	01061505 	tsteq	r6, r5, lsl #10
 590:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 594:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 598:	03052e07 	movweq	r2, #24071	; 0x5e07
 59c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 5a0:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 5a4:	11030601 	tstne	r3, r1, lsl #12
 5a8:	060d0501 	streq	r0, [sp], -r1, lsl #10
 5ac:	67010501 	strvs	r0, [r1, -r1, lsl #10]
 5b0:	03060905 	movweq	r0, #26885	; 0x6905
 5b4:	0d054a71 	vstreq	s8, [r5, #-452]	; 0xfffffe3c
 5b8:	2e2e0106 	sufcse	f0, f6, f6
 5bc:	042e0b05 	strteq	r0, [lr], #-2821	; 0xfffff4fb
 5c0:	06020502 	streq	r0, [r2], -r2, lsl #10
 5c4:	01664e03 	cmneq	r6, r3, lsl #28
 5c8:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 5cc:	1d030609 	stcne	6, cr0, [r3, #-36]	; 0xffffffdc
 5d0:	329e0101 	addscc	r0, lr, #1073741824	; 0x40000000
 5d4:	2e069e01 	cdpcs	14, 0, cr9, cr6, cr1, {0}
 5d8:	03060305 	movweq	r0, #25349	; 0x6305
 5dc:	d601010d 	strle	r0, [r1], -sp, lsl #2
 5e0:	2e050104 	adfcss	f0, f5, f4
 5e4:	c8081603 	stmdagt	r8, {r0, r1, r9, sl, ip}
 5e8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 5ec:	05146706 	ldreq	r6, [r4, #-1798]	; 0xfffff8fa
 5f0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 5f4:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 5f8:	05a04c06 	streq	r4, [r0, #3078]!	; 0xc06
 5fc:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 600:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 604:	0a054b06 	beq	153224 <rpi_get_revision+0x1527f0>
 608:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 60c:	0a054b06 	beq	15322c <rpi_get_revision+0x1527f8>
 610:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 614:	0a054b06 	beq	153234 <rpi_get_revision+0x152800>
 618:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 61c:	0a054b06 	beq	15323c <rpi_get_revision+0x152808>
 620:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 624:	0a054b06 	beq	153244 <rpi_get_revision+0x152810>
 628:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 62c:	0a052f06 	beq	14c24c <rpi_get_revision+0x14b818>
 630:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 634:	0a052f06 	beq	14c254 <rpi_get_revision+0x14b820>
 638:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 63c:	02043006 	andeq	r3, r4, #6
 640:	54030105 	strpl	r0, [r3], #-261	; 0xfffffefb
 644:	13050501 	movwne	r0, #21761	; 0x5501
 648:	54030105 	strpl	r0, [r3], #-261	; 0xfffffefb
 64c:	13050501 	movwne	r0, #21761	; 0x5501
 650:	05010101 	streq	r0, [r1, #-257]	; 0xfffffeff
 654:	4a011402 	bmi	45664 <rpi_get_revision+0x44c30>
 658:	16050501 	strne	r0, [r5], -r1, lsl #10
 65c:	01310531 	teqeq	r1, r1, lsr r5
 660:	05011f05 	streq	r1, [r1, #-3845]	; 0xfffff0fb
 664:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 668:	02054a1f 	andeq	r4, r5, #126976	; 0x1f000
 66c:	18054d06 	stmdane	r5, {r1, r2, r8, sl, fp, lr}
 670:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 674:	01061502 	tsteq	r6, r2, lsl #10
 678:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 67c:	06690605 	strbteq	r0, [r9], -r5, lsl #12
 680:	1d03062e 	stcne	6, cr0, [r3, #-184]	; 0xffffff48
 684:	03010501 	movweq	r0, #5377	; 0x1501
 688:	05050167 	streq	r0, [r5, #-359]	; 0xfffffe99
 68c:	01010113 	tsteq	r1, r3, lsl r1
 690:	32053115 	andcc	r3, r5, #1073741829	; 0x40000005
 694:	011f0501 	tsteq	pc, r1, lsl #10
 698:	01060c05 	tsteq	r6, r5, lsl #24
 69c:	054a1f05 	strbeq	r1, [sl, #-3845]	; 0xfffff0fb
 6a0:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
 6a4:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 6a8:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 6ac:	2e010608 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx8
 6b0:	2f060905 	svccs	0x00060905
 6b4:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
 6b8:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 6bc:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 6c0:	01061505 	tsteq	r6, r5, lsl #10
 6c4:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 6c8:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 6cc:	03052e07 	movweq	r2, #24071	; 0x5e07
 6d0:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 6d4:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 6d8:	26030601 	strcs	r0, [r3], -r1, lsl #12
 6dc:	060d0501 	streq	r0, [sp], -r1, lsl #10
 6e0:	67010501 	strvs	r0, [r1, -r1, lsl #10]
 6e4:	03060905 	movweq	r0, #26885	; 0x6905
 6e8:	0d054a72 	vstreq	s8, [r5, #-456]	; 0xfffffe38
 6ec:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 6f0:	02042e0b 	andeq	r2, r4, #11, 28	; 0xb0
 6f4:	03060205 	movweq	r0, #25093	; 0x6205
 6f8:	01667fb8 	strheq	r7, [r6, #-248]!	; 0xffffff08
 6fc:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 700:	1d030609 	stcne	6, cr0, [r3, #-36]	; 0xffffffdc
 704:	329e0101 	addscc	r0, lr, #1073741824	; 0x40000000
 708:	2e069e01 	cdpcs	14, 0, cr9, cr6, cr1, {0}
 70c:	03060305 	movweq	r0, #25349	; 0x6305
 710:	d601010d 	strle	r0, [r1], -sp, lsl #2
 714:	1e050104 	adfnes	f0, f5, f4
 718:	c8083403 	stmdagt	r8, {r0, r1, sl, ip, sp}
 71c:	144b0505 	strbne	r0, [fp], #-1285	; 0xfffffafb
 720:	01060805 	tsteq	r6, r5, lsl #16
 724:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 728:	a04c0605 	subge	r0, ip, r5, lsl #12
 72c:	01060605 	tsteq	r6, r5, lsl #12
 730:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 734:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 738:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 73c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 740:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 744:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 748:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 74c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 750:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 754:	052f0605 	streq	r0, [pc, #-1541]!	; 157 <.debug_line+0x157>
 758:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 75c:	052f0605 	streq	r0, [pc, #-1541]!	; 15f <.debug_line+0x15f>
 760:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 764:	04300605 	ldrteq	r0, [r0], #-1541	; 0xfffff9fb
 768:	03010502 	movweq	r0, #5378	; 0x1502
 76c:	05017fb7 	streq	r7, [r1, #-4023]	; 0xfffff049
 770:	01051305 	tsteq	r5, r5, lsl #6
 774:	05015403 	streq	r5, [r1, #-1027]	; 0xfffffbfd
 778:	01011305 	tsteq	r1, r5, lsl #6
 77c:	14020501 	strne	r0, [r2], #-1281	; 0xfffffaff
 780:	05014a01 	streq	r4, [r1, #-2561]	; 0xfffff5ff
 784:	05311605 	ldreq	r1, [r1, #-1541]!	; 0xfffff9fb
 788:	1f050131 	svcne	0x00050131
 78c:	060c0501 	streq	r0, [ip], -r1, lsl #10
 790:	4a1f0501 	bmi	7c1b9c <rpi_get_revision+0x7c1168>
 794:	4d060205 	sfmmi	f0, 4, [r6, #-20]	; 0xffffffec
 798:	6c031805 	stcvs	8, cr1, [r3], {5}
 79c:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 7a0:	11030106 	tstne	r3, r6, lsl #2
 7a4:	06050501 	streq	r0, [r5], -r1, lsl #10
 7a8:	062e0669 	strteq	r0, [lr], -r9, ror #12
 7ac:	05011d03 	streq	r1, [r1, #-3331]	; 0xfffff2fd
 7b0:	01670301 	cmneq	r7, r1, lsl #6
 7b4:	01130505 	tsteq	r3, r5, lsl #10
 7b8:	31150101 	tstcc	r5, r1, lsl #2
 7bc:	05013205 	streq	r3, [r1, #-517]	; 0xfffffdfb
 7c0:	0c05011f 	stfeqs	f0, [r5], {31}
 7c4:	1f050106 	svcne	0x00050106
 7c8:	0605054a 	streq	r0, [r5], -sl, asr #10
 7cc:	0612054d 	ldreq	r0, [r2], -sp, asr #10
 7d0:	06050501 	streq	r0, [r5], -r1, lsl #10
 7d4:	0608054b 	streq	r0, [r8], -fp, asr #10
 7d8:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 7dc:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
 7e0:	06070515 			; <UNDEFINED> instruction: 0x06070515
 7e4:	06090501 	streq	r0, [r9], -r1, lsl #10
 7e8:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 7ec:	1a060106 	bne	180c0c <rpi_get_revision+0x1801d8>
 7f0:	06090513 			; <UNDEFINED> instruction: 0x06090513
 7f4:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 7f8:	4b060305 	blmi	181414 <rpi_get_revision+0x1809e0>
 7fc:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 800:	06010401 	streq	r0, [r1], -r1, lsl #8
 804:	0100c303 	tsteq	r0, r3, lsl #6
 808:	01060d05 	tsteq	r6, r5, lsl #26
 80c:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 810:	73030609 	movwvc	r0, #13833	; 0x3609
 814:	060d054a 	streq	r0, [sp], -sl, asr #10
 818:	660b0501 	strvs	r0, [fp], -r1, lsl #10
 81c:	02050204 	andeq	r0, r5, #4, 4	; 0x40000000
 820:	7f9a0306 	svcvc	0x009a0306
 824:	06d60166 	ldrbeq	r0, [r6], r6, ror #2
 828:	0609052e 	streq	r0, [r9], -lr, lsr #10
 82c:	01011d03 	tsteq	r1, r3, lsl #26
 830:	9e01329e 	mcrls	2, 0, r3, cr1, cr14, {4}
 834:	03052e06 	movweq	r2, #24070	; 0x5e06
 838:	010d0306 	tsteq	sp, r6, lsl #6
 83c:	0104d601 	tsteq	r4, r1, lsl #12
 840:	c7032105 	strgt	r2, [r3, -r5, lsl #2]
 844:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
 848:	05144b05 	ldreq	r4, [r4, #-2821]	; 0xfffff4fb
 84c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 850:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 854:	05a04c06 	streq	r4, [r0, #3078]!	; 0xc06
 858:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 85c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 860:	0a054b06 	beq	153480 <rpi_get_revision+0x152a4c>
 864:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 868:	0a054b06 	beq	153488 <rpi_get_revision+0x152a54>
 86c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 870:	0a054b06 	beq	153490 <rpi_get_revision+0x152a5c>
 874:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 878:	0a054b06 	beq	153498 <rpi_get_revision+0x152a64>
 87c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 880:	0a052f06 	beq	14c4a0 <rpi_get_revision+0x14ba6c>
 884:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 888:	0a052f06 	beq	14c4a8 <rpi_get_revision+0x14ba74>
 88c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 890:	02043006 	andeq	r3, r4, #6
 894:	a4030105 	strge	r0, [r3], #-261	; 0xfffffefb
 898:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 89c:	03010513 	movweq	r0, #5395	; 0x1513
 8a0:	05050154 	streq	r0, [r5, #-340]	; 0xfffffeac
 8a4:	01010113 	tsteq	r1, r3, lsl r1
 8a8:	01140205 	tsteq	r4, r5, lsl #4
 8ac:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 8b0:	31053116 	tstcc	r5, r6, lsl r1
 8b4:	011f0501 	tsteq	pc, r1, lsl #10
 8b8:	01060c05 	tsteq	r6, r5, lsl #24
 8bc:	054a1f05 	strbeq	r1, [sl, #-3845]	; 0xfffff0fb
 8c0:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 8c4:	016c0318 	cmneq	ip, r8, lsl r3
 8c8:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 8cc:	01110301 	tsteq	r1, r1, lsl #6
 8d0:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 8d4:	03062e06 	movweq	r2, #28166	; 0x6e06
 8d8:	0105011d 	tsteq	r5, sp, lsl r1
 8dc:	05016703 	streq	r6, [r1, #-1795]	; 0xfffff8fd
 8e0:	01011305 	tsteq	r1, r5, lsl #6
 8e4:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 8e8:	1f050132 	svcne	0x00050132
 8ec:	060c0501 	streq	r0, [ip], -r1, lsl #10
 8f0:	4a1f0501 	bmi	7c1cfc <rpi_get_revision+0x7c12c8>
 8f4:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 8f8:	01061205 	tsteq	r6, r5, lsl #4
 8fc:	4b060505 	blmi	181d18 <rpi_get_revision+0x1812e4>
 900:	01060805 	tsteq	r6, r5, lsl #16
 904:	0609052e 	streq	r0, [r9], -lr, lsr #10
 908:	1505052f 	strne	r0, [r5, #-1327]	; 0xfffffad1
 90c:	01060705 	tsteq	r6, r5, lsl #14
 910:	4b060905 	blmi	182d2c <rpi_get_revision+0x1822f8>
 914:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 918:	131a0601 	tstne	sl, #1048576	; 0x100000
 91c:	01060905 	tsteq	r6, r5, lsl #18
 920:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 924:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 928:	01061305 	tsteq	r6, r5, lsl #6
 92c:	03060104 	movweq	r0, #24836	; 0x6104
 930:	050100d6 	streq	r0, [r1, #-214]	; 0xffffff2a
 934:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 938:	09056701 	stmdbeq	r5, {r0, r8, r9, sl, sp, lr}
 93c:	4a730306 	bmi	1cc155c <rpi_get_revision+0x1cc0b28>
 940:	01060d05 	tsteq	r6, r5, lsl #26
 944:	04660b05 	strbteq	r0, [r6], #-2821	; 0xfffff4fb
 948:	06020502 	streq	r0, [r2], -r2, lsl #10
 94c:	667f8703 	ldrbtvs	r8, [pc], -r3, lsl #14
 950:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 954:	03060905 	movweq	r0, #26885	; 0x6905
 958:	9e01011d 	mcrls	1, 0, r0, cr1, cr13, {0}
 95c:	069e0132 			; <UNDEFINED> instruction: 0x069e0132
 960:	0603052e 	streq	r0, [r3], -lr, lsr #10
 964:	01010d03 	tsteq	r1, r3, lsl #26
 968:	001e02d6 			; <UNDEFINED> instruction: 0x001e02d6
 96c:	Address 0x000000000000096c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	5f746567 	svcpl	0x00746567
   8:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
   c:	6973006c 	ldmdbvs	r3!, {r2, r3, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	; 18 <.debug_str+0x18>
  14:	61686300 	cmnvs	r8, r0, lsl #6
  18:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
  1c:	616d6b00 	cmnvs	sp, r0, lsl #22
  20:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  24:	696c615f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
  30:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  34:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  38:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  3c:	5f343674 	svcpl	0x00343674
  40:	626d0074 	rsbvs	r0, sp, #116	; 0x74
  44:	775f786f 	ldrbvc	r7, [pc, -pc, ror #16]
  48:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
  4c:	636e7500 	cmnvs	lr, #0, 10
  50:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  54:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  58:	00323354 	eorseq	r3, r2, r4, asr r3
  5c:	61746164 	cmnvs	r4, r4, ror #2
  60:	736e7500 	cmnvc	lr, #0, 10
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  6c:	63007261 	movwvs	r7, #609	; 0x261
  70:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  74:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  78:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  7c:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
  80:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
  84:	632e786f 			; <UNDEFINED> instruction: 0x632e786f
  88:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  8c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  90:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  94:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  98:	7300746e 	movwvc	r7, #1134	; 0x46e
  9c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  b0:	2f656d6f 	svccs	0x00656d6f
  b4:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  b8:	61726769 	cmnvs	r2, r9, ror #14
  bc:	442f616d 	strtmi	r6, [pc], #-365	; c4 <.debug_str+0xc4>
  c0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  c4:	73746e65 	cmnvc	r4, #1616	; 0x650
  c8:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  cc:	2f627548 	svccs	0x00627548
  d0:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  d4:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  d8:	53432f61 	movtpl	r2, #16225	; 0x3f61
  dc:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  e0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  e4:	72006970 	andvc	r6, r0, #112, 18	; 0x1c0000
  e8:	635f6970 	cmpvs	pc, #112, 18	; 0x1c0000
  ec:	6b636f6c 	blvs	18dbea4 <rpi_get_revision+0x18db470>
  f0:	5f7a685f 	svcpl	0x007a685f
  f4:	00746573 	rsbseq	r6, r4, r3, ror r5
  f8:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  fc:	6d007465 	cfstrsvs	mvf7, [r0, #-404]	; 0xfffffe6c
 100:	5f786f62 	svcpl	0x00786f62
 104:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 108:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 10c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 110:	5f4e4f49 	svcpl	0x004e4f49
 114:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
 118:	006b636f 	rsbeq	r6, fp, pc, ror #6
 11c:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 120:	626d0032 	rsbvs	r0, sp, #50	; 0x32
 124:	735f786f 	cmpvc	pc, #7274496	; 0x6f0000
 128:	00646e65 	rsbeq	r6, r4, r5, ror #28
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 13c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 140:	7665725f 			; <UNDEFINED> instruction: 0x7665725f
 144:	6f697369 	svcvs	0x00697369
 148:	6f6c006e 	svcvs	0x006c006e
 14c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 15c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 160:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 164:	6f6c635f 	svcvs	0x006c635f
 168:	6d5f6b63 	vldrvs	d22, [pc, #-396]	; ffffffe4 <rpi_get_revision+0xfffff5b0>
 16c:	7a687861 	bvc	1a1e2f8 <rpi_get_revision+0x1a1d8c4>
 170:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 174:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 178:	6f6c2067 	svcvs	0x006c2067
 17c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 180:	6300746e 	movwvs	r7, #1134	; 0x46e
 184:	00726168 	rsbseq	r6, r2, r8, ror #2
 188:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 18c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 190:	72700074 	rsbsvc	r0, r0, #116	; 0x74
 194:	6b746e69 	blvs	1d1bb40 <rpi_get_revision+0x1d1b10c>
 198:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 19c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1a0:	2e313120 	rsfcssp	f3, f1, f0
 1a4:	20302e32 	eorscs	r2, r0, r2, lsr lr
 1a8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1ac:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1b0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1b4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1b8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1bc:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1c0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1c4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1c8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1cc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1d0:	6f6c666d 	svcvs	0x006c666d
 1d4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1d8:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1dc:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1e0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1e4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1e8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1f0:	7a6b3676 	bvc	1acdbd0 <rpi_get_revision+0x1acd19c>
 1f4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1f8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1fc:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 200:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 204:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 208:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 20c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 210:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 214:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 218:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 21c:	5f323374 	svcpl	0x00323374
 220:	6f6c0074 	svcvs	0x006c0074
 224:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 228:	7300746e 	movwvc	r7, #1134	; 0x46e
 22c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 230:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 234:	72007261 	andvc	r7, r0, #268435462	; 0x10000006
 238:	675f6970 			; <UNDEFINED> instruction: 0x675f6970
 23c:	6d5f7465 	cfldrdvs	mvd7, [pc, #-404]	; b0 <.debug_str+0xb0>
 240:	69736d65 	ldmdbvs	r3!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
 244:	7200657a 	andvc	r6, r0, #511705088	; 0x1e800000
 248:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 24c:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 250:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 254:	70720063 	rsbsvc	r0, r2, r3, rrx
 258:	6c635f69 	stclvs	15, cr5, [r3], #-420	; 0xfffffe5c
 25c:	5f6b636f 	svcpl	0x006b636f
 260:	68727563 	ldmdavs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
 264:	65675f7a 	strbvs	r5, [r7, #-3962]!	; 0xfffff086
 268:	70720074 	rsbsvc	r0, r2, r4, ror r0
 26c:	65675f69 	strbvs	r5, [r7, #-3945]!	; 0xfffff097
 270:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 274:	6c616972 			; <UNDEFINED> instruction: 0x6c616972
 278:	006d756e 	rsbeq	r7, sp, lr, ror #10

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	6e02100e 	cdpvs	0, 0, cr1, cr2, cr14, {0}
  2c:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  30:	0000000b 	andeq	r0, r0, fp
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  40:	000001e8 	andeq	r0, r0, r8, ror #3
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	42018e02 	andmi	r8, r1, #2, 28
  4c:	6c02100e 	stcvs	0, cr1, [r2], {14}
  50:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  54:	0000000b 	andeq	r0, r0, fp
  58:	00000020 	andeq	r0, r0, r0, lsr #32
  5c:	00000000 	andeq	r0, r0, r0
  60:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  64:	000001a0 	andeq	r0, r0, r0, lsr #3
  68:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  6c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  70:	180e4201 	stmdane	lr, {r0, r9, lr}
  74:	0e0a6a02 	vmlaeq.f32	s12, s20, s4
  78:	000b420c 	andeq	r4, fp, ip, lsl #4
  7c:	00000024 	andeq	r0, r0, r4, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000558 	andeq	r0, r0, r8, asr r5
  88:	000001a8 	andeq	r0, r0, r8, lsr #3
  8c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  90:	86038504 	strhi	r8, [r3], -r4, lsl #10
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	6e02180e 	cdpvs	8, 0, cr1, cr2, cr14, {0}
  9c:	42100e0a 	andsmi	r0, r0, #10, 28	; 0xa0
  a0:	0000000b 	andeq	r0, r0, fp
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000700 	andeq	r0, r0, r0, lsl #14
  b0:	000001a0 	andeq	r0, r0, r0, lsr #3
  b4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  bc:	180e4201 	stmdane	lr, {r0, r9, lr}
  c0:	0e0a6a02 	vmlaeq.f32	s12, s20, s4
  c4:	000b420c 	andeq	r4, fp, ip, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
  cc:	00000000 	andeq	r0, r0, r0
  d0:	000008a0 	andeq	r0, r0, r0, lsr #17
  d4:	00000194 	muleq	r0, r4, r1
  d8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  dc:	42018e02 	andmi	r8, r1, #2, 28
  e0:	6402100e 	strvs	r1, [r2], #-14
  e4:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  e8:	0000000b 	andeq	r0, r0, fp
  ec:	00000020 	andeq	r0, r0, r0, lsr #32
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000a34 	andeq	r0, r0, r4, lsr sl
  f8:	00000194 	muleq	r0, r4, r1
  fc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 100:	42018e02 	andmi	r8, r1, #2, 28
 104:	6402100e 	strvs	r1, [r2], #-14
 108:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
 10c:	0000000b 	andeq	r0, r0, fp

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_get_revision+0x12ccdf8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_get_revision+0x459fc>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


swi-hack-asm.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bad_exception_asm>:
   0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
   4:	e1a0000e 	mov	r0, lr
   8:	eafffffe 	b	0 <asm_not_reached_helper>

0000000c <swi_trivial_vector>:
   c:	e2800001 	add	r0, r0, #1
  10:	e1b0f00e 	movs	pc, lr

00000014 <swi_add>:
  14:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  18:	ef000001 	svc	0x00000001
  1c:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  20:	e12fff1e 	bx	lr
  24:	e320f000 	nop	{0}
  28:	e320f000 	nop	{0}
  2c:	e320f000 	nop	{0}
  30:	e320f000 	nop	{0}
  34:	e320f000 	nop	{0}
  38:	e320f000 	nop	{0}
  3c:	e320f000 	nop	{0}

00000040 <_interrupt_vector_slow>:
  40:	e59ff034 	ldr	pc, [pc, #52]	; 7c <_interrupt_vector_fast+0x1c>
  44:	e59ff030 	ldr	pc, [pc, #48]	; 7c <_interrupt_vector_fast+0x1c>
  48:	e59ff030 	ldr	pc, [pc, #48]	; 80 <_interrupt_vector_fast+0x20>
  4c:	e59ff028 	ldr	pc, [pc, #40]	; 7c <_interrupt_vector_fast+0x1c>
  50:	e59ff024 	ldr	pc, [pc, #36]	; 7c <_interrupt_vector_fast+0x1c>
  54:	e59ff020 	ldr	pc, [pc, #32]	; 7c <_interrupt_vector_fast+0x1c>
  58:	e59ff01c 	ldr	pc, [pc, #28]	; 7c <_interrupt_vector_fast+0x1c>
  5c:	e320f000 	nop	{0}

00000060 <_interrupt_vector_fast>:
  60:	e59ff014 	ldr	pc, [pc, #20]	; 7c <_interrupt_vector_fast+0x1c>
  64:	e59ff010 	ldr	pc, [pc, #16]	; 7c <_interrupt_vector_fast+0x1c>
  68:	e59ff00c 	ldr	pc, [pc, #12]	; 7c <_interrupt_vector_fast+0x1c>
  6c:	e59ff008 	ldr	pc, [pc, #8]	; 7c <_interrupt_vector_fast+0x1c>
  70:	e59ff004 	ldr	pc, [pc, #4]	; 7c <_interrupt_vector_fast+0x1c>
  74:	e51ff000 	ldr	pc, [pc, #-0]	; 7c <_interrupt_vector_fast+0x1c>
  78:	eafffffe 	b	0 <interrupt_asm>
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <_interrupt_vector_fast+0x168d7cc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_can_getc>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e59f0010 	ldr	r0, [pc, #16]	; 20 <uart_can_getc+0x20>
   c:	ebfffffe 	bl	0 <GET32>
  10:	e2004001 	and	r4, r0, #1
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e1a00004 	mov	r0, r4
  1c:	e8bd8010 	pop	{r4, pc}
  20:	20215054 	eorcs	r5, r1, r4, asr r0

00000024 <uart_init>:
  24:	e92d4010 	push	{r4, lr}
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e3a01002 	mov	r1, #2
  30:	e3a0000f 	mov	r0, #15
  34:	ebfffffe 	bl	0 <gpio_set_function>
  38:	e3a01002 	mov	r1, #2
  3c:	e3a0000e 	mov	r0, #14
  40:	ebfffffe 	bl	0 <gpio_set_function>
  44:	ebfffffe 	bl	0 <dev_barrier>
  48:	e59f4078 	ldr	r4, [pc, #120]	; c8 <uart_init+0xa4>
  4c:	e1a00004 	mov	r0, r4
  50:	ebfffffe 	bl	0 <GET32>
  54:	e3801001 	orr	r1, r0, #1
  58:	e1a00004 	mov	r0, r4
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	ebfffffe 	bl	0 <dev_barrier>
  64:	e284405c 	add	r4, r4, #92	; 0x5c
  68:	e1a00004 	mov	r0, r4
  6c:	ebfffffe 	bl	0 <GET32>
  70:	e3c01003 	bic	r1, r0, #3
  74:	e1a00004 	mov	r0, r4
  78:	ebfffffe 	bl	0 <PUT32>
  7c:	e3a01006 	mov	r1, #6
  80:	e59f0044 	ldr	r0, [pc, #68]	; cc <uart_init+0xa8>
  84:	ebfffffe 	bl	0 <PUT32>
  88:	e3a01000 	mov	r1, #0
  8c:	e59f003c 	ldr	r0, [pc, #60]	; d0 <uart_init+0xac>
  90:	ebfffffe 	bl	0 <PUT32>
  94:	e59f1038 	ldr	r1, [pc, #56]	; d4 <uart_init+0xb0>
  98:	e59f0038 	ldr	r0, [pc, #56]	; d8 <uart_init+0xb4>
  9c:	ebfffffe 	bl	0 <PUT32>
  a0:	e3a01003 	mov	r1, #3
  a4:	e59f0030 	ldr	r0, [pc, #48]	; dc <uart_init+0xb8>
  a8:	ebfffffe 	bl	0 <PUT32>
  ac:	e1a00004 	mov	r0, r4
  b0:	ebfffffe 	bl	0 <GET32>
  b4:	e3801003 	orr	r1, r0, #3
  b8:	e1a00004 	mov	r0, r4
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	ebfffffe 	bl	0 <dev_barrier>
  c4:	e8bd8010 	pop	{r4, pc}
  c8:	20215004 	eorcs	r5, r1, r4
  cc:	20215048 	eorcs	r5, r1, r8, asr #32
  d0:	20215044 	eorcs	r5, r1, r4, asr #32
  d4:	0000010e 	andeq	r0, r0, lr, lsl #2
  d8:	20215068 	eorcs	r5, r1, r8, rrx
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32

000000e0 <uart_getc>:
  e0:	e92d4010 	push	{r4, lr}
  e4:	ebfffffe 	bl	0 <dev_barrier>
  e8:	ebffffc4 	bl	0 <uart_can_getc>
  ec:	e3500000 	cmp	r0, #0
  f0:	0afffffc 	beq	e8 <uart_getc+0x8>
  f4:	e59f0010 	ldr	r0, [pc, #16]	; 10c <uart_getc+0x2c>
  f8:	ebfffffe 	bl	0 <GET32>
  fc:	e6ef4070 	uxtb	r4, r0
 100:	ebfffffe 	bl	0 <dev_barrier>
 104:	e1a00004 	mov	r0, r4
 108:	e8bd8010 	pop	{r4, pc}
 10c:	20215040 	eorcs	r5, r1, r0, asr #32

00000110 <uart_can_putc>:
 110:	e92d4010 	push	{r4, lr}
 114:	ebfffffe 	bl	0 <dev_barrier>
 118:	e59f0018 	ldr	r0, [pc, #24]	; 138 <uart_can_putc+0x28>
 11c:	ebfffffe 	bl	0 <GET32>
 120:	e3100020 	tst	r0, #32
 124:	13a04001 	movne	r4, #1
 128:	03a04000 	moveq	r4, #0
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	e1a00004 	mov	r0, r4
 134:	e8bd8010 	pop	{r4, pc}
 138:	20215054 	eorcs	r5, r1, r4, asr r0

0000013c <uart_putc>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e1a04000 	mov	r4, r0
 144:	ebfffffe 	bl	0 <dev_barrier>
 148:	ebfffffe 	bl	110 <uart_can_putc>
 14c:	e3500000 	cmp	r0, #0
 150:	0afffffc 	beq	148 <uart_putc+0xc>
 154:	e6ef1074 	uxtb	r1, r4
 158:	e59f0008 	ldr	r0, [pc, #8]	; 168 <uart_putc+0x2c>
 15c:	ebfffffe 	bl	0 <PUT32>
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	e8bd8010 	pop	{r4, pc}
 168:	20215040 	eorcs	r5, r1, r0, asr #32

0000016c <uart_has_data>:
 16c:	e92d4010 	push	{r4, lr}
 170:	ebffffa2 	bl	0 <uart_can_getc>
 174:	e8bd8010 	pop	{r4, pc}

00000178 <uart_getc_async>:
 178:	e92d4010 	push	{r4, lr}
 17c:	ebfffffe 	bl	16c <uart_has_data>
 180:	e3500000 	cmp	r0, #0
 184:	0a000001 	beq	190 <uart_getc_async+0x18>
 188:	ebfffffe 	bl	e0 <uart_getc>
 18c:	e8bd8010 	pop	{r4, pc}
 190:	e3e00000 	mvn	r0, #0
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f0018 	ldr	r0, [pc, #24]	; 1c0 <uart_tx_is_empty+0x28>
 1a4:	ebfffffe 	bl	0 <GET32>
 1a8:	e3100040 	tst	r0, #64	; 0x40
 1ac:	13a04001 	movne	r4, #1
 1b0:	03a04000 	moveq	r4, #0
 1b4:	ebfffffe 	bl	0 <dev_barrier>
 1b8:	e1a00004 	mov	r0, r4
 1bc:	e8bd8010 	pop	{r4, pc}
 1c0:	20215054 	eorcs	r5, r1, r4, asr r0

000001c4 <uart_flush_tx>:
 1c4:	e92d4010 	push	{r4, lr}
 1c8:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1cc:	e3500000 	cmp	r0, #0
 1d0:	0afffffc 	beq	1c8 <uart_flush_tx+0x4>
 1d4:	e8bd8010 	pop	{r4, pc}

000001d8 <uart_disable>:
 1d8:	e92d4010 	push	{r4, lr}
 1dc:	ebfffffe 	bl	0 <dev_barrier>
 1e0:	ebfffffe 	bl	1c4 <uart_flush_tx>
 1e4:	e59f4018 	ldr	r4, [pc, #24]	; 204 <uart_disable+0x2c>
 1e8:	e1a00004 	mov	r0, r4
 1ec:	ebfffffe 	bl	0 <GET32>
 1f0:	e3c01001 	bic	r1, r0, #1
 1f4:	e1a00004 	mov	r0, r4
 1f8:	ebfffffe 	bl	0 <PUT32>
 1fc:	ebfffffe 	bl	0 <dev_barrier>
 200:	e8bd8010 	pop	{r4, pc}
 204:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004d6 	ldrdeq	r0, [r0], -r6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001c40b 	andeq	ip, r1, fp, lsl #8
  10:	01ab0c00 			; <UNDEFINED> instruction: 0x01ab0c00
  14:	00c90000 	sbceq	r0, r9, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	02080000 	andeq	r0, r8, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	040c0000 	streq	r0, [ip], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040400 	streq	r0, [r4, -r0, lsl #8]
  30:	0000013a 	andeq	r0, r0, sl, lsr r1
  34:	6b060104 	blvs	18044c <uart_disable+0x180274>
  38:	04000002 	streq	r0, [r0], #-2
  3c:	01160502 	tsteq	r6, r2, lsl #10
  40:	04040000 	streq	r0, [r4], #-0
  44:	00025405 	andeq	r5, r2, r5, lsl #8
  48:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  4c:	00000182 	andeq	r0, r0, r2, lsl #3
  50:	87080104 	strhi	r0, [r8, -r4, lsl #2]
  54:	04000000 	streq	r0, [r0], #-0
  58:	00b60702 	adcseq	r0, r6, r2, lsl #14
  5c:	04040000 	streq	r0, [r4], #-0
  60:	0000a407 	andeq	sl, r0, r7, lsl #8
  64:	07080400 	streq	r0, [r8, -r0, lsl #8]
  68:	00000147 	andeq	r0, r0, r7, asr #2
  6c:	9f080104 	svcls	0x00080104
  70:	0d000001 	stceq	0, cr0, [r0, #-4]
  74:	00500107 	subseq	r0, r0, r7, lsl #2
  78:	0c030000 	stceq	0, cr0, [r3], {-0}
  7c:	0000b20e 	andeq	fp, r0, lr, lsl #4
  80:	02770500 	rsbseq	r0, r7, #0, 10
  84:	05000000 	streq	r0, [r0, #-0]
  88:	0000001a 	andeq	r0, r0, sl, lsl r0
  8c:	004b0501 	subeq	r0, fp, r1, lsl #10
  90:	05040000 	streq	r0, [r4, #-0]
  94:	0000005a 	andeq	r0, r0, sl, asr r0
  98:	00690505 	rsbeq	r0, r9, r5, lsl #10
  9c:	05060000 	streq	r0, [r6, #-0]
  a0:	00000078 	andeq	r0, r0, r8, ror r0
  a4:	01900507 	orrseq	r0, r0, r7, lsl #10
  a8:	05030000 	streq	r0, [r3, #-0]
  ac:	00000095 	muleq	r0, r5, r0
  b0:	200e0002 	andcs	r0, lr, r2
  b4:	03000001 	movweq	r0, #1
  b8:	00730315 	rsbseq	r0, r3, r5, lsl r3
  bc:	4e0a0000 	cdpmi	0, 0, cr0, cr10, cr0, {0}
  c0:	02000002 	andeq	r0, r0, #2
  c4:	0000d4ad 	andeq	sp, r0, sp, lsr #9
  c8:	002d0600 	eoreq	r0, sp, r0, lsl #12
  cc:	2d060000 	stccs	0, cr0, [r6, #-0]
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000450f 	andeq	r4, r0, pc, lsl #10
  d8:	0ac20200 	beq	ff0808e0 <uart_disable+0xff080708>
  dc:	0000002d 	andeq	r0, r0, sp, lsr #32
  e0:	000000ea 	andeq	r0, r0, sl, ror #1
  e4:	00002d06 	andeq	r2, r0, r6, lsl #26
  e8:	870a0000 	strhi	r0, [sl, -r0]
  ec:	03000002 	movweq	r0, #2
  f0:	00010019 	andeq	r0, r1, r9, lsl r0
  f4:	002d0600 	eoreq	r0, sp, r0, lsl #12
  f8:	b2060000 	andlt	r0, r6, #0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000e10 	andeq	r0, r0, r0, lsl lr
 104:	069c0200 	ldreq	r0, [ip], r0, lsl #4
 108:	00025d09 	andeq	r5, r2, r9, lsl #26
 10c:	01c4a000 	biceq	sl, r4, r0
 110:	00140000 	andseq	r0, r4, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	00000126 	andeq	r0, r0, r6, lsr #2
 11c:	0001cc02 	andeq	ip, r1, r2, lsl #24
 120:	00012600 	andeq	r2, r1, r0, lsl #12
 124:	34070000 	strcc	r0, [r7], #-0
 128:	94000000 	strls	r0, [r0], #-0
 12c:	00000026 	andeq	r0, r0, r6, lsr #32
 130:	00000198 	muleq	r0, r8, r1
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	017a9c01 	cmneq	sl, r1, lsl #24
 13c:	b8080000 	stmdalt	r8, {}	; <UNPREDICTABLE>
 140:	97000001 	strls	r0, [r0, -r1]
 144:	00000026 	andeq	r0, r0, r6, lsr #32
 148:	0000000e 	andeq	r0, r0, lr
 14c:	0000000c 	andeq	r0, r0, ip
 150:	0001a002 	andeq	sl, r1, r2
 154:	00010000 	andeq	r0, r1, r0
 158:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
 15c:	00d40000 	sbcseq	r0, r4, r0
 160:	01700000 	cmneq	r0, r0
 164:	01010000 	mrseq	r0, (UNDEF: 1)
 168:	540c0550 	strpl	r0, [ip], #-1360	; 0xfffffab0
 16c:	00202150 	eoreq	r2, r0, r0, asr r1
 170:	0001b802 	andeq	fp, r1, r2, lsl #16
 174:	00010000 	andeq	r0, r1, r0
 178:	99070000 	stmdbls	r7, {}	; <UNPREDICTABLE>
 17c:	8d000002 	stchi	0, cr0, [r0, #-8]
 180:	00000026 	andeq	r0, r0, r6, lsr #32
 184:	00000178 	andeq	r0, r0, r8, ror r1
 188:	00000020 	andeq	r0, r0, r0, lsr #32
 18c:	01a59c01 			; <UNDEFINED> instruction: 0x01a59c01
 190:	80020000 	andhi	r0, r2, r0
 194:	a5000001 	strge	r0, [r0, #-1]
 198:	02000001 	andeq	r0, r0, #1
 19c:	0000018c 	andeq	r0, r0, ip, lsl #3
 1a0:	0000027d 	andeq	r0, r0, sp, ror r2
 1a4:	01740700 	cmneq	r4, r0, lsl #14
 1a8:	26870000 	strcs	r0, [r7], r0
 1ac:	6c000000 	stcvs	0, cr0, [r0], {-0}
 1b0:	0c000001 	stceq	0, cr0, [r0], {1}
 1b4:	01000000 	mrseq	r0, (UNDEF: 0)
 1b8:	0001c79c 	muleq	r1, ip, r7
 1bc:	01740200 	cmneq	r4, r0, lsl #4
 1c0:	02da0000 	sbcseq	r0, sl, #0
 1c4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1c8:	00000244 	andeq	r0, r0, r4, asr #4
 1cc:	00013c7a 	andeq	r3, r1, sl, ror ip
 1d0:	00003000 	andeq	r3, r0, r0
 1d4:	299c0100 	ldmibcs	ip, {r8}
 1d8:	11000002 	tstne	r0, r2
 1dc:	7a010063 	bvc	40370 <uart_disable+0x40198>
 1e0:	00002d19 	andeq	r2, r0, r9, lsl sp
 1e4:	00001a00 	andeq	r1, r0, r0, lsl #20
 1e8:	00001600 	andeq	r1, r0, r0, lsl #12
 1ec:	01480200 	mrseq	r0, (UNDEF: 104)
 1f0:	01000000 	mrseq	r0, (UNDEF: 0)
 1f4:	4c020000 	stcmi	0, cr0, [r2], {-0}
 1f8:	29000001 	stmdbcs	r0, {r0}
 1fc:	03000002 	movweq	r0, #2
 200:	00000160 	andeq	r0, r0, r0, ror #2
 204:	000000be 	strheq	r0, [r0], -lr
 208:	0000021f 	andeq	r0, r0, pc, lsl r2
 20c:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 210:	2150400c 	cmpcs	r0, ip
 214:	51010120 	tstpl	r1, r0, lsr #2
 218:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 21c:	02001aff 	andeq	r1, r0, #1044480	; 0xff000
 220:	00000164 	andeq	r0, r0, r4, ror #2
 224:	00000100 	andeq	r0, r0, r0, lsl #2
 228:	012c0700 			; <UNDEFINED> instruction: 0x012c0700
 22c:	266e0000 	strbtcs	r0, [lr], -r0
 230:	10000000 	andne	r0, r0, r0
 234:	2c000001 	stccs	0, cr0, [r0], {1}
 238:	01000000 	mrseq	r0, (UNDEF: 0)
 23c:	00027d9c 	muleq	r2, ip, sp
 240:	015e0800 	cmpeq	lr, r0, lsl #16
 244:	26710000 	ldrbtcs	r0, [r1], -r0
 248:	2b000000 	blcs	250 <.debug_info+0x250>
 24c:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 250:	02000000 	andeq	r0, r0, #0
 254:	00000118 	andeq	r0, r0, r8, lsl r1
 258:	00000100 	andeq	r0, r0, r0, lsl #2
 25c:	00012003 	andeq	r2, r1, r3
 260:	0000d400 	andeq	sp, r0, r0, lsl #8
 264:	00027300 	andeq	r7, r2, r0, lsl #6
 268:	50010100 	andpl	r0, r1, r0, lsl #2
 26c:	50540c05 	subspl	r0, r4, r5, lsl #24
 270:	02002021 	andeq	r2, r0, #33	; 0x21
 274:	00000130 	andeq	r0, r0, r0, lsr r1
 278:	00000100 	andeq	r0, r0, r0, lsl #2
 27c:	01020700 	tsteq	r2, r0, lsl #14
 280:	26610000 	strbtcs	r0, [r1], -r0
 284:	e0000000 	and	r0, r0, r0
 288:	30000000 	andcc	r0, r0, r0
 28c:	01000000 	mrseq	r0, (UNDEF: 0)
 290:	0002da9c 	muleq	r2, ip, sl
 294:	01a40800 			; <UNDEFINED> instruction: 0x01a40800
 298:	26660000 	strbtcs	r0, [r6], -r0
 29c:	35000000 	strcc	r0, [r0, #-0]
 2a0:	33000000 	movwcc	r0, #0
 2a4:	02000000 	andeq	r0, r0, #0
 2a8:	000000e8 	andeq	r0, r0, r8, ror #1
 2ac:	00000100 	andeq	r0, r0, r0, lsl #2
 2b0:	0000ec02 	andeq	lr, r0, r2, lsl #24
 2b4:	0002da00 	andeq	sp, r2, r0, lsl #20
 2b8:	00fc0300 	rscseq	r0, ip, r0, lsl #6
 2bc:	00d40000 	sbcseq	r0, r4, r0
 2c0:	02d00000 	sbcseq	r0, r0, #0
 2c4:	01010000 	mrseq	r0, (UNDEF: 1)
 2c8:	400c0550 	andmi	r0, ip, r0, asr r5
 2cc:	00202150 	eoreq	r2, r0, r0, asr r1
 2d0:	00010402 	andeq	r0, r1, r2, lsl #8
 2d4:	00010000 	andeq	r0, r1, r0
 2d8:	00120000 	andseq	r0, r2, r0
 2dc:	01000000 	mrseq	r0, (UNDEF: 0)
 2e0:	00260c55 	eoreq	r0, r6, r5, asr ip
 2e4:	00000000 	andeq	r0, r0, r0
 2e8:	00240000 	eoreq	r0, r4, r0
 2ec:	9c010000 	stcls	0, cr0, [r1], {-0}
 2f0:	00000330 	andeq	r0, r0, r0, lsr r3
 2f4:	00002b08 	andeq	r2, r0, r8, lsl #22
 2f8:	00265800 	eoreq	r5, r6, r0, lsl #16
 2fc:	003f0000 	eorseq	r0, pc, r0
 300:	003d0000 	eorseq	r0, sp, r0
 304:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 308:	00000000 	andeq	r0, r0, r0
 30c:	03000001 	movweq	r0, #1
 310:	00000010 	andeq	r0, r0, r0, lsl r0
 314:	000000d4 	ldrdeq	r0, [r0], -r4
 318:	00000326 	andeq	r0, r0, r6, lsr #6
 31c:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 320:	2150540c 	cmpcs	r0, ip, lsl #8
 324:	18020020 	stmdane	r2, {r5}
 328:	00000000 	andeq	r0, r0, r0
 32c:	00000001 	andeq	r0, r0, r1
 330:	00016709 	andeq	r6, r1, r9, lsl #14
 334:	01d84900 	bicseq	r4, r8, r0, lsl #18
 338:	00300000 	eorseq	r0, r0, r0
 33c:	9c010000 	stcls	0, cr0, [r1], {-0}
 340:	00000388 	andeq	r0, r0, r8, lsl #7
 344:	0001e002 	andeq	lr, r1, r2
 348:	00010000 	andeq	r0, r1, r0
 34c:	01e40200 	mvneq	r0, r0, lsl #4
 350:	01080000 	mrseq	r0, (UNDEF: 8)
 354:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
 358:	d4000001 	strle	r0, [r0], #-1
 35c:	6a000000 	bvs	364 <.debug_info+0x364>
 360:	01000003 	tsteq	r0, r3
 364:	74025001 	strvc	r5, [r2], #-1
 368:	fc030000 	stc2	0, cr0, [r3], {-0}
 36c:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
 370:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
 374:	01000003 	tsteq	r0, r3
 378:	74025001 	strvc	r5, [r2], #-1
 37c:	00020000 	andeq	r0, r2, r0
 380:	00000002 	andeq	r0, r0, r2
 384:	00000001 	andeq	r0, r0, r1
 388:	00010c13 	andeq	r0, r1, r3, lsl ip
 38c:	06240100 	strteq	r0, [r4], -r0, lsl #2
 390:	00000024 	andeq	r0, r0, r4, lsr #32
 394:	000000bc 	strheq	r0, [r0], -ip
 398:	2c029c01 	stccs	12, cr9, [r2], {1}
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	03000001 	movweq	r0, #1
 3a4:	00000038 	andeq	r0, r0, r8, lsr r0
 3a8:	000000ea 	andeq	r0, r0, sl, ror #1
 3ac:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
 3b0:	01500101 	cmpeq	r0, r1, lsl #2
 3b4:	5101013f 	tstpl	r1, pc, lsr r1
 3b8:	03003201 	movweq	r3, #513	; 0x201
 3bc:	00000044 	andeq	r0, r0, r4, asr #32
 3c0:	000000ea 	andeq	r0, r0, sl, ror #1
 3c4:	000003d3 	ldrdeq	r0, [r0], -r3
 3c8:	01500101 	cmpeq	r0, r1, lsl #2
 3cc:	5101013e 	tstpl	r1, lr, lsr r1
 3d0:	02003201 	andeq	r3, r0, #268435456	; 0x10000000
 3d4:	00000048 	andeq	r0, r0, r8, asr #32
 3d8:	00000100 	andeq	r0, r0, r0, lsl #2
 3dc:	00005403 	andeq	r5, r0, r3, lsl #8
 3e0:	0000d400 	andeq	sp, r0, r0, lsl #8
 3e4:	0003f000 	andeq	pc, r3, r0
 3e8:	50010100 	andpl	r0, r1, r0, lsl #2
 3ec:	00007402 	andeq	r7, r0, r2, lsl #8
 3f0:	00006003 	andeq	r6, r0, r3
 3f4:	0000be00 	andeq	fp, r0, r0, lsl #28
 3f8:	00040400 	andeq	r0, r4, r0, lsl #8
 3fc:	50010100 	andpl	r0, r1, r0, lsl #2
 400:	00007402 	andeq	r7, r0, r2, lsl #8
 404:	00006402 	andeq	r6, r0, r2, lsl #8
 408:	00010000 	andeq	r0, r1, r0
 40c:	00700300 	rsbseq	r0, r0, r0, lsl #6
 410:	00d40000 	sbcseq	r0, r4, r0
 414:	04210000 	strteq	r0, [r1], #-0
 418:	01010000 	mrseq	r0, (UNDEF: 1)
 41c:	00740250 	rsbseq	r0, r4, r0, asr r2
 420:	007c0300 	rsbseq	r0, ip, r0, lsl #6
 424:	00be0000 	adcseq	r0, lr, r0
 428:	04350000 	ldrteq	r0, [r5], #-0
 42c:	01010000 	mrseq	r0, (UNDEF: 1)
 430:	00740250 	rsbseq	r0, r4, r0, asr r2
 434:	00880300 	addeq	r0, r8, r0, lsl #6
 438:	00be0000 	adcseq	r0, lr, r0
 43c:	04510000 	ldrbeq	r0, [r1], #-0
 440:	01010000 	mrseq	r0, (UNDEF: 1)
 444:	480c0550 	stmdami	ip, {r4, r6, r8, sl}
 448:	01202150 			; <UNDEFINED> instruction: 0x01202150
 44c:	36015101 	strcc	r5, [r1], -r1, lsl #2
 450:	00940300 	addseq	r0, r4, r0, lsl #6
 454:	00be0000 	adcseq	r0, lr, r0
 458:	046d0000 	strbteq	r0, [sp], #-0
 45c:	01010000 	mrseq	r0, (UNDEF: 1)
 460:	440c0550 	strmi	r0, [ip], #-1360	; 0xfffffab0
 464:	01202150 			; <UNDEFINED> instruction: 0x01202150
 468:	30015101 	andcc	r5, r1, r1, lsl #2
 46c:	00a00300 	adceq	r0, r0, r0, lsl #6
 470:	00be0000 	adcseq	r0, lr, r0
 474:	048b0000 	streq	r0, [fp], #0
 478:	01010000 	mrseq	r0, (UNDEF: 1)
 47c:	680c0550 	stmdavs	ip, {r4, r6, r8, sl}
 480:	01202150 			; <UNDEFINED> instruction: 0x01202150
 484:	0a035101 	beq	d4890 <uart_disable+0xd46b8>
 488:	0300010e 	movweq	r0, #270	; 0x10e
 48c:	000000ac 	andeq	r0, r0, ip, lsr #1
 490:	000000be 	strheq	r0, [r0], -lr
 494:	000004a7 	andeq	r0, r0, r7, lsr #9
 498:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 49c:	21504c0c 	cmpcs	r0, ip, lsl #24
 4a0:	51010120 	tstpl	r1, r0, lsr #2
 4a4:	03003301 	movweq	r3, #769	; 0x301
 4a8:	000000b4 	strheq	r0, [r0], -r4
 4ac:	000000d4 	ldrdeq	r0, [r0], -r4
 4b0:	000004bb 			; <UNDEFINED> instruction: 0x000004bb
 4b4:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
 4b8:	03000074 	movweq	r0, #116	; 0x74
 4bc:	000000c0 	andeq	r0, r0, r0, asr #1
 4c0:	000000be 	strheq	r0, [r0], -lr
 4c4:	000004cf 	andeq	r0, r0, pc, asr #9
 4c8:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
 4cc:	02000074 	andeq	r0, r0, #116	; 0x74
 4d0:	000000c4 	andeq	r0, r0, r4, asr #1
 4d4:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00480200 	subeq	r0, r8, r0, lsl #4
   c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  10:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
  14:	7f017d01 	svcvc	0x00017d01
  18:	00130113 	andseq	r0, r3, r3, lsl r1
  1c:	00240400 	eoreq	r0, r4, r0, lsl #8
  20:	0b3e0b0b 	bleq	f82c54 <uart_disable+0xf82a7c>
  24:	00000e03 	andeq	r0, r0, r3, lsl #28
  28:	03002805 	movweq	r2, #2053	; 0x805
  2c:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  30:	00050600 	andeq	r0, r5, r0, lsl #12
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	3f012e07 	svccc	0x00012e07
  3c:	3a0e0319 	bcc	380ca8 <uart_disable+0x380ad0>
  40:	0b3b0121 	bleq	ec04cc <uart_disable+0xec02f4>
  44:	27052139 	smladxcs	r5, r9, r1, r2
  48:	11134919 	tstne	r3, r9, lsl r9
  4c:	40061201 	andmi	r1, r6, r1, lsl #4
  50:	01197a18 	tsteq	r9, r8, lsl sl
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  5c:	3b01213a 	blcc	4854c <uart_disable+0x48374>
  60:	0921390b 	stmdbeq	r1!, {r0, r1, r3, r8, fp, ip, sp}
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  6c:	012e0900 			; <UNDEFINED> instruction: 0x012e0900
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	3b01213a 	blcc	48564 <uart_disable+0x4838c>
  78:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  7c:	01111927 	tsteq	r1, r7, lsr #18
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	1301197a 	movwne	r1, #6522	; 0x197a
  88:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  8c:	03193f01 	tsteq	r9, #1, 30
  90:	3b0b3a0e 	blcc	2ce8d0 <uart_disable+0x2ce6f8>
  94:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  98:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  9c:	00001301 	andeq	r1, r0, r1, lsl #6
  a0:	2501110b 	strcs	r1, [r1, #-267]	; 0xfffffef5
  a4:	030b130e 	movweq	r1, #45838	; 0xb30e
  a8:	110e1b0e 	tstne	lr, lr, lsl #22
  ac:	10061201 	andne	r1, r6, r1, lsl #4
  b0:	0c000017 	stceq	0, cr0, [r0], {23}
  b4:	0b0b0024 	bleq	2c014c <uart_disable+0x2bff74>
  b8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  bc:	040d0000 	streq	r0, [sp], #-0
  c0:	0b0b3e01 	bleq	2cf8cc <uart_disable+0x2cf6f4>
  c4:	3a13490b 	bcc	4d24f8 <uart_disable+0x4d2320>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0013010b 	andseq	r0, r3, fp, lsl #2
  d0:	00160e00 	andseq	r0, r6, r0, lsl #28
  d4:	0b3a0e03 	bleq	e838e8 <uart_disable+0xe83710>
  d8:	0b390b3b 	bleq	e42dcc <uart_disable+0xe42bf4>
  dc:	00001349 	andeq	r1, r0, r9, asr #6
  e0:	3f012e0f 	svccc	0x00012e0f
  e4:	3a0e0319 	bcc	380d50 <uart_disable+0x380b78>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	01193c13 	tsteq	r9, r3, lsl ip
  f4:	10000013 	andne	r0, r0, r3, lsl r0
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  fc:	0b3a0e03 	bleq	e83910 <uart_disable+0xe83738>
 100:	0b390b3b 	bleq	e42df4 <uart_disable+0xe42c1c>
 104:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 108:	05110000 	ldreq	r0, [r1, #-0]
 10c:	3a080300 	bcc	200d14 <uart_disable+0x200b3c>
 110:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 114:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 118:	1742b717 	smlaldne	fp, r2, r7, r7
 11c:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 120:	3a0e0301 	bcc	380d2c <uart_disable+0x380b54>
 124:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 128:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 12c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 130:	7a184006 	bvc	610150 <uart_disable+0x60ff78>
 134:	00130119 	andseq	r0, r3, r9, lsl r1
 138:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 13c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 140:	0b3b0b3a 	bleq	ec2e30 <uart_disable+0xec2c58>
 144:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 148:	06120111 			; <UNDEFINED> instruction: 0x06120111
 14c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 150:	Address 0x0000000000000150 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000041 	andeq	r0, r0, r1, asr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	b4040000 	strlt	r0, [r4], #-0
  10:	0103c403 	tsteq	r3, r3, lsl #8
  14:	00000054 	andeq	r0, r0, r4, asr r0
  18:	bc040000 	stclt	0, cr0, [r4], {-0}
  1c:	0102c702 	tsteq	r2, r2, lsl #14
  20:	02c70450 	sbceq	r0, r7, #80, 8	; 0x50000000
  24:	540102ec 	strpl	r0, [r1], #-748	; 0xfffffd14
  28:	04000000 	streq	r0, [r0], #-0
  2c:	02bc02ac 	adcseq	r0, ip, #172, 4	; 0xc000000a
  30:	00005401 	andeq	r5, r0, r1, lsl #8
  34:	02800400 	addeq	r0, r0, #0, 8
  38:	54010290 	strpl	r0, [r1], #-656	; 0xfffffd70
  3c:	04000000 	streq	r0, [r0], #-0
  40:	54012414 	strpl	r2, [r1], #-1044	; 0xfffffbec
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000208 	andeq	r0, r0, r8, lsl #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c1 	andeq	r0, r0, r1, asr #3
   4:	00770003 	rsbseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  28:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  2c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  30:	6f442f61 	svcvs	0x00442f61
  34:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  38:	2f73746e 	svccs	0x0073746e
  3c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  40:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  44:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  48:	616d6172 	smcvs	54802	; 0xd612
  4c:	3153432f 	cmpcc	r3, pc, lsr #6
  50:	2f453034 	svccs	0x00453034
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  5c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  60:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  64:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  74:	70670000 	rsbvc	r0, r7, r0
  78:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  7c:	00000200 	andeq	r0, r0, r0, lsl #4
  80:	00200500 	eoreq	r0, r0, r0, lsl #10
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	d4030000 	strle	r0, [r3], #-0
  8c:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
  90:	1405302f 	strne	r3, [r5], #-47	; 0xffffffd1
  94:	09050106 	stmdbeq	r5, {r1, r2, r8}
  98:	0605054a 	streq	r0, [r5], -sl, asr #10
  9c:	01053030 	tsteq	r5, r0, lsr r0
  a0:	16051306 	strne	r1, [r5], -r6, lsl #6
  a4:	66470306 	strbvs	r0, [r7], -r6, lsl #6
  a8:	302f0505 	eorcc	r0, pc, r5, lsl #10
  ac:	05316867 	ldreq	r6, [r1, #-2151]!	; 0xfffff799
  b0:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
  b4:	68066605 	stmdavs	r6, {r0, r2, r9, sl, sp, lr}
  b8:	06210531 			; <UNDEFINED> instruction: 0x06210531
  bc:	66050501 	strvs	r0, [r5], -r1, lsl #10
  c0:	69696906 	stmdbvs	r9!, {r1, r2, r8, fp, sp, lr}^
  c4:	21056b69 	tstcs	r5, r9, ror #22
  c8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  cc:	0568064a 	strbeq	r0, [r8, #-1610]!	; 0xfffff9b6
  d0:	052f0601 	streq	r0, [pc, #-1537]!	; fffffad7 <uart_disable+0xfffff8ff>
  d4:	1b030615 	blne	c1930 <uart_disable+0xc1758>
  d8:	2f0205d6 	svccs	0x000205d6
  dc:	05300505 	ldreq	r0, [r0, #-1285]!	; 0xfffffafb
  e0:	0402000c 	streq	r0, [r2], #-12
  e4:	0d050101 	stfeqs	f0, [r5, #-4]
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	0c050106 	stfeqs	f0, [r5], {6}
  f0:	01040200 	mrseq	r0, R12_usr
  f4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  f8:	0612054c 	ldreq	r0, [r2], -ip, asr #10
  fc:	4a090501 	bmi	241508 <uart_disable+0x241330>
 100:	30060505 	andcc	r0, r6, r5, lsl #10
 104:	06010530 			; <UNDEFINED> instruction: 0x06010530
 108:	06190513 			; <UNDEFINED> instruction: 0x06190513
 10c:	2f050569 	svccs	0x00050569
 110:	06150530 			; <UNDEFINED> instruction: 0x06150530
 114:	4a3c0501 	bmi	f01520 <uart_disable+0xf01348>
 118:	68060505 	stmdavs	r6, {r0, r2, r8, sl}
 11c:	06010530 			; <UNDEFINED> instruction: 0x06010530
 120:	061c0513 			; <UNDEFINED> instruction: 0x061c0513
 124:	0501066a 	streq	r0, [r1, #-1642]	; 0xfffff996
 128:	304b0605 	subcc	r0, fp, r5, lsl #12
 12c:	02000c05 	andeq	r0, r0, #1280	; 0x500
 130:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 134:	0402000d 	streq	r0, [r2], #-13
 138:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 13c:	0402000c 	streq	r0, [r2], #-12
 140:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 144:	05684c06 	strbeq	r4, [r8, #-3078]!	; 0xfffff3fa
 148:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb4f <uart_disable+0xfffff977>
 14c:	054f0619 	strbeq	r0, [pc, #-1561]	; fffffb3b <uart_disable+0xfffff963>
 150:	0c052f05 	stceq	15, cr2, [r5], {5}
 154:	01050106 	tsteq	r5, r6, lsl #2
 158:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
 15c:	2f050532 	svccs	0x00050532
 160:	01060905 	tsteq	r6, r5, lsl #18
 164:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 168:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 16c:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 170:	01054910 	tsteq	r5, r0, lsl r9
 174:	061c0530 			; <UNDEFINED> instruction: 0x061c0530
 178:	2f050531 	svccs	0x00050531
 17c:	06180530 			; <UNDEFINED> instruction: 0x06180530
 180:	4a400501 	bmi	100158c <uart_disable+0x10013b4>
 184:	68060505 	stmdavs	r6, {r0, r2, r8, sl}
 188:	06010530 			; <UNDEFINED> instruction: 0x06010530
 18c:	061a0513 			; <UNDEFINED> instruction: 0x061a0513
 190:	000b056a 	andeq	r0, fp, sl, ror #10
 194:	2f010402 	svccs	0x00010402
 198:	02000c05 	andeq	r0, r0, #1280	; 0x500
 19c:	01060104 	tsteq	r6, r4, lsl #2
 1a0:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 1a4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1a8:	a8030619 	stmdage	r3, {r0, r3, r4, r9, sl}
 1ac:	0505667f 	streq	r6, [r5, #-1663]	; 0xfffff981
 1b0:	0530312f 	ldreq	r3, [r0, #-303]!	; 0xfffffed1
 1b4:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 1b8:	68066605 	stmdavs	r6, {r0, r2, r9, sl, sp, lr}
 1bc:	2f060105 	svccs	0x00060105
 1c0:	01000402 	tsteq	r0, r2, lsl #8
 1c4:	Address 0x00000000000001c4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
   4:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
   8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
   c:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  10:	61625f76 	smcvs	9718	; 0x25f6
  14:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  18:	50470072 	subpl	r0, r7, r2, ror r0
  1c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  20:	5f434e55 	svcpl	0x00434e55
  24:	5054554f 	subspl	r5, r4, pc, asr #10
  28:	63005455 	movwvs	r5, #1109	; 0x455
  2c:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  30:	00637465 	rsbeq	r7, r3, r5, ror #8
  34:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  38:	5f78745f 	svcpl	0x0078745f
  3c:	655f7369 	ldrbvs	r7, [pc, #-873]	; fffffcdb <uart_disable+0xfffffb03>
  40:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
  44:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  48:	47003233 	smladxmi	r0, r3, r2, r3
  4c:	5f4f4950 	svcpl	0x004f4950
  50:	434e5546 	movtmi	r5, #58694	; 0xe546
  54:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  58:	50470030 	subpl	r0, r7, r0, lsr r0
  5c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  60:	5f434e55 	svcpl	0x00434e55
  64:	31544c41 	cmpcc	r4, r1, asr #24
  68:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  6c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  70:	415f434e 	cmpmi	pc, lr, asr #6
  74:	0032544c 	eorseq	r5, r2, ip, asr #8
  78:	4f495047 	svcmi	0x00495047
  7c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  80:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  84:	75003354 	strvc	r3, [r0, #-852]	; 0xfffffcac
  88:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  8c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  90:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  94:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  98:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  9c:	415f434e 	cmpmi	pc, lr, asr #6
  a0:	0035544c 	eorseq	r5, r5, ip, asr #8
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b4:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  b8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	6f682f00 	svcvs	0x00682f00
  cc:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  d0:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  d4:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  d8:	6f442f61 	svcvs	0x00442f61
  dc:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  e0:	2f73746e 	svccs	0x0073746e
  e4:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  e8:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  ec:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  f0:	616d6172 	smcvs	54802	; 0xd612
  f4:	3153432f 	cmpcc	r3, pc, lsr #6
  f8:	2f453034 	svccs	0x00453034
  fc:	7062696c 	rsbvc	r6, r2, ip, ror #18
 100:	61750069 	cmnvs	r5, r9, rrx
 104:	675f7472 			; <UNDEFINED> instruction: 0x675f7472
 108:	00637465 	rsbeq	r7, r3, r5, ror #8
 10c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 110:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 114:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 118:	2074726f 	rsbscs	r7, r4, pc, ror #4
 11c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 120:	6f697067 	svcvs	0x00697067
 124:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 128:	00745f63 	rsbseq	r5, r4, r3, ror #30
 12c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 130:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
 134:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 138:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 144:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	61630074 	smcvs	12292	; 0x3004
 160:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
 164:	75006374 	strvc	r6, [r0, #-884]	; 0xfffffc8c
 168:	5f747261 	svcpl	0x00747261
 16c:	61736964 	cmnvs	r3, r4, ror #18
 170:	00656c62 	rsbeq	r6, r5, r2, ror #24
 174:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 178:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 17c:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 180:	6f6c0061 	svcvs	0x006c0061
 184:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 188:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 18c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 190:	4f495047 	svcmi	0x00495047
 194:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 198:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 19c:	63003454 	movwvs	r3, #1108	; 0x454
 1a0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a4:	76746572 			; <UNDEFINED> instruction: 0x76746572
 1a8:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
 1ac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 1b0:	7261752f 	rsbvc	r7, r1, #197132288	; 0xbc00000
 1b4:	00632e74 	rsbeq	r2, r3, r4, ror lr
 1b8:	695f7874 	ldmdbvs	pc, {r2, r4, r5, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 1bc:	6d655f73 	stclvs	15, cr5, [r5, #-460]!	; 0xfffffe34
 1c0:	00797470 	rsbseq	r7, r9, r0, ror r4
 1c4:	20554e47 	subscs	r4, r5, r7, asr #28
 1c8:	20393943 	eorscs	r3, r9, r3, asr #18
 1cc:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
 1d0:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
 1d4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 1d8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1dc:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1e0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1e4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1e8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1f0:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1fc:	616f6c66 	cmnvs	pc, r6, ror #24
 200:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 204:	6f733d69 	svcvs	0x00733d69
 208:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 20c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 210:	616d2d20 	cmnvs	sp, r0, lsr #26
 214:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 218:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 21c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 220:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 224:	4f2d2062 	svcmi	0x002d2062
 228:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 22c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 230:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 234:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 238:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 23c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 240:	00676e69 	rsbeq	r6, r7, r9, ror #28
 244:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 248:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 24c:	55500063 	ldrbpl	r0, [r0, #-99]	; 0xffffff9d
 250:	00323354 	eorseq	r3, r2, r4, asr r3
 254:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 258:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 25c:	72617500 	rsbvc	r7, r1, #0, 10
 260:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 264:	5f687375 	svcpl	0x00687375
 268:	73007874 	movwvc	r7, #2164	; 0x874
 26c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 270:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 274:	47007261 	strmi	r7, [r0, -r1, ror #4]
 278:	5f4f4950 	svcpl	0x004f4950
 27c:	434e5546 	movtmi	r5, #58694	; 0xe546
 280:	504e495f 	subpl	r4, lr, pc, asr r9
 284:	67005455 	smlsdvs	r0, r5, r4, r5
 288:	5f6f6970 	svcpl	0x006f6970
 28c:	5f746573 	svcpl	0x00746573
 290:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 294:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 298:	72617500 	rsbvc	r7, r1, #0, 10
 29c:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 2a0:	615f6374 	cmpvs	pc, r4, ror r3	; <UNPREDICTABLE>
 2a4:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	000000bc 	strheq	r0, [r0], -ip
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000e0 	andeq	r0, r0, r0, ror #1
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000110 	andeq	r0, r0, r0, lsl r1
  64:	0000002c 	andeq	r0, r0, ip, lsr #32
  68:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000013c 	andeq	r0, r0, ip, lsr r1
  7c:	00000030 	andeq	r0, r0, r0, lsr r0
  80:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	0000016c 	andeq	r0, r0, ip, ror #2
  94:	0000000c 	andeq	r0, r0, ip
  98:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000178 	andeq	r0, r0, r8, ror r1
  ac:	00000020 	andeq	r0, r0, r0, lsr #32
  b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	00000198 	muleq	r0, r8, r1
  c4:	0000002c 	andeq	r0, r0, ip, lsr #32
  c8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	000001c4 	andeq	r0, r0, r4, asr #3
  dc:	00000014 	andeq	r0, r0, r4, lsl r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28
  e8:	00000014 	andeq	r0, r0, r4, lsl r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000001d8 	ldrdeq	r0, [r0], -r8
  f4:	00000030 	andeq	r0, r0, r0, lsr r0
  f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  fc:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd654>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46258>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	ea000006 	b	24 <our_crc32_inc+0x24>
   8:	e4d03001 	ldrb	r3, [r0], #1
   c:	e0233002 	eor	r3, r3, r2
  10:	e6ef3073 	uxtb	r3, r3
  14:	e59f101c 	ldr	r1, [pc, #28]	; 38 <our_crc32_inc+0x38>
  18:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  1c:	e0232422 	eor	r2, r3, r2, lsr #8
  20:	e1a0100c 	mov	r1, ip
  24:	e241c001 	sub	ip, r1, #1
  28:	e3510000 	cmp	r1, #0
  2c:	1afffff5 	bne	8 <our_crc32_inc+0x8>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000171 	andeq	r0, r0, r1, ror r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000df08 	andeq	sp, r0, r8, lsl #30
  10:	00760c00 	rsbseq	r0, r6, r0, lsl #24
  14:	003d0000 	eorseq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	004c0000 	subeq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	01010000 	mrseq	r0, (UNDEF: 1)
  28:	00017106 	andeq	r7, r1, r6, lsl #2
  2c:	05020100 	streq	r0, [r2, #-256]	; 0xffffff00
  30:	000000d5 	ldrdeq	r0, [r0], -r5
  34:	68050401 	stmdavs	r5, {r0, sl}
  38:	01000001 	tsteq	r0, r1
  3c:	00af0508 	adceq	r0, pc, r8, lsl #10
  40:	a7040000 	strge	r0, [r4, -r0]
  44:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00420900 	subeq	r0, r2, r0, lsl #18
  50:	01010000 	mrseq	r0, (UNDEF: 1)
  54:	00000a08 	andeq	r0, r0, r8, lsl #20
  58:	07020100 	streq	r0, [r2, -r0, lsl #2]
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	00015f04 	andeq	r5, r1, r4, lsl #30
  64:	6b193400 	blvs	64d06c <our_crc32+0x64d030>
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00180704 	andseq	r0, r8, r4, lsl #14
  70:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  74:	00009007 	andeq	r9, r0, r7
  78:	05040a00 	streq	r0, [r4, #-2560]	; 0xfffff600
  7c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  80:	83070401 	movwhi	r0, #29697	; 0x7401
  84:	0b000000 	bleq	8c <.debug_info+0x8c>
  88:	00000060 	andeq	r0, r0, r0, rrx
  8c:	00000097 	muleq	r0, r7, r0
  90:	0000800c 	andeq	r8, r0, ip
  94:	0d00ff00 	stceq	15, cr15, [r0, #-0]
  98:	00000000 	andeq	r0, r0, r0
  9c:	87110801 	ldrhi	r0, [r1, -r1, lsl #16]
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	00000003 	andeq	r0, r0, r3
  a8:	00bd0500 	adcseq	r0, sp, r0, lsl #10
  ac:	603f0000 	eorsvs	r0, pc, r0
  b0:	3c000000 	stccc	0, cr0, [r0], {-0}
  b4:	10000000 	andne	r0, r0, r0
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	0001059c 	muleq	r1, ip, r5
  c0:	75620200 	strbvc	r0, [r2, #-512]!	; 0xfffffe00
  c4:	203f0066 	eorscs	r0, pc, r6, rrx
  c8:	00000105 	andeq	r0, r0, r5, lsl #2
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	0000000c 	andeq	r0, r0, ip
  d4:	00017d06 	andeq	r7, r1, r6, lsl #26
  d8:	802e3f00 	eorhi	r3, lr, r0, lsl #30
  dc:	22000000 	andcs	r0, r0, #0
  e0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
  e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  e8:	00000048 	andeq	r0, r0, r8, asr #32
  ec:	0000010b 	andeq	r0, r0, fp, lsl #2
  f0:	03500103 	cmpeq	r0, #-1073741824	; 0xc0000000
  f4:	035001a3 	cmpeq	r0, #-1073741784	; 0xc0000028
  f8:	a3035101 	movwge	r5, #12545	; 0x3101
  fc:	01035101 	tsteq	r3, r1, lsl #2
 100:	00300152 	eorseq	r0, r0, r2, asr r1
 104:	010a0700 	tsteq	sl, r0, lsl #14
 108:	050f0000 	streq	r0, [pc, #-0]	; 110 <.debug_info+0x110>
 10c:	000000c7 	andeq	r0, r0, r7, asr #1
 110:	00006036 	andeq	r6, r0, r6, lsr r0
 114:	00000000 	andeq	r0, r0, r0
 118:	00003c00 	andeq	r3, r0, r0, lsl #24
 11c:	6f9c0100 	svcvs	0x009c0100
 120:	02000001 	andeq	r0, r0, #1
 124:	00667562 	rsbeq	r7, r6, r2, ror #10
 128:	01052436 	tsteq	r5, r6, lsr r4
 12c:	00340000 	eorseq	r0, r4, r0
 130:	00300000 	eorseq	r0, r0, r0
 134:	7d060000 	stcvc	0, cr0, [r6, #-0]
 138:	36000001 	strcc	r0, [r0], -r1
 13c:	00008032 	andeq	r8, r0, r2, lsr r0
 140:	00004a00 	andeq	r4, r0, r0, lsl #20
 144:	00004200 	andeq	r4, r0, r0, lsl #4
 148:	72630200 	rsbvc	r0, r3, #0, 4
 14c:	41360063 	teqmi	r6, r3, rrx
 150:	00000060 	andeq	r0, r0, r0, rrx
 154:	00000063 	andeq	r0, r0, r3, rrx
 158:	0000005f 	andeq	r0, r0, pc, asr r0
 15c:	01007010 	tsteq	r0, r0, lsl r0
 160:	016f1437 	cmneq	pc, r7, lsr r4	; <UNPREDICTABLE>
 164:	00740000 	rsbseq	r0, r4, r0
 168:	006e0000 	rsbeq	r0, lr, r0
 16c:	07000000 	streq	r0, [r0, -r0]
 170:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <our_crc32+0x8fd0>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <our_crc32+0x484c4>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	; 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	213a0e03 	teqcs	sl, r3, lsl #28
  30:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  34:	0013490b 	andseq	r4, r3, fp, lsl #18
  38:	012e0500 			; <UNDEFINED> instruction: 0x012e0500
  3c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  40:	3b01213a 	blcc	48530 <our_crc32+0x484f4>
  44:	0a21390b 	beq	84e478 <our_crc32+0x84e43c>
  48:	13491927 	movtne	r1, #39207	; 0x9927
  4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  50:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	03000506 	movweq	r0, #1286	; 0x506
  5c:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  60:	0b390b3b 	bleq	e42d54 <our_crc32+0xe42d18>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  6c:	000f0700 	andeq	r0, pc, r0, lsl #14
  70:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  74:	08000013 	stmdaeq	r0, {r0, r1, r4}
  78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  7c:	0e030b13 	vmoveq.32	d3[0], r0
  80:	01110e1b 	tsteq	r1, fp, lsl lr
  84:	17100612 			; <UNDEFINED> instruction: 0x17100612
  88:	26090000 	strcs	r0, [r9], -r0
  8c:	00134900 	andseq	r4, r3, r0, lsl #18
  90:	00240a00 	eoreq	r0, r4, r0, lsl #20
  94:	0b3e0b0b 	bleq	f82cc8 <our_crc32+0xf82c8c>
  98:	00000803 	andeq	r0, r0, r3, lsl #16
  9c:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
  a0:	00130113 	andseq	r0, r3, r3, lsl r1
  a4:	00210c00 	eoreq	r0, r1, r0, lsl #24
  a8:	0b2f1349 	bleq	bc4dd4 <our_crc32+0xbc4d98>
  ac:	340d0000 	strcc	r0, [sp], #-0
  b0:	3a0e0300 	bcc	380cb8 <our_crc32+0x380c7c>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	017d0148 	cmneq	sp, r8, asr #2
  c4:	0000137f 	andeq	r1, r0, pc, ror r3
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01473c04 	cmpeq	r7, r4, lsl #24
  14:	4c470450 	cfstrdmi	mvd0, [r7], {80}	; 0x50
  18:	5001a304 	andpl	sl, r1, r4, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	3c040000 	stccc	0, cr0, [r4], {-0}
  24:	04510147 	ldrbeq	r0, [r1], #-327	; 0xfffffeb9
  28:	a3044c47 	movwge	r4, #19527	; 0x4c47
  2c:	009f5101 	addseq	r5, pc, r1, lsl #2
  30:	00000000 	andeq	r0, r0, r0
  34:	01080004 	tsteq	r8, r4
  38:	3c080450 	cfstrscc	mvf0, [r8], {80}	; 0x50
  3c:	5001a304 	andpl	sl, r1, r4, lsl #6
  40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  44:	00000000 	andeq	r0, r0, r0
  48:	00040000 	andeq	r0, r4, r0
  4c:	04510108 	ldrbeq	r0, [r1], #-264	; 0xfffffef8
  50:	5c012408 	cfstrspl	mvf2, [r1], {8}
  54:	01282404 			; <UNDEFINED> instruction: 0x01282404
  58:	3c280451 	cfstrscc	mvf0, [r8], #-324	; 0xfffffebc
  5c:	00005c01 	andeq	r5, r0, r1, lsl #24
  60:	04000000 	streq	r0, [r0], #-0
  64:	52010400 	andpl	r0, r1, #0, 8
  68:	013c0404 	teqeq	ip, r4, lsl #8
  6c:	01020052 	qaddeq	r0, r2, r2
  70:	00000001 	andeq	r0, r0, r1
  74:	01080004 	tsteq	r8, r4
  78:	0c080450 	cfstrseq	mvf0, [r8], {80}	; 0x50
  7c:	9f017003 	svcls	0x00017003
  80:	01340c04 	teqeq	r4, r4, lsl #24
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <our_crc32+0xffffff89>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <our_crc32+0xfffffe24>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	63726300 	cmnvs	r2, #0, 6
  50:	0100632e 	tsteq	r0, lr, lsr #6
  54:	74730000 	ldrbtvc	r0, [r3], #-0
  58:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  5c:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050046 	andeq	r0, r5, #70	; 0x46
  6c:	00000000 	andeq	r0, r0, r0
  70:	05013503 	streq	r3, [r1, #-1283]	; 0xfffffafd
  74:	05141305 	ldreq	r1, [r4, #-773]	; 0xfffffcfb
  78:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
  7c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa7f <our_crc32+0xfffffa43>
  80:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
  84:	052f0609 	streq	r0, [pc, #-1545]!	; fffffa83 <our_crc32+0xfffffa47>
  88:	05010620 	streq	r0, [r1, #-1568]	; 0xfffff9e0
  8c:	26052e1e 			; <UNDEFINED> instruction: 0x26052e1e
  90:	2e18052e 	cfmul64cs	mvdx0, mvdx8, mvdx14
  94:	054a0d05 	strbeq	r0, [sl, #-3333]	; 0xfffff2fb
  98:	0c052d10 	stceq	13, cr2, [r5], {16}
  9c:	10052e06 	andne	r2, r5, r6, lsl #28
  a0:	0c050106 	stfeqs	f0, [r5], {6}
  a4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  a8:	0601054c 	streq	r0, [r1], -ip, asr #10
  ac:	34052e13 	strcc	r2, [r5], #-3603	; 0xfffff1ed
  b0:	01064c06 	tsteq	r6, r6, lsl #24
  b4:	2f060505 	svccs	0x00060505
  b8:	01060c05 	tsteq	r6, r5, lsl #24
  bc:	024b0105 	subeq	r0, fp, #1073741825	; 0x40000001
  c0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	6e750062 	cdpvs	0, 7, cr0, cr5, cr2, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	63206465 			; <UNDEFINED> instruction: 0x63206465
  14:	00726168 	rsbseq	r6, r2, r8, ror #2
  18:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  1c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  28:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  3c:	6f682f00 	svcvs	0x00682f00
  40:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  44:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  48:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  4c:	6f442f61 	svcvs	0x00442f61
  50:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  54:	2f73746e 	svccs	0x0073746e
  58:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  5c:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  60:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  64:	616d6172 	smcvs	54802	; 0xd612
  68:	3153432f 	cmpcc	r3, pc, lsr #6
  6c:	2f453034 	svccs	0x00453034
  70:	7062696c 	rsbvc	r6, r2, ip, ror #18
  74:	2f2e0069 	svccs	0x002e0069
  78:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  7c:	6372632f 	cmnvs	r2, #-1140850688	; 0xbc000000
  80:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  98:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  9c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a4:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  a8:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  ac:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	72756f00 	rsbsvc	r6, r5, #0, 30
  c0:	6372635f 	cmnvs	r2, #2080374785	; 0x7c000001
  c4:	6f003233 	svcvs	0x00003233
  c8:	635f7275 	cmpvs	pc, #1342177287	; 0x50000007
  cc:	32336372 	eorscc	r6, r3, #-939524095	; 0xc8000001
  d0:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
  d4:	6f687300 	svcvs	0x00687300
  d8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  dc:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  e0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  e4:	31203939 			; <UNDEFINED> instruction: 0x31203939
  e8:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  ec:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  f0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <our_crc32+0xd8dd88>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 104:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 108:	316d7261 	cmncc	sp, r1, ror #4
 10c:	6a363731 	bvs	d8ddd8 <our_crc32+0xd8dd9c>
 110:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 114:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 118:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 11c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 120:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 124:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 128:	206d7261 	rsbcs	r7, sp, r1, ror #4
 12c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 130:	613d6863 	teqvs	sp, r3, ror #16
 134:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 138:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 13c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 140:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 144:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 148:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 14c:	20393975 	eorscs	r3, r9, r5, ror r9
 150:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 154:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 158:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 15c:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 160:	33746e69 	cmncc	r4, #1680	; 0x690
 164:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 168:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 16c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 170:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 174:	2064656e 	rsbcs	r6, r4, lr, ror #10
 178:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 17c:	7a697300 	bvc	1a5cd84 <our_crc32+0x1a5cd48>
 180:	Address 0x0000000000000180 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e3500000 	cmp	r0, #0
   4:	13510000 	cmpne	r1, #0
   8:	0a000034 	beq	e0 <fast_hash_inc+0xe0>
   c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  10:	e1a0c000 	mov	ip, r0
  14:	e201e003 	and	lr, r1, #3
  18:	e1a01121 	lsr	r1, r1, #2
  1c:	ea00000b 	b	50 <fast_hash_inc+0x50>
  20:	e5dc0001 	ldrb	r0, [ip, #1]
  24:	e5dc3000 	ldrb	r3, [ip]
  28:	e0833400 	add	r3, r3, r0, lsl #8
  2c:	e0833002 	add	r3, r3, r2
  30:	e5dc0003 	ldrb	r0, [ip, #3]
  34:	e5dc2002 	ldrb	r2, [ip, #2]
  38:	e0822400 	add	r2, r2, r0, lsl #8
  3c:	e0232582 	eor	r2, r3, r2, lsl #11
  40:	e0222803 	eor	r2, r2, r3, lsl #16
  44:	e28cc004 	add	ip, ip, #4
  48:	e08225a2 	add	r2, r2, r2, lsr #11
  4c:	e2411001 	sub	r1, r1, #1
  50:	e3510000 	cmp	r1, #0
  54:	1afffff1 	bne	20 <fast_hash_inc+0x20>
  58:	e35e0002 	cmp	lr, #2
  5c:	0a000013 	beq	b0 <fast_hash_inc+0xb0>
  60:	e35e0003 	cmp	lr, #3
  64:	0a000008 	beq	8c <fast_hash_inc+0x8c>
  68:	e35e0001 	cmp	lr, #1
  6c:	0a000016 	beq	cc <fast_hash_inc+0xcc>
  70:	e0220182 	eor	r0, r2, r2, lsl #3
  74:	e08002a0 	add	r0, r0, r0, lsr #5
  78:	e0200200 	eor	r0, r0, r0, lsl #4
  7c:	e08008a0 	add	r0, r0, r0, lsr #17
  80:	e0200c80 	eor	r0, r0, r0, lsl #25
  84:	e0800320 	add	r0, r0, r0, lsr #6
  88:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  8c:	e5dc1001 	ldrb	r1, [ip, #1]
  90:	e5dc3000 	ldrb	r3, [ip]
  94:	e0833401 	add	r3, r3, r1, lsl #8
  98:	e0833002 	add	r3, r3, r2
  9c:	e0233803 	eor	r3, r3, r3, lsl #16
  a0:	e1dc20d2 	ldrsb	r2, [ip, #2]
  a4:	e0233902 	eor	r3, r3, r2, lsl #18
  a8:	e08325a3 	add	r2, r3, r3, lsr #11
  ac:	eaffffef 	b	70 <fast_hash_inc+0x70>
  b0:	e5dc1001 	ldrb	r1, [ip, #1]
  b4:	e5dc3000 	ldrb	r3, [ip]
  b8:	e0833401 	add	r3, r3, r1, lsl #8
  bc:	e0833002 	add	r3, r3, r2
  c0:	e0233583 	eor	r3, r3, r3, lsl #11
  c4:	e08328a3 	add	r2, r3, r3, lsr #17
  c8:	eaffffe8 	b	70 <fast_hash_inc+0x70>
  cc:	e1dc30d0 	ldrsb	r3, [ip]
  d0:	e0833002 	add	r3, r3, r2
  d4:	e0233503 	eor	r3, r3, r3, lsl #10
  d8:	e08320a3 	add	r2, r3, r3, lsr #1
  dc:	eaffffe3 	b	70 <fast_hash_inc+0x70>
  e0:	e3a00000 	mov	r0, #0
  e4:	e12fff1e 	bx	lr

000000e8 <fast_hash>:
  e8:	e92d4010 	push	{r4, lr}
  ec:	e1a02001 	mov	r2, r1
  f0:	ebfffffe 	bl	0 <fast_hash_inc>
  f4:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000180 	andeq	r0, r0, r0, lsl #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000d708 	andeq	sp, r0, r8, lsl #14
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	00460000 	subeq	r0, r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00f80000 	rscseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04090000 	streq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007f 	andeq	r0, r0, pc, ror r0
  34:	6f060101 	svcvs	0x00060101
  38:	01000001 	tsteq	r0, r1
  3c:	00cd0502 	sbceq	r0, sp, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00016005 	andeq	r6, r1, r5
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000ba 	strheq	r0, [r0], -sl
  50:	0000a304 	andeq	sl, r0, r4, lsl #6
  54:	5b182e00 	blpl	60b85c <fast_hash+0x60b774>
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00130801 	andseq	r0, r3, r1, lsl #16
  60:	02010000 	andeq	r0, r1, #0
  64:	00003307 	andeq	r3, r0, r7, lsl #6
  68:	01570400 	cmpeq	r7, r0, lsl #8
  6c:	19340000 	ldmdbne	r4!, {}	; <UNPREDICTABLE>
  70:	00000074 	andeq	r0, r0, r4, ror r0
  74:	21070401 	tstcs	r7, r1, lsl #8
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	008c0708 	addeq	r0, ip, r8, lsl #14
  80:	8e050000 	cdphi	0, 0, cr0, cr5, cr0, {0}
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	00c80801 	sbceq	r0, r8, r1, lsl #16
  8c:	870a0000 	strhi	r0, [sl, -r0]
  90:	0b000000 	bleq	98 <.debug_info+0x98>
  94:	0000017b 	andeq	r0, r0, fp, ror r1
  98:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  9c:	00000000 	andeq	r0, r0, r0
  a0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	0001219c 	muleq	r1, ip, r1
  ac:	01690200 	cmneq	r9, r0, lsl #4
  b0:	25130000 	ldrcs	r0, [r3, #-0]
  b4:	00000121 	andeq	r0, r0, r1, lsr #2
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	0000000c 	andeq	r0, r0, ip
  c0:	6e656c06 	cdpvs	12, 6, cr6, cr5, cr6, {0}
  c4:	69351300 	ldmdbvs	r5!, {r8, r9, ip}
  c8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	02000000 	andeq	r0, r0, #0
  d4:	000000b5 	strheq	r0, [r0], -r5
  d8:	00694313 	rsbeq	r4, r9, r3, lsl r3
  dc:	00740000 	rsbseq	r0, r4, r0
  e0:	005e0000 	subseq	r0, lr, r0
  e4:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00821214 	addeq	r1, r2, r4, lsl r2
  f0:	00c30000 	sbceq	r0, r3, r0
  f4:	00bb0000 	adcseq	r0, fp, r0
  f8:	74070000 	strvc	r0, [r7], #-0
  fc:	1500706d 	strne	r7, [r0, #-109]	; 0xffffff93
 100:	0000690e 	andeq	r6, r0, lr, lsl #18
 104:	0000e600 	andeq	lr, r0, r0, lsl #12
 108:	0000e000 	andeq	lr, r0, r0
 10c:	65720700 	ldrbvs	r0, [r2, #-1792]!	; 0xfffff900
 110:	0916006d 	ldmdbeq	r6, {r0, r2, r3, r5, r6}
 114:	00000026 	andeq	r0, r0, r6, lsr #32
 118:	0000011a 	andeq	r0, r0, sl, lsl r1
 11c:	00000118 	andeq	r0, r0, r8, lsl r1
 120:	01260500 			; <UNDEFINED> instruction: 0x01260500
 124:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
 128:	000000ab 	andeq	r0, r0, fp, lsr #1
 12c:	690a0f01 	stmdbvs	sl, {r0, r8, r9, sl, fp}
 130:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 134:	10000000 	andne	r0, r0, r0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	0169029c 			; <UNDEFINED> instruction: 0x0169029c
 140:	210f0000 	mrscs	r0, CPSR
 144:	00000121 	andeq	r0, r0, r1, lsr #2
 148:	00000125 	andeq	r0, r0, r5, lsr #2
 14c:	00000121 	andeq	r0, r0, r1, lsr #2
 150:	6e656c06 	cdpvs	12, 6, cr6, cr5, cr6, {0}
 154:	69310f00 	ldmdbvs	r1!, {r8, r9, sl, fp}
 158:	3b000000 	blcc	160 <.debug_info+0x160>
 15c:	37000001 	strcc	r0, [r0, -r1]
 160:	0f000001 	svceq	0x00000001
 164:	000000f4 	strdeq	r0, [r0], -r4
 168:	00000093 	muleq	r0, r3, r0
 16c:	03500103 	cmpeq	r0, #-1073741824	; 0xc0000000
 170:	035001a3 	cmpeq	r0, #-1073741784	; 0xc0000028
 174:	a3035101 	movwge	r5, #12545	; 0x3101
 178:	01035101 	tsteq	r3, r1, lsl #2
 17c:	01a30352 			; <UNDEFINED> instruction: 0x01a30352
 180:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <fast_hash+0x8f24>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  10:	3b01213a 	blcc	48500 <fast_hash+0x48418>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	; 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	213a0e03 	teqcs	sl, r3, lsl #28
  30:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  34:	0013490b 	andseq	r4, r3, fp, lsl #18
  38:	000f0500 	andeq	r0, pc, r0, lsl #10
  3c:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	08030005 	stmdaeq	r3, {r0, r2}
  48:	3b01213a 	blcc	48538 <fast_hash+0x48450>
  4c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  50:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  54:	00001742 	andeq	r1, r0, r2, asr #14
  58:	03003407 	movweq	r3, #1031	; 0x407
  5c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  60:	0b390b3b 	bleq	e42d54 <fast_hash+0xe42c6c>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  6c:	01110800 	tsteq	r1, r0, lsl #16
  70:	0b130e25 	bleq	4c390c <fast_hash+0x4c3824>
  74:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	00001710 	andeq	r1, r0, r0, lsl r7
  80:	0b002409 	bleq	90ac <fast_hash+0x8fc4>
  84:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  88:	0a000008 	beq	b0 <.debug_abbrev+0xb0>
  8c:	13490026 	movtne	r0, #36902	; 0x9026
  90:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  94:	03193f01 	tsteq	r9, #1, 30
  98:	3b0b3a0e 	blcc	2ce8d8 <fast_hash+0x2ce7f0>
  9c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a0:	11134919 	tstne	r3, r9, lsl r9
  a4:	40061201 	andmi	r1, r6, r1, lsl #4
  a8:	01197a18 	tsteq	r9, r8, lsl sl
  ac:	0c000013 	stceq	0, cr0, [r0], {19}
  b0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b4:	0b3b0b3a 	bleq	ec2da4 <fast_hash+0xec2cbc>
  b8:	13490b39 	movtne	r0, #39737	; 0x9b39
  bc:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  c4:	00000026 	andeq	r0, r0, r6, lsr #32
  c8:	3f012e0e 	svccc	0x00012e0e
  cc:	3a0e0319 	bcc	380d38 <fast_hash+0x380c50>
  d0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  dc:	7a184006 	bvc	6100fc <fast_hash+0x610014>
  e0:	0f000019 	svceq	0x00000019
  e4:	017d0148 	cmneq	sp, r8, asr #2
  e8:	0000137f 	andeq	r1, r0, pc, ror r3
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01200004 			; <UNDEFINED> instruction: 0x01200004
  18:	e0200450 	eor	r0, r0, r0, asr r4
  1c:	01a30401 			; <UNDEFINED> instruction: 0x01a30401
  20:	e0049f50 	and	r9, r4, r0, asr pc
  24:	0101e401 	tsteq	r1, r1, lsl #8
  28:	01e40450 	mvneq	r0, r0, asr r4
  2c:	a30401e8 	movwge	r0, #16872	; 0x41e8
  30:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00040000 	andeq	r0, r4, r0
  40:	0451011c 	ldrbeq	r0, [r1], #-284	; 0xfffffee4
  44:	5101701c 	tstpl	r1, ip, lsl r0
  48:	90018c04 	andls	r8, r1, r4, lsl #24
  4c:	04510101 	ldrbeq	r0, [r1], #-257	; 0xfffffeff
  50:	01b401b0 			; <UNDEFINED> instruction: 0x01b401b0
  54:	cc045101 	stfgts	f5, [r4], {1}
  58:	0101e801 	tsteq	r1, r1, lsl #16
  5c:	00000051 	andeq	r0, r0, r1, asr r0
	...
  74:	01300004 	teqeq	r0, r4
  78:	44300452 	ldrtmi	r0, [r0], #-1106	; 0xfffffbae
  7c:	44045301 	strmi	r5, [r4], #-769	; 0xfffffcff
  80:	04520174 	ldrbeq	r0, [r2], #-372	; 0xfffffe8c
  84:	01018c74 	tsteq	r1, r4, ror ip
  88:	018c0450 	orreq	r0, ip, r0, asr r4
  8c:	5201019c 	andpl	r0, r1, #156, 2	; 0x27
  90:	ac019c04 	stcge	12, cr9, [r1], {4}
  94:	04530101 	ldrbeq	r0, [r3], #-257	; 0xfffffeff
  98:	01c001ac 	biceq	r0, r0, ip, lsr #3
  9c:	c0045201 	andgt	r5, r4, r1, lsl #4
  a0:	0101c801 	tsteq	r1, r1, lsl #16
  a4:	01c80453 	biceq	r0, r8, r3, asr r4
  a8:	520101d4 	andpl	r0, r1, #212, 2	; 0x35
  ac:	dc01d404 	cfstrsle	mvf13, [r1], {4}
  b0:	04530101 	ldrbeq	r0, [r3], #-257	; 0xfffffeff
  b4:	01e801dc 	ldrdeq	r0, [r8, #28]!
  b8:	02005201 	andeq	r5, r0, #268435456	; 0x10000000
  bc:	00000000 	andeq	r0, r0, r0
  c0:	04000000 	streq	r0, [r0], #-0
  c4:	50012000 	andpl	r2, r1, r0
  c8:	01e02004 	mvneq	r2, r4
  cc:	e0045c01 	and	r5, r4, r1, lsl #24
  d0:	0101e401 	tsteq	r1, r1, lsl #8
  d4:	01e40450 	mvneq	r0, r0, asr r4
  d8:	a30401e8 	movwge	r0, #16872	; 0x41e8
  dc:	009f5001 	addseq	r5, pc, r1
  e0:	00000000 	andeq	r0, r0, r0
  e4:	40040000 	andmi	r0, r4, r0
  e8:	04520144 	ldrbeq	r0, [r2], #-324	; 0xfffffebc
  ec:	70124844 	andsvc	r4, r2, r4, asr #16
  f0:	7c243800 	stcvc	8, cr3, [r4], #-0
  f4:	08019402 	stmdaeq	r1, {r1, sl, ip, pc}
  f8:	3b221aff 	blcc	886cfc <fast_hash+0x886c14>
  fc:	27007324 	strcs	r7, [r0, -r4, lsr #6]
 100:	5048049f 	umaalpl	r0, r8, pc, r4	; <UNPREDICTABLE>
 104:	38007012 	stmdacc	r0, {r1, r4, ip, sp, lr}
 108:	947e7c24 	ldrbtls	r7, [lr], #-3108	; 0xfffff3dc
 10c:	1aff0801 	bne	fffc2118 <fast_hash+0xfffc2030>
 110:	73243b22 			; <UNDEFINED> instruction: 0x73243b22
 114:	009f2700 	addseq	r2, pc, r0, lsl #14
 118:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
 11c:	5e0101e0 	adfpldz	f0, f1, f0
 120:	00000000 	andeq	r0, r0, r0
 124:	01e80400 	mvneq	r0, r0, lsl #8
 128:	500101f3 	strdpl	r0, [r1], -r3
 12c:	f801f304 			; <UNDEFINED> instruction: 0xf801f304
 130:	01a30401 			; <UNDEFINED> instruction: 0x01a30401
 134:	00009f50 	andeq	r9, r0, r0, asr pc
 138:	04000000 	streq	r0, [r0], #-0
 13c:	01f301e8 	mvnseq	r0, r8, ror #3
 140:	f3045101 	vrhadd.u8	d5, d4, d1
 144:	0401f801 	streq	pc, [r1], #-2049	; 0xfffff7ff
 148:	9f5101a3 	svcls	0x005101a3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001be 			; <UNDEFINED> instruction: 0x000001be
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <fast_hash+0xfffffedd>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <fast_hash+0xfffffd78>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	73616800 	cmnvc	r1, #0, 16
  50:	00632e68 	rsbeq	r2, r3, r8, ror #28
  54:	73000001 	movwvc	r0, #1
  58:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  5c:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  60:	00682e63 	rsbeq	r2, r8, r3, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05004905 	streq	r4, [r0, #-2309]	; 0xfffff6fb
  6c:	00000002 	andeq	r0, r0, r2
  70:	01120300 	tsteq	r2, r0, lsl #6
  74:	13130505 	tstne	r3, #20971520	; 0x1400000
  78:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
  7c:	49050106 	stmdbmi	r5, {r1, r2, r8}
  80:	06050561 	streq	r0, [r5], -r1, ror #10
  84:	06090551 			; <UNDEFINED> instruction: 0x06090551
  88:	06050501 	streq	r0, [r5], -r1, lsl #10
  8c:	0609052f 	streq	r0, [r9], -pc, lsr #10
  90:	06050501 	streq	r0, [r5], -r1, lsl #10
  94:	00090531 	andeq	r0, r9, r1, lsr r5
  98:	2f020402 	svccs	0x00020402
  9c:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
  a0:	01060204 	tsteq	r6, r4, lsl #4
  a4:	02000f05 	andeq	r0, r0, #5, 30
  a8:	05660204 	strbeq	r0, [r6, #-516]!	; 0xfffffdfc
  ac:	04020009 	streq	r0, [r2], #-9
  b0:	052f0602 	streq	r0, [pc, #-1538]!	; fffffab6 <fast_hash+0xfffff9ce>
  b4:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  b8:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
  bc:	04020010 	streq	r0, [r2], #-16
  c0:	09056602 	stmdbeq	r5, {r1, r9, sl, sp, lr}
  c4:	02040200 	andeq	r0, r4, #0, 4
  c8:	10052f06 	andne	r2, r5, r6, lsl #30
  cc:	02040200 	andeq	r0, r4, #0, 4
  d0:	09050106 	stmdbeq	r5, {r1, r2, r8}
  d4:	02040200 	andeq	r0, r4, #0, 4
  d8:	0f052f06 	svceq	0x00052f06
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	09050106 	stmdbeq	r5, {r1, r2, r8}
  e4:	02040200 	andeq	r0, r4, #0, 4
  e8:	0f052f06 	svceq	0x00052f06
  ec:	02040200 	andeq	r0, r4, #0, 4
  f0:	17050106 	strne	r0, [r5, -r6, lsl #2]
  f4:	02040200 	andeq	r0, r4, #0, 4
  f8:	0f052906 	svceq	0x00052906
  fc:	01040200 	mrseq	r0, R12_usr
 100:	0305052e 	movweq	r0, #21806	; 0x552e
 104:	10034a09 	andne	r4, r3, r9, lsl #20
 108:	060a05ba 			; <UNDEFINED> instruction: 0x060a05ba
 10c:	06050501 	streq	r0, [r5], -r1, lsl #10
 110:	060a052f 	streq	r0, [sl], -pc, lsr #10
 114:	06050501 	streq	r0, [r5], -r1, lsl #10
 118:	060a052f 	streq	r0, [sl], -pc, lsr #10
 11c:	06050501 	streq	r0, [r5], -r1, lsl #10
 120:	060a052f 	streq	r0, [sl], -pc, lsr #10
 124:	06050501 	streq	r0, [r5], -r1, lsl #10
 128:	060a052f 	streq	r0, [sl], -pc, lsr #10
 12c:	06050501 	streq	r0, [r5], -r1, lsl #10
 130:	060a052f 	streq	r0, [sl], -pc, lsr #10
 134:	06050501 	streq	r0, [r5], -r1, lsl #10
 138:	06010530 			; <UNDEFINED> instruction: 0x06010530
 13c:	06110513 			; <UNDEFINED> instruction: 0x06110513
 140:	052e6903 	streq	r6, [lr, #-2307]!	; 0xfffff6fd
 144:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 148:	054a1605 	strbeq	r1, [sl, #-1541]	; 0xfffff9fb
 14c:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb43 <fast_hash+0xfffffa5b>
 150:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 154:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb4b <fast_hash+0xfffffa63>
 158:	0501061a 	streq	r0, [r1, #-1562]	; 0xfffff9e6
 15c:	11052e16 	tstne	r5, r6, lsl lr
 160:	16052f06 	strne	r2, [r5], -r6, lsl #30
 164:	11050106 	tstne	r5, r6, lsl #2
 168:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff26a <fast_hash+0xfffff182>
 16c:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 170:	054a1605 	strbeq	r1, [sl, #-1541]	; 0xfffff9fb
 174:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb6b <fast_hash+0xfffffa83>
 178:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 17c:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb73 <fast_hash+0xfffffa8b>
 180:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 184:	2f2f0611 	svccs	0x002f0611
 188:	01061905 	tsteq	r6, r5, lsl #18
 18c:	052e1605 	streq	r1, [lr, #-1541]!	; 0xfffff9fb
 190:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb87 <fast_hash+0xfffffa9f>
 194:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 198:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb8f <fast_hash+0xfffffaa7>
 19c:	2e010616 	mcrcs	6, 0, r0, cr1, cr6, {0}
 1a0:	65032a05 	strvs	r2, [r3, #-2565]	; 0xfffff5fb
 1a4:	0301052e 	movweq	r0, #5422	; 0x152e
 1a8:	36052e27 	strcc	r2, [r5], -r7, lsr #28
 1ac:	2e500306 	cdpcs	3, 5, cr0, cr0, cr6, {0}
 1b0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b4:	0c054b06 			; <UNDEFINED> instruction: 0x0c054b06
 1b8:	01050106 	tsteq	r5, r6, lsl #2
 1bc:	0002022f 	andeq	r0, r2, pc, lsr #4
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  48:	2f656d6f 	svccs	0x00656d6f
  4c:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  50:	61726769 	cmnvs	r2, r9, ror #14
  54:	442f616d 	strtmi	r6, [pc], #-365	; 5c <.debug_str+0x5c>
  58:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  5c:	73746e65 	cmnvc	r4, #1616	; 0x650
  60:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  64:	2f627548 	svccs	0x00627548
  68:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  6c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  70:	53432f61 	movtpl	r2, #16225	; 0x3f61
  74:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  78:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  7c:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  94:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  a4:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  a8:	6600745f 			; <UNDEFINED> instruction: 0x6600745f
  ac:	5f747361 	svcpl	0x00747361
  b0:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  b4:	73616800 	cmnvc	r1, #0, 16
  b8:	6f6c0068 	svcvs	0x006c0068
  bc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	6f687300 	svcvs	0x00687300
  d0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d4:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  d8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  dc:	31203939 			; <UNDEFINED> instruction: 0x31203939
  e0:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  e4:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  e8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  ec:	316d7261 	cmncc	sp, r1, ror #4
  f0:	6a363731 	bvs	d8ddbc <fast_hash+0xd8dcd4>
  f4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  f8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  fc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 100:	316d7261 	cmncc	sp, r1, ror #4
 104:	6a363731 	bvs	d8ddd0 <fast_hash+0xd8dce8>
 108:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 10c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 110:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 114:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 118:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 11c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 120:	206d7261 	rsbcs	r7, sp, r1, ror #4
 124:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 128:	613d6863 	teqvs	sp, r3, ror #16
 12c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 130:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 134:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 138:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 13c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 140:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 144:	20393975 	eorscs	r3, r9, r5, ror r9
 148:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 14c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 150:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 154:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 158:	33746e69 	cmncc	r4, #1680	; 0x690
 15c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 168:	61645f00 	cmnvs	r4, r0, lsl #30
 16c:	73006174 	movwvc	r6, #372	; 0x174
 170:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 174:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 178:	66007261 	strvs	r7, [r0], -r1, ror #4
 17c:	5f747361 	svcpl	0x00747361
 180:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
 184:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000e8 	andeq	r0, r0, r8, ror #1
  20:	8e040e48 	cdphi	14, 0, cr0, cr4, cr8, {2}
  24:	0e680201 	cdpeq	2, 6, cr0, cr8, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000e8 	andeq	r0, r0, r8, ror #1
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_hash+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cb04 	andeq	ip, r0, r4, lsl #22
  10:	007a0c00 	rsbseq	r0, sl, r0, lsl #24
  14:	003a0000 	eorseq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00380000 	eorseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000600 	andeq	r0, r0, r0, lsl #12
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000008a 	andeq	r0, r0, sl, lsl #1
  40:	54060101 	strpl	r0, [r6], #-257	; 0xfffffeff
  44:	01000001 	tsteq	r0, r1
  48:	00c10502 	sbceq	r0, r1, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00014b05 	andeq	r4, r1, r5, lsl #22
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	000000ae 	andeq	r0, r0, lr, lsr #1
  5c:	07080101 	streq	r0, [r8, -r1, lsl #2]
  60:	07000000 	streq	r0, [r0, -r0]
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	27070201 	strcs	r0, [r7, -r1, lsl #4]
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00150704 	andseq	r0, r5, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  78:	00009707 	andeq	r9, r0, r7, lsl #14
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000bc 	strheq	r0, [r0], -ip
  84:	00007308 	andeq	r7, r0, r8, lsl #6
  88:	08260100 	stmdaeq	r6!, {r8}
  8c:	000000e3 	andeq	r0, r0, r3, ror #1
  90:	00000000 	andeq	r0, r0, r0
  94:	00000038 	andeq	r0, r0, r8, lsr r0
  98:	00e39c01 	rsceq	r9, r3, r1, lsl #24
  9c:	73020000 	movwvc	r0, #8192	; 0x2000
  a0:	00e51b00 	rsceq	r1, r5, r0, lsl #22
  a4:	00140000 	andseq	r0, r4, r0
  a8:	000c0000 	andeq	r0, ip, r0
  ac:	63090000 	movwvs	r0, #36864	; 0x9000
  b0:	22260100 	eorcs	r0, r6, #0, 2
  b4:	00000026 	andeq	r0, r0, r6, lsr #32
  b8:	6e025101 	adfvss	f5, f2, f1
  bc:	002d2c00 	eoreq	r2, sp, r0, lsl #24
  c0:	00320000 	eorseq	r0, r2, r0
  c4:	002c0000 	eoreq	r0, ip, r0
  c8:	0c0a0000 	stceq	0, cr0, [sl], {-0}
  cc:	0b000000 	bleq	d4 <.debug_info+0xd4>
  d0:	28010070 	stmdacs	r1, {r4, r5, r6}
  d4:	0000eb18 	andeq	lr, r0, r8, lsl fp
  d8:	00004600 	andeq	r4, r0, r0, lsl #12
  dc:	00004400 	andeq	r4, r0, r0, lsl #8
  e0:	0c000000 	stceq	0, cr0, [r0], {-0}
  e4:	00ea0304 	rsceq	r0, sl, r4, lsl #6
  e8:	030d0000 	movweq	r0, #53248	; 0xd000
  ec:	00000063 	andeq	r0, r0, r3, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memchr+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <memchr+0x48500>
  14:	0b392621 	bleq	e498a0 <memchr+0xe498a0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  20:	000f0300 	andeq	r0, pc, r0, lsl #6
  24:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  30:	0e030b13 	vmoveq.32	d3[0], r0
  34:	01110e1b 	tsteq	r1, fp, lsl lr
  38:	17100612 			; <UNDEFINED> instruction: 0x17100612
  3c:	24050000 	strcs	r0, [r5], #-0
  40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  44:	0008030b 	andeq	r0, r8, fp, lsl #6
  48:	00160600 	andseq	r0, r6, r0, lsl #12
  4c:	0b3a0e03 	bleq	e83860 <memchr+0xe83860>
  50:	0b390b3b 	bleq	e42d44 <memchr+0xe42d44>
  54:	00001349 	andeq	r1, r0, r9, asr #6
  58:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  5c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  64:	0b3a0e03 	bleq	e83878 <memchr+0xe83878>
  68:	0b390b3b 	bleq	e42d5c <memchr+0xe42d5c>
  6c:	13491927 	movtne	r1, #39207	; 0x9927
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000509 	movweq	r0, #1289	; 0x509
  80:	3b0b3a08 	blcc	2ce8a8 <memchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	010b0a00 	tsteq	fp, r0, lsl #20
  90:	00001755 	andeq	r1, r0, r5, asr r7
  94:	0300340b 	movweq	r3, #1035	; 0x40b
  98:	3b0b3a08 	blcc	2ce8c0 <memchr+0x2ce8c0>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0b000f0c 	bleq	3ce0 <memchr+0x3ce0>
  ac:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  b0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000048 	andeq	r0, r0, r8, asr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	010c0004 	tsteq	ip, r4
  18:	300c0450 	andcc	r0, ip, r0, asr r4
  1c:	5001a304 	andpl	sl, r1, r4, lsl #6
  20:	3430049f 	ldrtcc	r0, [r0], #-1183	; 0xfffffb61
  24:	34045001 	strcc	r5, [r4], #-1
  28:	00530138 	subseq	r0, r3, r8, lsr r1
  2c:	00010100 	andeq	r0, r1, r0, lsl #2
  30:	00040000 	andeq	r0, r4, r0
  34:	04520120 	ldrbeq	r0, [r2], #-288	; 0xfffffee0
  38:	72032420 	andvc	r2, r3, #32, 8	; 0x20000000
  3c:	24049f7f 	strcs	r9, [r4], #-3967	; 0xfffff081
  40:	00520138 	subseq	r0, r2, r8, lsr r1
  44:	0c040000 	stceq	0, cr0, [r4], {-0}
  48:	00530130 	subseq	r0, r3, r0, lsr r1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04280c04 	strteq	r0, [r8], #-3076	; 0xfffff3fc
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009d 	muleq	r0, sp, r0
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memchr+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memchr+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	2e726863 	cdpcs	8, 7, cr6, cr2, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  5c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	2f050000 	svccs	0x00050000
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	03000000 	movweq	r0, #0
  70:	01060125 	tsteq	r6, r5, lsr #2
  74:	2f060205 	svccs	0x00060205
  78:	01060505 	tsteq	r6, r5, lsl #10
  7c:	0603052e 	streq	r0, [r3], -lr, lsr #10
  80:	13040531 	movwne	r0, #17713	; 0x4531
  84:	2e060a05 	vmlacs.f32	s0, s12, s10
  88:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
  8c:	10052e07 	andne	r2, r5, r7, lsl #28
  90:	01064c06 	tsteq	r6, r6, lsl #24
  94:	3009052e 	andcc	r0, r9, lr, lsr #10
  98:	2f01054a 	svccs	0x0001054a
  9c:	01000202 	tsteq	r0, r2, lsl #4
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  3c:	2f656d6f 	svccs	0x00656d6f
  40:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  44:	61726769 	cmnvs	r2, r9, ror #14
  48:	442f616d 	strtmi	r6, [pc], #-365	; 50 <.debug_str+0x50>
  4c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  50:	73746e65 	cmnvc	r4, #1616	; 0x650
  54:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  58:	2f627548 	svccs	0x00627548
  5c:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  60:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  64:	53432f61 	movtpl	r2, #16225	; 0x3f61
  68:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  6c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  70:	6d006970 	vstrvs.16	s12, [r0, #-224]	; 0xffffff20	; <UNPREDICTABLE>
  74:	68636d65 	stmdavs	r3!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
  78:	2f2e0072 	svccs	0x002e0072
  7c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  80:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  84:	2e726863 	cdpcs	8, 7, cr6, cr2, cr3, {3}
  88:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c0:	6f687300 	svcvs	0x00687300
  c4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c8:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d0:	31203939 			; <UNDEFINED> instruction: 0x31203939
  d4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  d8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e0:	316d7261 	cmncc	sp, r1, ror #4
  e4:	6a363731 	bvs	d8ddb0 <memchr+0xd8ddb0>
  e8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  ec:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <memchr+0xd8ddc4>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 104:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 108:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 10c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 110:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 114:	206d7261 	rsbcs	r7, sp, r1, ror #4
 118:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 11c:	613d6863 	teqvs	sp, r3, ror #16
 120:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 124:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 128:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 12c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 130:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 134:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 138:	20393975 	eorscs	r3, r9, r5, ror r9
 13c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 140:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 144:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 148:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 158:	63206465 			; <UNDEFINED> instruction: 0x63206465
 15c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e3a03000 	mov	r3, #0
   c:	ea000000 	b	14 <memcmp+0x14>
  10:	e2833001 	add	r3, r3, #1
  14:	e1530002 	cmp	r3, r2
  18:	2a000004 	bcs	30 <memcmp+0x30>
  1c:	e7d4c003 	ldrb	ip, [r4, r3]
  20:	e7d1e003 	ldrb	lr, [r1, r3]
  24:	e05c000e 	subs	r0, ip, lr
  28:	0afffff8 	beq	10 <memcmp+0x10>
  2c:	e8bd8010 	pop	{r4, pc}
  30:	e3a00000 	mov	r0, #0
  34:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000bb05 	andeq	fp, r0, r5, lsl #22
  10:	01500c00 	cmpeq	r0, r0, lsl #24
  14:	00410000 	subeq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00380000 	eorseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04060000 	streq	r0, [r6], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000700 	andeq	r0, r0, r0, lsl #14
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000007a 	andeq	r0, r0, sl, ror r0
  40:	44060101 	strmi	r0, [r6], #-257	; 0xfffffeff
  44:	01000001 	tsteq	r0, r1
  48:	00b10502 	adcseq	r0, r1, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00013b05 	andeq	r3, r1, r5, lsl #22
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	0000009e 	muleq	r0, lr, r0
  5c:	0e080101 	adfeqe	f0, f0, f1
  60:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	2e070201 	cdpcs	2, 0, cr0, cr7, cr1, {0}
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	001c0704 	andseq	r0, ip, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  78:	00008707 	andeq	r8, r0, r7, lsl #14
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000ac 	andeq	r0, r0, ip, lsr #1
  84:	00000709 	andeq	r0, r0, r9, lsl #14
  88:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000038 	andeq	r0, r0, r8, lsr r0
  98:	01299c01 			; <UNDEFINED> instruction: 0x01299c01
  9c:	5f0a0000 	svcpl	0x000a0000
  a0:	01003173 	tsteq	r0, r3, ror r1
  a4:	01291803 			; <UNDEFINED> instruction: 0x01291803
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	5f0b0000 	svcpl	0x000b0000
  b4:	01003273 	tsteq	r0, r3, ror r2
  b8:	01292903 			; <UNDEFINED> instruction: 0x01292903
  bc:	51010000 	mrspl	r0, (UNDEF: 1)
  c0:	0001600c 	andeq	r6, r1, ip
  c4:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
  c8:	0000002d 	andeq	r0, r0, sp, lsr #32
  cc:	73025201 	movwvc	r5, #8705	; 0x2201
  d0:	1a040031 	bne	10019c <memcmp+0x10019c>
  d4:	0000012f 	andeq	r0, r0, pc, lsr #2
  d8:	0000001f 	andeq	r0, r0, pc, lsl r0
  dc:	0000001b 	andeq	r0, r0, fp, lsl r0
  e0:	00327302 	eorseq	r7, r2, r2, lsl #6
  e4:	012f2504 			; <UNDEFINED> instruction: 0x012f2504
  e8:	002c0000 	eoreq	r0, ip, r0
  ec:	002a0000 	eoreq	r0, sl, r0
  f0:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
  f4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  f8:	02000000 	andeq	r0, r0, #0
  fc:	0d060069 	stceq	0, cr0, [r6, #-420]	; 0xfffffe5c
 100:	00000026 	andeq	r0, r0, r6, lsr #32
 104:	00000036 	andeq	r0, r0, r6, lsr r0
 108:	00000032 	andeq	r0, r0, r2, lsr r0
 10c:	00001c03 	andeq	r1, r0, r3, lsl #24
 110:	00001400 	andeq	r1, r0, r0, lsl #8
 114:	00760200 	rsbseq	r0, r6, r0, lsl #4
 118:	00260d07 	eoreq	r0, r6, r7, lsl #26
 11c:	00480000 	subeq	r0, r8, r0
 120:	00420000 	subeq	r0, r2, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
 12c:	040d0000 	streq	r0, [sp], #-0
 130:	00000063 	andeq	r0, r0, r3, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memcmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memcmp+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	11010b03 	tstne	r1, r3, lsl #22
  24:	00061201 	andeq	r1, r6, r1, lsl #4
  28:	000f0400 	andeq	r0, pc, r0, lsl #8
  2c:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  30:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  34:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  38:	0e030b13 	vmoveq.32	d3[0], r0
  3c:	01110e1b 	tsteq	r1, fp, lsl lr
  40:	17100612 			; <UNDEFINED> instruction: 0x17100612
  44:	24060000 	strcs	r0, [r6], #-0
  48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  4c:	0008030b 	andeq	r0, r8, fp, lsl #6
  50:	00160700 	andseq	r0, r6, r0, lsl #14
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  60:	49002608 	stmdbmi	r0, {r3, r9, sl, sp}
  64:	09000013 	stmdbeq	r0, {r0, r1, r4}
  68:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  6c:	0b3a0e03 	bleq	e83880 <memcmp+0xe83880>
  70:	0b390b3b 	bleq	e42d64 <memcmp+0xe42d64>
  74:	13491927 	movtne	r1, #39207	; 0x9927
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  80:	00001301 	andeq	r1, r0, r1, lsl #6
  84:	0300050a 	movweq	r0, #1290	; 0x50a
  88:	3b0b3a08 	blcc	2ce8b0 <memcmp+0x2ce8b0>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  94:	00001742 	andeq	r1, r0, r2, asr #14
  98:	0300050b 	movweq	r0, #1291	; 0x50b
  9c:	3b0b3a08 	blcc	2ce8c4 <memcmp+0x2ce8c4>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00050c00 	andeq	r0, r5, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <memcmp+0xe838c0>
  b0:	0b390b3b 	bleq	e42da4 <memcmp+0xe42da4>
  b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  b8:	260d0000 	strcs	r0, [sp], -r0
  bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000059 	andeq	r0, r0, r9, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01100004 	tsteq	r0, r4
  14:	38100450 	ldmdacc	r0, {r4, r6, sl}
  18:	01005401 	tsteq	r0, r1, lsl #8
  1c:	04000000 	streq	r0, [r0], #-0
  20:	50011008 	andpl	r1, r1, r8
  24:	01381004 	teqeq	r8, r4
  28:	00010054 	andeq	r0, r1, r4, asr r0
  2c:	01380804 	teqeq	r8, r4, lsl #16
  30:	00030051 	andeq	r0, r3, r1, asr r0
  34:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  38:	9f300210 	svcls	0x00300210
  3c:	01381004 	teqeq	r8, r4
  40:	00000053 	andeq	r0, r0, r3, asr r0
  44:	00000000 	andeq	r0, r0, r0
  48:	01141004 	tsteq	r4, r4
  4c:	28240450 	stmdacs	r4!, {r4, r6, sl}
  50:	7e007c06 	cdpvc	12, 0, cr7, cr0, cr6, {0}
  54:	049f1c00 	ldreq	r1, [pc], #3072	; 5c <.debug_loclists+0x5c>
  58:	50013028 	andpl	r3, r1, r8, lsr #32
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ab 	andeq	r0, r0, fp, lsr #1
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memcmp+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memcmp+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  5c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	3d050000 	stccc	0, cr0, [r5, #-0]
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	14000000 	strne	r0, [r0], #-0
  70:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  74:	05144b06 	ldreq	r4, [r4, #-2822]	; 0xfffff4fa
  78:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
  7c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  80:	0021052e 	eoreq	r0, r1, lr, lsr #10
  84:	06020402 	streq	r0, [r2], -r2, lsl #8
  88:	0016052e 	andseq	r0, r6, lr, lsr #10
  8c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  90:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
  94:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  98:	09052e1b 	stmdbeq	r5, {r0, r1, r3, r4, r9, sl, fp, sp}
  9c:	0b052f06 	bleq	14bcbc <memcmp+0x14bcbc>
  a0:	4a2e0106 	bmi	b804c0 <memcmp+0xb804c0>
  a4:	05150c05 	ldreq	r0, [r5, #-3077]	; 0xfffff3fb
  a8:	02022f01 	andeq	r2, r2, #1, 30
  ac:	Address 0x00000000000000ac is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	6e750070 	mrcvs	0, 3, r0, cr5, cr0, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f682f00 	svcvs	0x00682f00
  44:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  48:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  50:	6f442f61 	svcvs	0x00442f61
  54:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  58:	2f73746e 	svccs	0x0073746e
  5c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  60:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  64:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  68:	616d6172 	smcvs	54802	; 0xd612
  6c:	3153432f 	cmpcc	r3, pc, lsr #6
  70:	2f453034 	svccs	0x00453034
  74:	7062696c 	rsbvc	r6, r2, ip, ror #18
  78:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  7c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  80:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  84:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	6f6c0074 	svcvs	0x006c0074
  a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  bc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  c0:	31203939 			; <UNDEFINED> instruction: 0x31203939
  c4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  c8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  cc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  d0:	316d7261 	cmncc	sp, r1, ror #4
  d4:	6a363731 	bvs	d8dda0 <memcmp+0xd8dda0>
  d8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  dc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  e0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  e4:	316d7261 	cmncc	sp, r1, ror #4
  e8:	6a363731 	bvs	d8ddb4 <memcmp+0xd8ddb4>
  ec:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  f0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  f4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  f8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  fc:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 100:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 104:	206d7261 	rsbcs	r7, sp, r1, ror #4
 108:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 10c:	613d6863 	teqvs	sp, r3, ror #16
 110:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 114:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 118:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 11c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 120:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 124:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 128:	20393975 	eorscs	r3, r9, r5, ror r9
 12c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 130:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 134:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 138:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	63206465 			; <UNDEFINED> instruction: 0x63206465
 14c:	00726168 	rsbseq	r6, r2, r8, ror #2
 150:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 154:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	; ffffffd4 <memcmp+0xffffffd4>
 158:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
 15c:	00632e70 	rsbeq	r2, r3, r0, ror lr
 160:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 164:	Address 0x0000000000000164 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001c7 	andeq	r0, r0, r7, asr #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ec08 	andeq	lr, r0, r8, lsl #24
  10:	00b10c00 	adcseq	r0, r1, r0, lsl #24
  14:	00470000 	subeq	r0, r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00600000 	rsbeq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04090000 	streq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000a00 	andeq	r0, r0, r0, lsl #20
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000008d 	andeq	r0, r0, sp, lsl #1
  40:	00003904 	andeq	r3, r0, r4, lsl #18
  44:	06010100 	streq	r0, [r1], -r0, lsl #2
  48:	00000175 	andeq	r0, r0, r5, ror r1
  4c:	db050201 	blle	140858 <memcpy+0x140858>
  50:	01000000 	mrseq	r0, (UNDEF: 0)
  54:	016c0504 	cmneq	ip, r4, lsl #10
  58:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  5c:	0000c105 	andeq	ip, r0, r5, lsl #2
  60:	08010100 	stmdaeq	r1, {r8}
  64:	00000007 	andeq	r0, r0, r7
  68:	00006104 	andeq	r6, r0, r4, lsl #2
  6c:	07020100 	streq	r0, [r2, -r0, lsl #2]
  70:	00000034 	andeq	r0, r0, r4, lsr r0
  74:	22070401 	andcs	r0, r7, #16777216	; 0x1000000
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	009a0708 	addseq	r0, sl, r8, lsl #14
  80:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	00cf0801 	sbceq	r0, pc, r1, lsl #16
  8c:	87040000 	strhi	r0, [r4, -r0]
  90:	0b000000 	bleq	98 <.debug_info+0x98>
  94:	00000015 	andeq	r0, r0, r5, lsl r0
  98:	0c066e03 	stceq	14, cr6, [r6], {3}
  9c:	000000e5 	andeq	r0, r0, r5, ror #1
  a0:	26062803 	strcs	r2, [r6], -r3, lsl #16
  a4:	b2000000 	andlt	r0, r0, #0
  a8:	0d000000 	stceq	0, cr0, [r0, #-0]
  ac:	00000082 	andeq	r0, r0, r2, lsl #1
  b0:	d40f000e 	strle	r0, [pc], #-14	; b8 <.debug_info+0xb8>
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	01990706 	orrseq	r0, r9, r6, lsl #14
  bc:	00000000 	andeq	r0, r0, r0
  c0:	00600000 	rsbeq	r0, r0, r0
  c4:	9c010000 	stcls	0, cr0, [r1], {-0}
  c8:	00000199 	muleq	r0, r9, r1
  cc:	74736406 	ldrbtvc	r6, [r3], #-1030	; 0xfffffbfa
  d0:	01991400 	orrseq	r1, r9, r0, lsl #8
  d4:	50010000 	andpl	r0, r1, r0
  d8:	63727306 	cmnvs	r2, #402653184	; 0x18000000
  dc:	019b2500 	orrseq	r2, fp, r0, lsl #10
  e0:	51010000 	mrspl	r0, (UNDEF: 1)
  e4:	00018110 	andeq	r8, r1, r0, lsl r1
  e8:	31060100 	mrscc	r0, (UNDEF: 22)
  ec:	0000002d 	andeq	r0, r0, sp, lsr #32
  f0:	00000012 	andeq	r0, r0, r2, lsl r0
  f4:	0000000c 	andeq	r0, r0, ip
  f8:	00008011 	andeq	r8, r0, r1, lsl r0
  fc:	0001b100 	andeq	fp, r1, r0, lsl #2
 100:	0000d400 	andeq	sp, r0, r0, lsl #8
 104:	00181200 	andseq	r1, r8, r0, lsl #4
 108:	00200000 	eoreq	r0, r0, r0
 10c:	01610000 	cmneq	r1, r0
 110:	6e030000 	cdpvs	0, 0, cr0, cr3, cr0, {0}
 114:	39120d00 	ldmdbcc	r2, {r8, sl, fp}
 118:	27000000 	strcs	r0, [r0, -r0]
 11c:	25000000 	strcs	r0, [r0, #-0]
 120:	03000000 	movweq	r0, #0
 124:	130e0064 	movwne	r0, #57444	; 0xe064
 128:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 12c:	0000002f 	andeq	r0, r0, pc, lsr #32
 130:	0000002d 	andeq	r0, r0, sp, lsr #32
 134:	0f007303 	svceq	0x00007303
 138:	0001bb19 	andeq	fp, r1, r9, lsl fp
 13c:	00003700 	andeq	r3, r0, r0, lsl #14
 140:	00003500 	andeq	r3, r0, r0, lsl #10
 144:	001c0500 	andseq	r0, ip, r0, lsl #10
 148:	001c0000 	andseq	r0, ip, r0
 14c:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
 150:	39161100 	ldmdbcc	r6, {r8, ip}
 154:	41000000 	mrsmi	r0, (UNDEF: 0)
 158:	3d000000 	stccc	0, cr0, [r0, #-0]
 15c:	00000000 	andeq	r0, r0, r0
 160:	00380500 	eorseq	r0, r8, r0, lsl #10
 164:	00180000 	andseq	r0, r8, r0
 168:	64070000 	strvs	r0, [r7], #-0
 16c:	c0181400 	andsgt	r1, r8, r0, lsl #8
 170:	07000001 	streq	r0, [r0, -r1]
 174:	1e150073 	mrcne	0, 0, r0, cr5, cr3, {3}
 178:	000001c5 	andeq	r0, r0, r5, asr #3
 17c:	00003805 	andeq	r3, r0, r5, lsl #16
 180:	00001800 	andeq	r1, r0, r0, lsl #16
 184:	00690300 	rsbeq	r0, r9, r0, lsl #6
 188:	00391616 	eorseq	r1, r9, r6, lsl r6
 18c:	004f0000 	subeq	r0, pc, r0
 190:	004d0000 	subeq	r0, sp, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	02041300 	andeq	r1, r4, #0, 6
 19c:	000001a0 	andeq	r0, r0, r0, lsr #3
 1a0:	008e1514 	addeq	r1, lr, r4, lsl r5
 1a4:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
 1a8:	39160000 	ldmdbcc	r6, {}	; <UNPREDICTABLE>
 1ac:	06000000 	streq	r0, [r0], -r0
 1b0:	01a10400 			; <UNDEFINED> instruction: 0x01a10400
 1b4:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
 1b8:	02000000 	andeq	r0, r0, #0
 1bc:	00000040 	andeq	r0, r0, r0, asr #32
 1c0:	00006102 	andeq	r6, r0, r2, lsl #2
 1c4:	00680200 	rsbeq	r0, r8, r0, lsl #4
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memcpy+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	26040000 	strcs	r0, [r4], -r0
  2c:	00134900 	andseq	r4, r3, r0, lsl #18
  30:	010b0500 	tsteq	fp, r0, lsl #10
  34:	06120111 			; <UNDEFINED> instruction: 0x06120111
  38:	05060000 	streq	r0, [r6, #-0]
  3c:	3a080300 	bcc	200c44 <memcpy+0x200c44>
  40:	213b0121 	teqcs	fp, r1, lsr #2
  44:	490b3906 	stmdbmi	fp, {r1, r2, r8, fp, ip, sp}
  48:	00180213 	andseq	r0, r8, r3, lsl r2
  4c:	00340700 	eorseq	r0, r4, r0, lsl #14
  50:	213a0803 	teqcs	sl, r3, lsl #16
  54:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  58:	0013490b 	andseq	r4, r3, fp, lsl #18
  5c:	01110800 	tsteq	r1, r0, lsl #16
  60:	0b130e25 	bleq	4c38fc <memcpy+0x4c38fc>
  64:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  68:	06120111 			; <UNDEFINED> instruction: 0x06120111
  6c:	00001710 	andeq	r1, r0, r0, lsl r7
  70:	0b002409 	bleq	909c <memcpy+0x909c>
  74:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  78:	0a000008 	beq	a0 <.debug_abbrev+0xa0>
  7c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  80:	0b3b0b3a 	bleq	ec2d70 <memcpy+0xec2d70>
  84:	13490b39 	movtne	r0, #39737	; 0x9b39
  88:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  8c:	03193f00 	tsteq	r9, #0, 30
  90:	3b0b3a0e 	blcc	2ce8d0 <memcpy+0x2ce8d0>
  94:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  98:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  9c:	0000193c 	andeq	r1, r0, ip, lsr r9
  a0:	3f012e0c 	svccc	0x00012e0c
  a4:	3a0e0319 	bcc	380d10 <memcpy+0x380d10>
  a8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  b0:	01193c13 	tsteq	r9, r3, lsl ip
  b4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b8:	13490005 	movtne	r0, #36869	; 0x9005
  bc:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
  c0:	0f000000 	svceq	0x00000000
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <memcpy+0xe838dc>
  cc:	0b390b3b 	bleq	e42dc0 <memcpy+0xe42dc0>
  d0:	13491927 	movtne	r1, #39207	; 0x9927
  d4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  d8:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	03000510 	movweq	r0, #1296	; 0x510
  e4:	3b0b3a0e 	blcc	2ce924 <memcpy+0x2ce924>
  e8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ec:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f0:	00001742 	andeq	r1, r0, r2, asr #14
  f4:	03003411 	movweq	r3, #1041	; 0x411
  f8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  fc:	000e1c19 	andeq	r1, lr, r9, lsl ip
 100:	010b1200 	mrseq	r1, R11_fiq
 104:	06120111 			; <UNDEFINED> instruction: 0x06120111
 108:	00001301 	andeq	r1, r0, r1, lsl #6
 10c:	0b000f13 	bleq	3d60 <memcpy+0x3d60>
 110:	1400000b 	strne	r0, [r0], #-11
 114:	00000026 	andeq	r0, r0, r6, lsr #32
 118:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
 11c:	00130113 	andseq	r0, r3, r3, lsl r1
 120:	00211600 	eoreq	r1, r1, r0, lsl #12
 124:	0b2f1349 	bleq	bc4e50 <memcpy+0xbc4e50>
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000051 	andeq	r0, r0, r1, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0452011c 	ldrbeq	r0, [r2], #-284	; 0xfffffee4
  18:	a304381c 	movwge	r3, #18460	; 0x481c
  1c:	049f5201 	ldreq	r5, [pc], #513	; 24 <.debug_loclists+0x24>
  20:	52016038 	andpl	r6, r1, #56	; 0x38
  24:	04000000 	streq	r0, [r0], #-0
  28:	5201381c 	andpl	r3, r1, #28, 16	; 0x1c0000
  2c:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
  30:	5001381c 	andpl	r3, r1, ip, lsl r8
  34:	04000200 	streq	r0, [r0], #-512	; 0xfffffe00
  38:	5101381c 	tstpl	r1, ip, lsl r8
  3c:	00000400 	andeq	r0, r0, r0, lsl #8
  40:	201c0400 	andscs	r0, ip, r0, lsl #8
  44:	049f3002 	ldreq	r3, [pc], #2	; 4c <.debug_loclists+0x4c>
  48:	53013820 	movwpl	r3, #6176	; 0x1820
  4c:	04000000 	streq	r0, [r0], #-0
  50:	53015038 	movwpl	r5, #4152	; 0x1038
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000016d 	andeq	r0, r0, sp, ror #2
   4:	00a60003 	adceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memcpy+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memcpy+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff98 <memcpy+0xffffff98>
  50:	73612f65 	cmnvc	r1, #404	; 0x194
  54:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  58:	616d6172 	smcvs	54802	; 0xd612
  5c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  60:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  64:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  68:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  6c:	61732f62 	cmnvs	r3, r2, ror #30
  70:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  74:	2f616d61 	svccs	0x00616d61
  78:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  7c:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffc4 <memcpy+0xffffffc4>
  80:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  84:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  88:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  8c:	656d0000 	strbvs	r0, [sp, #-0]!
  90:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  94:	0100632e 	tsteq	r0, lr, lsr #6
  98:	74730000 	ldrbtvc	r0, [r3], #-0
  9c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  a0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  a4:	70720000 	rsbsvc	r0, r2, r0
  a8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  ac:	00000003 	andeq	r0, r0, r3
  b0:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  b4:	00000002 	andeq	r0, r0, r2
  b8:	05051700 	streq	r1, [r5, #-1792]	; 0xfffff900
  bc:	06070517 			; <UNDEFINED> instruction: 0x06070517
  c0:	00160501 	andseq	r0, r6, r1, lsl #10
  c4:	4a010402 	bmi	410d4 <memcpy+0x410d4>
  c8:	02002705 	andeq	r2, r0, #1310720	; 0x140000
  cc:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
  d0:	04020009 	streq	r0, [r2], #-9
  d4:	004b0602 	subeq	r0, fp, r2, lsl #12
  d8:	01020402 	tsteq	r2, r2, lsl #8
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	04020001 	streq	r0, [r2], #-1
  e4:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
  e8:	05130204 	ldreq	r0, [r3, #-516]	; 0xfffffdfc
  ec:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
  f0:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
  f4:	04020009 	streq	r0, [r2], #-9
  f8:	002f0602 	eoreq	r0, pc, r2, lsl #12
  fc:	13020402 	movwne	r0, #9218	; 0x2402
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	000d0514 	andeq	r0, sp, r4, lsl r5
 108:	01020402 	tsteq	r2, r2, lsl #8
 10c:	02000905 	andeq	r0, r0, #81920	; 0x14000
 110:	01060204 	tsteq	r6, r4, lsl #4
 114:	02000d05 	andeq	r0, r0, #320	; 0x140
 118:	2f060304 	svccs	0x00060304
 11c:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 120:	01060304 	tsteq	r6, r4, lsl #6
 124:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 128:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 12c:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 130:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 134:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 138:	02002e01 	andeq	r2, r0, #1, 28
 13c:	66060104 	strvs	r0, [r6], -r4, lsl #2
 140:	02000d05 	andeq	r0, r0, #320	; 0x140
 144:	18060304 	stmdane	r6, {r2, r8, r9}
 148:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 14c:	01060304 	tsteq	r6, r4, lsl #6
 150:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 154:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 158:	0402002a 	streq	r0, [r2], #-42	; 0xffffffd6
 15c:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 160:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 164:	02002e01 	andeq	r2, r0, #1, 28
 168:	66060104 	strvs	r0, [r6], -r4, lsl #2
 16c:	01000802 	tsteq	r0, r2, lsl #16
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  18:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  1c:	6f6f6265 	svcvs	0x006f6265
  20:	6f6c0074 	svcvs	0x006c0074
  24:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  38:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  3c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  40:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  44:	2f00746e 	svccs	0x0000746e
  48:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  4c:	6173612f 	cmnvs	r3, pc, lsr #2
  50:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  54:	2f616d61 	svccs	0x00616d61
  58:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  5c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  60:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  64:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  68:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  6c:	61726769 	cmnvs	r2, r9, ror #14
  70:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  74:	30343153 	eorscc	r3, r4, r3, asr r1
  78:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  7c:	00697062 	rsbeq	r7, r9, r2, rrx
  80:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  84:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  88:	5f5f4e4f 	svcpl	0x005f4e4f
  8c:	736e7500 	cmnvc	lr, #0, 10
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	6f6c0074 	svcvs	0x006c0074
  9c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; b8 <.debug_str+0xb8>
  b4:	2f636269 	svccs	0x00636269
  b8:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  bc:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c4:	6f6c2067 	svcvs	0x006c2067
  c8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  cc:	6300746e 	movwvs	r7, #1134	; 0x46e
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  d8:	73007970 	movwvc	r7, #2416	; 0x970
  dc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  e8:	006b746e 	rsbeq	r7, fp, lr, ror #8
  ec:	20554e47 	subscs	r4, r5, r7, asr #28
  f0:	20393943 	eorscs	r3, r9, r3, asr #18
  f4:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  f8:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  fc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 100:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 104:	36373131 			; <UNDEFINED> instruction: 0x36373131
 108:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 10c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 110:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 114:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 118:	36373131 			; <UNDEFINED> instruction: 0x36373131
 11c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 120:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 124:	616f6c66 	cmnvs	pc, r6, ror #24
 128:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 12c:	6f733d69 	svcvs	0x00733d69
 130:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 134:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 138:	616d2d20 	cmnvs	sp, r0, lsr #26
 13c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 140:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 144:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 148:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 14c:	4f2d2062 	svcmi	0x002d2062
 150:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 154:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 158:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 15c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 160:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 164:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 168:	00676e69 	rsbeq	r6, r7, r9, ror #28
 16c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 178:	2064656e 	rsbcs	r6, r4, lr, ror #10
 17c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 180:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 184:	00736574 	rsbseq	r6, r3, r4, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0
   4:	ea000000 	b	c <memiszero+0xc>
   8:	e2833001 	add	r3, r3, #1
   c:	e1530001 	cmp	r3, r1
  10:	2a000004 	bcs	28 <memiszero+0x28>
  14:	e7d02003 	ldrb	r2, [r0, r3]
  18:	e3520000 	cmp	r2, #0
  1c:	0afffff9 	beq	8 <memiszero+0x8>
  20:	e3a00000 	mov	r0, #0
  24:	e12fff1e 	bx	lr
  28:	e3a00001 	mov	r0, #1
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ca04 	andeq	ip, r0, r4, lsl #20
  10:	000e0c00 	andeq	r0, lr, r0, lsl #24
  14:	00460000 	subeq	r0, r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007f 	andeq	r0, r0, pc, ror r0
  34:	53060101 	movwpl	r0, #24833	; 0x6101
  38:	01000001 	tsteq	r0, r1
  3c:	00c00502 	sbceq	r0, r0, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014a05 	andeq	r4, r1, r5, lsl #20
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000ad 	andeq	r0, r0, sp, lsr #1
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00330702 	eorseq	r0, r3, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002107 	andeq	r2, r0, r7, lsl #2
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000008c 	andeq	r0, r0, ip, lsl #1
  6c:	00007802 	andeq	r7, r0, r2, lsl #16
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000bb 	strheq	r0, [r0], -fp
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00a30700 	adceq	r0, r3, r0, lsl #14
  80:	03010000 	movweq	r0, #4096	; 0x1000
  84:	00002605 	andeq	r2, r0, r5, lsl #12
  88:	00000000 	andeq	r0, r0, r0
  8c:	00003000 	andeq	r3, r0, r0
  90:	df9c0100 	svcle	0x009c0100
  94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  98:	0100705f 	qaddeq	r7, pc, r0	; <UNPREDICTABLE>
  9c:	00df1b03 	sbcseq	r1, pc, r3, lsl #22
  a0:	00140000 	andseq	r0, r4, r0
  a4:	000c0000 	andeq	r0, ip, r0
  a8:	6e090000 	cdpvs	0, 0, cr0, cr9, cr0, {0}
  ac:	28030100 	stmdacs	r3, {r8}
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	70035101 	andvc	r5, r3, r1, lsl #2
  b8:	6c110400 	cfldrsvs	mvf0, [r1], {-0}
  bc:	37000000 	strcc	r0, [r0, -r0]
  c0:	2f000000 	svccs	0x00000000
  c4:	0a000000 	beq	cc <.debug_info+0xcc>
  c8:	0000000c 	andeq	r0, r0, ip
  cc:	05006903 	streq	r6, [r0, #-2307]	; 0xfffff6fd
  d0:	0000260d 	andeq	r2, r0, sp, lsl #12
  d4:	00005600 	andeq	r5, r0, r0, lsl #12
  d8:	00005200 	andeq	r5, r0, r0, lsl #4
  dc:	02000000 	andeq	r0, r0, #0
  e0:	000000e4 	andeq	r0, r0, r4, ror #1
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memiszero+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	; 0xe501
  30:	1b0e030b 	blne	380c64 <memiszero+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memiszero+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <memiszero+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memiszero+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	; 0x9927
  60:	06120111 			; <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000508 	movweq	r0, #1288	; 0x508
  70:	3b0b3a08 	blcc	2ce898 <memiszero+0x2ce898>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  7c:	00001742 	andeq	r1, r0, r2, asr #14
  80:	03000509 	movweq	r0, #1289	; 0x509
  84:	3b0b3a08 	blcc	2ce8ac <memiszero+0x2ce8ac>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	00180213 	andseq	r0, r8, r3, lsl r2
  90:	010b0a00 	tsteq	fp, r0, lsl #20
  94:	00001755 	andeq	r1, r0, r5, asr r7
  98:	0000260b 	andeq	r2, r0, fp, lsl #12
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000005e 	andeq	r0, r0, lr, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01240004 			; <UNDEFINED> instruction: 0x01240004
  18:	28240450 	stmdacs	r4!, {r4, r6, sl}
  1c:	5001a304 	andpl	sl, r1, r4, lsl #6
  20:	2c28049f 	cfstrscs	mvf0, [r8], #-636	; 0xfffffd84
  24:	2c045001 	stccs	0, cr5, [r4], {1}
  28:	01a30430 			; <UNDEFINED> instruction: 0x01a30430
  2c:	02009f50 	andeq	r9, r0, #80, 30	; 0x140
  30:	00000000 	andeq	r0, r0, r0
  34:	04000000 	streq	r0, [r0], #-0
  38:	50012400 	andpl	r2, r1, r0, lsl #8
  3c:	04282404 	strteq	r2, [r8], #-1028	; 0xfffffbfc
  40:	9f5001a3 	svcls	0x005001a3
  44:	012c2804 			; <UNDEFINED> instruction: 0x012c2804
  48:	302c0450 	eorcc	r0, ip, r0, asr r4
  4c:	5001a304 	andpl	sl, r1, r4, lsl #6
  50:	0004009f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
  54:	00040000 	andeq	r0, r4, r0
  58:	9f300208 	svcls	0x00300208
  5c:	01300804 	teqeq	r0, r4, lsl #16
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04240004 	strteq	r0, [r4], #-4
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000070 	andeq	r0, r0, r0, ror r0
   4:	00290003 	eoreq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6d000063 	stcvs	0, cr0, [r0, #-396]	; 0xfffffe74
  24:	73696d65 	cmnvc	r9, #6464	; 0x1940
  28:	6f72657a 	svcvs	0x0072657a
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	05000000 	streq	r0, [r0, #-0]
  34:	0205002b 	andeq	r0, r5, #43	; 0x2b
  38:	00000000 	andeq	r0, r0, r0
  3c:	13050514 	movwne	r0, #21780	; 0x5514
  40:	01090513 	tsteq	r9, r3, lsl r5
  44:	01060d05 	tsteq	r6, r5, lsl #26
  48:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  4c:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  50:	052e0602 	streq	r0, [lr, #-1538]!	; 0xfffff9fe
  54:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
  58:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  5c:	060d054b 	streq	r0, [sp], -fp, asr #10
  60:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  64:	2e4b1405 	cdpcs	4, 4, cr1, cr11, cr5, {0}
  68:	05140105 	ldreq	r0, [r4, #-261]	; 0xfffffefb
  6c:	022e2d0c 	eoreq	r2, lr, #12, 26	; 0x300
  70:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  18:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  1c:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  48:	2f656d6f 	svccs	0x00656d6f
  4c:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  50:	61726769 	cmnvs	r2, r9, ror #14
  54:	442f616d 	strtmi	r6, [pc], #-365	; 5c <.debug_str+0x5c>
  58:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  5c:	73746e65 	cmnvc	r4, #1616	; 0x650
  60:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  64:	2f627548 	svccs	0x00627548
  68:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  6c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  70:	53432f61 	movtpl	r2, #16225	; 0x3f61
  74:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  78:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  7c:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  94:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  a4:	73696d65 	cmnvc	r9, #6464	; 0x1940
  a8:	6f72657a 	svcvs	0x0072657a
  ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b0:	6f6c2067 	svcvs	0x006c2067
  b4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b8:	6300746e 	movwvs	r7, #1134	; 0x46e
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c8:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  cc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d0:	31312039 	teqcc	r1, r9, lsr r0
  d4:	302e322e 	eorcc	r3, lr, lr, lsr #4
  d8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  dc:	613d7570 	teqvs	sp, r0, ror r5
  e0:	31316d72 	teqcc	r1, r2, ror sp
  e4:	7a6a3637 	bvc	1a8d9c8 <memiszero+0x1a8d9c8>
  e8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ec:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  f0:	613d656e 	teqvs	sp, lr, ror #10
  f4:	31316d72 	teqcc	r1, r2, ror sp
  f8:	7a6a3637 	bvc	1a8d9dc <memiszero+0x1a8d9dc>
  fc:	20732d66 	rsbscs	r2, r3, r6, ror #26
 100:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 104:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 108:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 10c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 118:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 11c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 120:	6b36766d 	blvs	d9dadc <memiszero+0xd9dadc>
 124:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 128:	20626467 	rsbcs	r6, r2, r7, ror #8
 12c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 130:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 134:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 138:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 13c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 140:	61747365 	cmnvs	r4, r5, ror #6
 144:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 148:	6f6c0067 	svcvs	0x006c0067
 14c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 150:	7300746e 	movwvc	r7, #1134	; 0x46e
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 15c:	Address 0x000000000000015c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1
  2c:	e3520000 	cmp	r2, #0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1
  50:	e3520000 	cmp	r2, #0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000106 	andeq	r0, r0, r6, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c204 	andeq	ip, r0, r4, lsl #4
  10:	01570c00 	cmpeq	r7, r0, lsl #24
  14:	00420000 	subeq	r0, r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	005c0000 	subseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00080600 	andeq	r0, r8, r0, lsl #12
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000007b 	andeq	r0, r0, fp, ror r0
  40:	4b060101 	blmi	18044c <memmove+0x18044c>
  44:	01000001 	tsteq	r0, r1
  48:	00b80502 	adcseq	r0, r8, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00014205 	andeq	r4, r1, r5, lsl #4
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  5c:	0f080101 	svceq	0x00080101
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	002f0702 	eoreq	r0, pc, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001d07 	andeq	r1, r0, r7, lsl #26
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	00000088 	andeq	r0, r0, r8, lsl #1
  78:	00008402 	andeq	r8, r0, r2, lsl #8
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000ad 	andeq	r0, r0, sp, lsr #1
  84:	00007d07 	andeq	r7, r0, r7, lsl #26
  88:	00000800 	andeq	r0, r0, r0, lsl #16
  8c:	03010000 	movweq	r0, #4096	; 0x1000
  90:	0000fc07 	andeq	pc, r0, r7, lsl #24
  94:	00000000 	andeq	r0, r0, r0
  98:	00005c00 	andeq	r5, r0, r0, lsl #24
  9c:	fc9c0100 	ldc2	1, cr0, [ip], {0}
  a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  a4:	00747364 	rsbseq	r7, r4, r4, ror #6
  a8:	fc150301 	ldc2	3, cr0, [r5], {1}
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	72730a50 	rsbsvc	r0, r3, #80, 20	; 0x50000
  b4:	03010063 	movweq	r0, #4195	; 0x1063
  b8:	0000fe26 	andeq	pc, r0, r6, lsr #28
  bc:	00001400 	andeq	r1, r0, r0, lsl #8
  c0:	00000c00 	andeq	r0, r0, r0, lsl #24
  c4:	00b20b00 	adcseq	r0, r2, r0, lsl #22
  c8:	03010000 	movweq	r0, #4096	; 0x1000
  cc:	00002d32 	andeq	r2, r0, r2, lsr sp
  d0:	00003f00 	andeq	r3, r0, r0, lsl #30
  d4:	00002f00 	andeq	r2, r0, r0, lsl #30
  d8:	00610300 	rsbeq	r0, r1, r0, lsl #6
  dc:	01040904 	tsteq	r4, r4, lsl #18
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00680000 	rsbeq	r0, r8, r0
  e8:	62030000 	andvs	r0, r3, #0
  ec:	780f0500 	stmdavc	pc, {r8, sl}	; <UNPREDICTABLE>
  f0:	af000000 	svcge	0x00000000
  f4:	a5000000 	strge	r0, [r0, #-0]
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0302040c 	movweq	r0, #9228	; 0x240c
 100:	0d000001 	stceq	0, cr0, [r0, #-4]
 104:	00007d02 	andeq	r7, r0, r2, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memmove+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	; 0xe501
  30:	1b0e030b 	blne	380c64 <memmove+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memmove+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	03001606 	movweq	r1, #1542	; 0x606
  4c:	3b0b3a0e 	blcc	2ce88c <memmove+0x2ce88c>
  50:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  54:	07000013 	smladeq	r0, r3, r0, r0
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memmove+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	01197a18 	tsteq	r9, r8, lsl sl
  78:	09000013 	stmdbeq	r0, {r0, r1, r4}
  7c:	08030005 	stmdaeq	r3, {r0, r2}
  80:	0b3b0b3a 	bleq	ec2d70 <memmove+0xec2d70>
  84:	13490b39 	movtne	r0, #39737	; 0x9b39
  88:	00001802 	andeq	r1, r0, r2, lsl #16
  8c:	0300050a 	movweq	r0, #1290	; 0x50a
  90:	3b0b3a08 	blcc	2ce8b8 <memmove+0x2ce8b8>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0300050b 	movweq	r0, #1291	; 0x50b
  a4:	3b0b3a0e 	blcc	2ce8e4 <memmove+0x2ce8e4>
  a8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ac:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  b0:	00001742 	andeq	r1, r0, r2, asr #14
  b4:	0b000f0c 	bleq	3cec <memmove+0x3cec>
  b8:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  bc:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000c9 	andeq	r0, r0, r9, asr #1
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01180004 	tsteq	r8, r4
  18:	38180451 	ldmdacc	r8, {r0, r4, r6, sl}
  1c:	5101a304 	tstpl	r1, r4, lsl #6
  20:	4038049f 	mlasmi	r8, pc, r4, r0	; <UNPREDICTABLE>
  24:	40045101 	andmi	r5, r4, r1, lsl #2
  28:	01a3045c 			; <UNDEFINED> instruction: 0x01a3045c
  2c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  3c:	04000000 	streq	r0, [r0], #-0
  40:	52011c00 	andpl	r1, r1, #0, 24
  44:	01281c04 			; <UNDEFINED> instruction: 0x01281c04
  48:	2c28045c 	cfstrscs	mvf0, [r8], #-368	; 0xfffffe90
  4c:	2c045201 	sfmcs	f5, 4, [r4], {1}
  50:	045c0138 	ldrbeq	r0, [ip], #-312	; 0xfffffec8
  54:	52014038 	andpl	r4, r1, #56	; 0x38
  58:	014c4004 	cmpeq	ip, r4
  5c:	504c045c 	subpl	r0, ip, ip, asr r4
  60:	50045201 	andpl	r5, r4, r1, lsl #4
  64:	005c015c 	subseq	r0, ip, ip, asr r1
  68:	01000002 	tsteq	r0, r2
  6c:	00000001 	andeq	r0, r0, r1
  70:	01000000 	mrseq	r0, (UNDEF: 0)
  74:	00000001 	andeq	r0, r0, r1
  78:	01140004 	tsteq	r4, r4
  7c:	1c140450 	cfldrsne	mvf0, [r4], {80}	; 0x50
  80:	1c045301 	stcne	3, cr5, [r4], {1}
  84:	01730324 	cmneq	r3, r4, lsr #6
  88:	3824049f 	stmdacc	r4!, {r0, r1, r2, r3, r4, r7, sl}
  8c:	38045301 	stmdacc	r4, {r0, r8, r9, ip, lr}
  90:	04500140 	ldrbeq	r0, [r0], #-320	; 0xfffffec0
  94:	53014040 	movwpl	r4, #4160	; 0x1040
  98:	03484004 	movteq	r4, #32772	; 0x8004
  9c:	049f7f73 	ldreq	r7, [pc], #3955	; a4 <.debug_loclists+0xa4>
  a0:	53015c48 	movwpl	r5, #7240	; 0x1c48
  a4:	01010300 	mrseq	r0, SP_irq
  a8:	01010000 	mrseq	r0, (UNDEF: 1)
  ac:	04000000 	streq	r0, [r0], #-0
  b0:	51011c00 	tstpl	r1, r0, lsl #24
  b4:	03201c04 			; <UNDEFINED> instruction: 0x03201c04
  b8:	049f0171 	ldreq	r0, [pc], #369	; c0 <.debug_loclists+0xc0>
  bc:	51014020 	tstpl	r1, r0, lsr #32
  c0:	03444004 	movteq	r4, #16388	; 0x4004
  c4:	049f7f71 	ldreq	r7, [pc], #3953	; cc <.debug_loclists+0xcc>
  c8:	51015c44 	tstpl	r1, r4, asr #24
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000116 	andeq	r0, r0, r6, lsl r1
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memmove+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memmove+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	65766f6d 	ldrbvs	r6, [r6, #-3949]!	; 0xfffff093
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	74730000 	ldrbtvc	r0, [r3], #-0
  5c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050039 	andeq	r0, r5, #57	; 0x39
  6c:	00000000 	andeq	r0, r0, r0
  70:	13030514 	movwne	r0, #13588	; 0x3514
  74:	06051413 			; <UNDEFINED> instruction: 0x06051413
  78:	03050106 	movweq	r0, #20742	; 0x5106
  7c:	06054d06 	streq	r4, [r5], -r6, lsl #26
  80:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  84:	06053106 	streq	r3, [r5], -r6, lsl #2
  88:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  8c:	06054b06 	streq	r4, [r5], -r6, lsl #22
  90:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  94:	0b052f06 	bleq	14bcb4 <memmove+0x14bcb4>
  98:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
  9c:	02040200 	andeq	r0, r4, #0, 4
  a0:	1c052a06 			; <UNDEFINED> instruction: 0x1c052a06
  a4:	02040200 	andeq	r0, r4, #0, 4
  a8:	1a050106 	bne	1404c8 <memmove+0x1404c8>
  ac:	02040200 	andeq	r0, r4, #0, 4
  b0:	0011052e 	andseq	r0, r1, lr, lsr #10
  b4:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  b8:	02000c05 	andeq	r0, r0, #1280	; 0x500
  bc:	2e060104 	adfcss	f0, f6, f4
  c0:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
  c4:	01060104 	tsteq	r6, r4, lsl #2
  c8:	02000c05 	andeq	r0, r0, #1280	; 0x500
  cc:	002e0104 	eoreq	r0, lr, r4, lsl #2
  d0:	4a010402 	bmi	410e0 <memmove+0x410e0>
  d4:	79030905 	stmdbvc	r3, {r0, r2, r8, fp}
  d8:	0015052e 	andseq	r0, r5, lr, lsr #10
  dc:	06020402 	streq	r0, [r2], -r2, lsl #8
  e0:	054a0b03 	strbeq	r0, [sl, #-2819]	; 0xfffff4fd
  e4:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  e8:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
  ec:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
  f0:	11052e02 	tstne	r5, r2, lsl #28
  f4:	02040200 	andeq	r0, r4, #0, 4
  f8:	000c052e 	andeq	r0, ip, lr, lsr #10
  fc:	06010402 	streq	r0, [r1], -r2, lsl #8
 100:	0011052e 	andseq	r0, r1, lr, lsr #10
 104:	06010402 	streq	r0, [r1], -r2, lsl #8
 108:	000c0501 	andeq	r0, ip, r1, lsl #10
 10c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 110:	01040200 	mrseq	r0, R12_usr
 114:	0002024a 	andeq	r0, r2, sl, asr #4
 118:	Address 0x0000000000000118 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  44:	2f656d6f 	svccs	0x00656d6f
  48:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	442f616d 	strtmi	r6, [pc], #-365	; 58 <.debug_str+0x58>
  54:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  58:	73746e65 	cmnvc	r4, #1616	; 0x650
  5c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  60:	2f627548 	svccs	0x00627548
  64:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  68:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  6c:	53432f61 	movtpl	r2, #16225	; 0x3f61
  70:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  7c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  80:	2064656e 	rsbcs	r6, r4, lr, ror #10
  84:	00746e69 	rsbseq	r6, r4, r9, ror #28
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  90:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	61686300 	cmnvs	r8, r0, lsl #6
  b0:	6f630072 	svcvs	0x00630072
  b4:	00746e75 	rsbseq	r6, r4, r5, ror lr
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  c4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  c8:	31312039 	teqcc	r1, r9, lsr r0
  cc:	302e322e 	eorcc	r3, lr, lr, lsr #4
  d0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  d4:	613d7570 	teqvs	sp, r0, ror r5
  d8:	31316d72 	teqcc	r1, r2, ror sp
  dc:	7a6a3637 	bvc	1a8d9c0 <memmove+0x1a8d9c0>
  e0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  e8:	613d656e 	teqvs	sp, lr, ror #10
  ec:	31316d72 	teqcc	r1, r2, ror sp
  f0:	7a6a3637 	bvc	1a8d9d4 <memmove+0x1a8d9d4>
  f4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  f8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  fc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 100:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 104:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 108:	616d2d20 	cmnvs	sp, r0, lsr #26
 10c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 110:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 114:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 118:	6b36766d 	blvs	d9dad4 <memmove+0xd9dad4>
 11c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 120:	20626467 	rsbcs	r6, r2, r7, ror #8
 124:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 128:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 12c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 130:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 134:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 138:	61747365 	cmnvs	r4, r5, ror #6
 13c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 140:	6f6c0067 	svcvs	0x006c0067
 144:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 148:	7300746e 	movwvc	r7, #1134	; 0x46e
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 154:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 158:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 15c:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
 160:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
 164:	00632e65 	rsbeq	r2, r3, r5, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	ea000000 	b	10 <memset+0x10>
   c:	e4c31001 	strb	r1, [r3], #1
  10:	e1530002 	cmp	r3, r2
  14:	3afffffc 	bcc	c <memset+0xc>
  18:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e6 	andeq	r0, r0, r6, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cb04 	andeq	ip, r0, r4, lsl #22
  10:	007a0c00 	rsbseq	r0, sl, r0, lsl #24
  14:	003a0000 	eorseq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000600 	andeq	r0, r0, r0, lsl #12
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000008a 	andeq	r0, r0, sl, lsl #1
  40:	54060101 	strpl	r0, [r6], #-257	; 0xfffffeff
  44:	01000001 	tsteq	r0, r1
  48:	00c10502 	sbceq	r0, r1, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00014b05 	andeq	r4, r1, r5, lsl #22
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	000000ae 	andeq	r0, r0, lr, lsr #1
  5c:	07080101 	streq	r0, [r8, -r1, lsl #2]
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00270702 	eoreq	r0, r7, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001507 	andeq	r1, r0, r7, lsl #10
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	00000097 	muleq	r0, r7, r0
  78:	bc080101 	stflts	f0, [r8], {1}
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	00000073 	andeq	r0, r0, r3, ror r0
  84:	e1070401 	tst	r7, r1, lsl #8
  88:	00000000 	andeq	r0, r0, r0
  8c:	1c000000 	stcne	0, cr0, [r0], {-0}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	0000e19c 	muleq	r0, ip, r1
  98:	705f0200 	subsvc	r0, pc, r0, lsl #4
  9c:	00e11400 	rsceq	r1, r1, r0, lsl #8
  a0:	50010000 	andpl	r0, r1, r0
  a4:	1c006302 	stcne	3, cr6, [r0], {2}
  a8:	00000026 	andeq	r0, r0, r6, lsr #32
  ac:	6e085101 	adfvse	f5, f0, f1
  b0:	26040100 	strcs	r0, [r4], -r0, lsl #2
  b4:	0000002d 	andeq	r0, r0, sp, lsr #32
  b8:	00000010 	andeq	r0, r0, r0, lsl r0
  bc:	0000000c 	andeq	r0, r0, ip
  c0:	0b007003 	bleq	1c0d4 <memset+0x1c0d4>
  c4:	000000e3 	andeq	r0, r0, r3, ror #1
  c8:	00000026 	andeq	r0, r0, r6, lsr #32
  cc:	0000001e 	andeq	r0, r0, lr, lsl r0
  d0:	14006503 	strne	r6, [r0], #-1283	; 0xfffffafd
  d4:	000000e3 	andeq	r0, r0, r3, ror #1
  d8:	0000003f 	andeq	r0, r0, pc, lsr r0
  dc:	0000003d 	andeq	r0, r0, sp, lsr r0
  e0:	0a040900 	beq	1024e8 <memset+0x1024e8>
  e4:	00007804 	andeq	r7, r0, r4, lsl #16
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memset+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <memset+0x48500>
  14:	0b390421 	bleq	e410a0 <memset+0xe410a0>
  18:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  1c:	34030000 	strcc	r0, [r3], #-0
  20:	3a080300 	bcc	200c28 <memset+0x200c28>
  24:	213b0121 	teqcs	fp, r1, lsr #2
  28:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
  2c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  30:	00001742 	andeq	r1, r0, r2, asr #14
  34:	25011104 	strcs	r1, [r1, #-260]	; 0xfffffefc
  38:	030b130e 	movweq	r1, #45838	; 0xb30e
  3c:	110e1b0e 	tstne	lr, lr, lsl #22
  40:	10061201 	andne	r1, r6, r1, lsl #4
  44:	05000017 	streq	r0, [r0, #-23]	; 0xffffffe9
  48:	0b0b0024 	bleq	2c00e0 <memset+0x2c00e0>
  4c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  50:	16060000 	strne	r0, [r6], -r0
  54:	3a0e0300 	bcc	380c5c <memset+0x380c5c>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	0013490b 	andseq	r4, r3, fp, lsl #18
  60:	012e0700 			; <UNDEFINED> instruction: 0x012e0700
  64:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  68:	0b3b0b3a 	bleq	ec2d58 <memset+0xec2d58>
  6c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  70:	01111349 	tsteq	r1, r9, asr #6
  74:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  78:	1301197a 	movwne	r1, #6522	; 0x197a
  7c:	05080000 	streq	r0, [r8, #-0]
  80:	3a080300 	bcc	200c88 <memset+0x200c88>
  84:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  8c:	1742b717 	smlaldne	fp, r2, r7, r7
  90:	0f090000 	svceq	0x00090000
  94:	000b0b00 	andeq	r0, fp, r0, lsl #22
  98:	000f0a00 	andeq	r0, pc, r0, lsl #20
  9c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000041 	andeq	r0, r0, r1, asr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01040004 	tsteq	r4, r4
  14:	1c040452 	cfstrsne	mvf0, [r4], {82}	; 0x52
  18:	5201a304 	andpl	sl, r1, #4, 6	; 0x10000000
  1c:	0002009f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  20:	00010100 	andeq	r0, r1, r0, lsl #2
  24:	00040000 	andeq	r0, r4, r0
  28:	0450010c 	ldrbeq	r0, [r0], #-268	; 0xfffffef4
  2c:	53010c0c 	movwpl	r0, #7180	; 0x1c0c
  30:	03100c04 	tsteq	r0, #4, 24	; 0x400
  34:	049f0173 	ldreq	r0, [pc], #371	; 3c <.debug_loclists+0x3c>
  38:	53011c10 	movwpl	r1, #7184	; 0x1c10
  3c:	04000000 	streq	r0, [r0], #-0
  40:	52011c04 	andpl	r1, r1, #4, 24	; 0x400
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000091 	muleq	r0, r1, r0
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memset+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  5c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	15000000 	strne	r0, [r0, #-0]
  70:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  74:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  78:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
  7c:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
  80:	0905300a 	stmdbeq	r5, {r1, r3, ip, sp}
  84:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
  88:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
  8c:	4a062d06 	bmi	18b4ac <memset+0x18b4ac>
  90:	01000202 	tsteq	r0, r2, lsl #4
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  3c:	2f656d6f 	svccs	0x00656d6f
  40:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  44:	61726769 	cmnvs	r2, r9, ror #14
  48:	442f616d 	strtmi	r6, [pc], #-365	; 50 <.debug_str+0x50>
  4c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  50:	73746e65 	cmnvc	r4, #1616	; 0x650
  54:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  58:	2f627548 	svccs	0x00627548
  5c:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  60:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  64:	53432f61 	movtpl	r2, #16225	; 0x3f61
  68:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  6c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  70:	6d006970 	vstrvs.16	s12, [r0, #-224]	; 0xffffff20	; <UNPREDICTABLE>
  74:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b
  78:	2f2e0074 	svccs	0x002e0074
  7c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  80:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  84:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  88:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c0:	6f687300 	svcvs	0x00687300
  c4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c8:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d0:	31203939 			; <UNDEFINED> instruction: 0x31203939
  d4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  d8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e0:	316d7261 	cmncc	sp, r1, ror #4
  e4:	6a363731 	bvs	d8ddb0 <memset+0xd8ddb0>
  e8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  ec:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <memset+0xd8ddc4>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 104:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 108:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 10c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 110:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 114:	206d7261 	rsbcs	r7, sp, r1, ror #4
 118:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 11c:	613d6863 	teqvs	sp, r3, ror #16
 120:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 124:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 128:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 12c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 130:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 134:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 138:	20393975 	eorscs	r3, r9, r5, ror r9
 13c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 140:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 144:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 148:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 158:	63206465 			; <UNDEFINED> instruction: 0x63206465
 15c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d301c 	add	r3, sp, #28
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.0>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000193 	muleq	r0, r3, r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000f906 	andeq	pc, r0, r6, lsl #18
  10:	00bb0c00 	adcseq	r0, fp, r0, lsl #24
  14:	00510000 	subseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00580000 	subseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0f050000 	svceq	0x00050000
  28:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00cb0700 	sbceq	r0, fp, r0, lsl #14
  34:	03040000 	movweq	r0, #16384	; 0x4000
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	00b60800 	adcseq	r0, r6, r0, lsl #16
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	8a050409 	bhi	141074 <printk+0x141074>
  4c:	63000000 	movwvs	r0, #0
  50:	00002618 	andeq	r2, r0, r8, lsl r6
  54:	05040a00 	streq	r0, [r4, #-2560]	; 0xfffff600
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	92070401 	andls	r0, r7, #16777216	; 0x1000000
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	01870601 	orreq	r0, r7, r1, lsl #12
  68:	02010000 	andeq	r0, r1, #0
  6c:	0000e805 	andeq	lr, r0, r5, lsl #16
  70:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  74:	0000017e 	andeq	r0, r0, lr, ror r1
  78:	d5050801 	strle	r0, [r5, #-2049]	; 0xfffff7ff
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	001e0801 	andseq	r0, lr, r1, lsl #16
  84:	02010000 	andeq	r0, r1, #0
  88:	00003e07 	andeq	r3, r0, r7, lsl #28
  8c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  90:	0000002c 	andeq	r0, r0, ip, lsr #32
  94:	9f070801 	svcls	0x00070801
  98:	0b000000 	bleq	a0 <.debug_info+0xa0>
  9c:	00000055 	andeq	r0, r0, r5, asr r0
  a0:	000000aa 	andeq	r0, r0, sl, lsr #1
  a4:	0000aa02 	andeq	sl, r0, r2, lsl #20
  a8:	b6040000 	strlt	r0, [r4], -r0
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	00e30801 	rsceq	r0, r3, r1, lsl #16
  b4:	af0c0000 	svcge	0x000c0000
  b8:	0d000000 	stceq	0, cr0, [r0, #-0]
  bc:	00000179 	andeq	r0, r0, r9, ror r1
  c0:	c70e2104 	strgt	r2, [lr, -r4, lsl #2]
  c4:	04000000 	streq	r0, [r0], #-0
  c8:	0000009b 	muleq	r0, fp, r0
  cc:	0000050e 	andeq	r0, r0, lr, lsl #10
  d0:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
  d4:	00000055 	andeq	r0, r0, r5, asr r0
  d8:	000000f1 	strdeq	r0, [r0], -r1
  dc:	0000f102 	andeq	pc, r0, r2, lsl #2
  e0:	00550200 	subseq	r0, r5, r0, lsl #4
  e4:	aa020000 	bge	800ec <printk+0x800ec>
  e8:	02000000 	andeq	r0, r0, #0
  ec:	0000004a 	andeq	r0, r0, sl, asr #32
  f0:	00af0400 	adceq	r0, pc, r0, lsl #8
  f4:	f20f0000 	vhadd.s8	d0, d15, d0
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00550506 	subseq	r0, r5, r6, lsl #10
 100:	00000000 	andeq	r0, r0, r0
 104:	00580000 	subseq	r0, r8, r0
 108:	9c010000 	stcls	0, cr0, [r1], {-0}
 10c:	00000189 	andeq	r0, r0, r9, lsl #3
 110:	746d6610 	strbtvc	r6, [sp], #-1552	; 0xfffff9f0
 114:	18060100 	stmdane	r6, {r8}
 118:	000000aa 	andeq	r0, r0, sl, lsr #1
 11c:	11709102 	cmnne	r0, r2, lsl #2
 120:	66756212 			; <UNDEFINED> instruction: 0x66756212
 124:	11080100 	mrsne	r0, (UNDEF: 24)
 128:	00000189 	andeq	r0, r0, r9, lsl #3
 12c:	00000305 	andeq	r0, r0, r5, lsl #6
 130:	00130000 	andseq	r0, r3, r0
 134:	01000000 	mrseq	r0, (UNDEF: 0)
 138:	004a0d09 	subeq	r0, sl, r9, lsl #26
 13c:	91020000 	mrsls	r0, (UNDEF: 2)
 140:	7a73145c 	bvc	1cc52b8 <printk+0x1cc52b8>
 144:	0d0c0100 	stfeqs	f0, [ip, #-0]
 148:	00000055 	andeq	r0, r0, r5, asr r0
 14c:	00000012 	andeq	r0, r0, r2, lsl r0
 150:	0000000c 	andeq	r0, r0, ip
 154:	00002815 	andeq	r2, r0, r5, lsl r8
 158:	0000cc00 	andeq	ip, r0, r0, lsl #24
 15c:	00017c00 	andeq	r7, r1, r0, lsl #24
 160:	50010300 	andpl	r0, r1, r0, lsl #6
 164:	03007502 	movweq	r7, #1282	; 0x502
 168:	0a035101 	beq	d4574 <printk+0xd4574>
 16c:	01030400 	tsteq	r3, r0, lsl #8
 170:	48910352 	ldmmi	r1, {r1, r4, r6, r8, r9}
 174:	53010306 	movwpl	r0, #4870	; 0x1306
 178:	004c9102 	subeq	r9, ip, r2, lsl #2
 17c:	00003c16 	andeq	r3, r0, r6, lsl ip
 180:	50010300 	andpl	r0, r1, r0, lsl #6
 184:	00007502 	andeq	r7, r0, r2, lsl #10
 188:	00af1700 	adceq	r1, pc, r0, lsl #14
 18c:	5c180000 	ldcpl	0, cr0, [r8], {-0}
 190:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 194:	Address 0x0000000000000194 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <printk+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	movtne	r0, #36869	; 0x9005
  10:	49030000 	stmdbmi	r3, {}	; <UNPREDICTABLE>
  14:	7e180200 	cdpvc	2, 1, cr0, cr8, cr0, {0}
  18:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
  1c:	210b000f 	tstcs	fp, pc
  20:	00134904 	andseq	r4, r3, r4, lsl #18
  24:	00160500 	andseq	r0, r6, r0, lsl #10
  28:	213a0e03 	teqcs	sl, r3, lsl #28
  2c:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  30:	0013490b 	andseq	r4, r3, fp, lsl #18
  34:	01110600 	tsteq	r1, r0, lsl #12
  38:	0b130e25 	bleq	4c38d4 <printk+0x4c38d4>
  3c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  40:	06120111 			; <UNDEFINED> instruction: 0x06120111
  44:	00001710 	andeq	r1, r0, r0, lsl r7
  48:	03011307 	movweq	r1, #4871	; 0x1307
  4c:	3a0b0b0e 	bcc	2c2c8c <printk+0x2c2c8c>
  50:	010b3b0b 	tsteq	fp, fp, lsl #22
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  5c:	0b381349 	bleq	e04d88 <printk+0xe04d88>
  60:	00001934 	andeq	r1, r0, r4, lsr r9
  64:	0b000f09 	bleq	3c90 <printk+0x3c90>
  68:	0a00000b 	beq	9c <.debug_abbrev+0x9c>
  6c:	0b0b0024 	bleq	2c0104 <printk+0x2c0104>
  70:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  74:	150b0000 	strne	r0, [fp, #-0]
  78:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
  7c:	00130113 	andseq	r0, r3, r3, lsl r1
  80:	00260c00 	eoreq	r0, r6, r0, lsl #24
  84:	00001349 	andeq	r1, r0, r9, asr #6
  88:	0300340d 	movweq	r3, #1037	; 0x40d
  8c:	3b0b3a0e 	blcc	2ce8cc <printk+0x2ce8cc>
  90:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  94:	3c193f13 	ldccc	15, cr3, [r9], {19}
  98:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
  9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a0:	0b3a0e03 	bleq	e838b4 <printk+0xe838b4>
  a4:	0b390b3b 	bleq	e42d98 <printk+0xe42d98>
  a8:	13491927 	movtne	r1, #39207	; 0x9927
  ac:	1301193c 	movwne	r1, #6460	; 0x193c
  b0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  b4:	03193f01 	tsteq	r9, #1, 30
  b8:	3b0b3a0e 	blcc	2ce8f8 <printk+0x2ce8f8>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	01197a18 	tsteq	r9, r8, lsl sl
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	08030005 	stmdaeq	r3, {r0, r2}
  d4:	0b3b0b3a 	bleq	ec2dc4 <printk+0xec2dc4>
  d8:	13490b39 	movtne	r0, #39737	; 0x9b39
  dc:	00001802 	andeq	r1, r0, r2, lsl #16
  e0:	00001811 	andeq	r1, r0, r1, lsl r8
  e4:	00341200 	eorseq	r1, r4, r0, lsl #4
  e8:	0b3a0803 	bleq	e820fc <printk+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <printk+0xe42de0>
  f0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  f4:	34130000 	ldrcc	r0, [r3], #-0
  f8:	3a0e0300 	bcc	380d00 <printk+0x380d00>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 108:	08030034 	stmdaeq	r3, {r2, r4, r5}
 10c:	0b3b0b3a 	bleq	ec2dfc <printk+0xec2dfc>
 110:	13490b39 	movtne	r0, #39737	; 0x9b39
 114:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 118:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 11c:	017d0148 	cmneq	sp, r8, asr #2
 120:	1301137f 	movwne	r1, #4991	; 0x137f
 124:	48160000 	ldmdami	r6, {}	; <UNPREDICTABLE>
 128:	00017d01 	andeq	r7, r1, r1, lsl #26
 12c:	01011700 	tsteq	r1, r0, lsl #14
 130:	00001349 	andeq	r1, r0, r9, asr #6
 134:	49002118 	stmdbmi	r0, {r3, r4, r8, sp}
 138:	00052f13 	andeq	r2, r5, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000001e 	andeq	r0, r0, lr, lsl r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	2c040000 	stccs	0, cr0, [r4], {-0}
  14:	04500138 	ldrbeq	r0, [r0], #-312	; 0xfffffec8
  18:	54014838 	strpl	r4, [r1], #-2104	; 0xfffff7c8
  1c:	01584804 	cmpeq	r8, r4, lsl #16
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f5 	strdeq	r0, [r0], -r5
   4:	00c30003 	sbceq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <printk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <printk+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff98 <printk+0xffffff98>
  50:	73612f65 	cmnvc	r1, #404	; 0x194
  54:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  58:	616d6172 	smcvs	54802	; 0xd612
  5c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  60:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  64:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  68:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  6c:	61732f62 	cmnvs	r3, r2, ror #30
  70:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  74:	2f616d61 	svccs	0x00616d61
  78:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  7c:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffc4 <printk+0xffffffc4>
  80:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  84:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  88:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  8c:	72700000 	rsbsvc	r0, r0, #0
  90:	6b746e69 	blvs	1d1ba3c <printk+0x1d1ba3c>
  94:	0100632e 	tsteq	r0, lr, lsr #6
  98:	74730000 	ldrbtvc	r0, [r3], #-0
  9c:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  a0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  a4:	623c0000 	eorsvs	r0, ip, #0
  a8:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  ac:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
  b0:	00000000 	andeq	r0, r0, r0
  b4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b8:	00030068 	andeq	r0, r3, r8, rrx
  bc:	2d617600 	stclcs	6, cr7, [r1, #-0]
  c0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  c4:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  c8:	00000100 	andeq	r0, r0, r0, lsl #2
  cc:	00220500 	eoreq	r0, r2, r0, lsl #10
  d0:	00000205 	andeq	r0, r0, r5, lsl #4
  d4:	06170000 	ldreq	r0, [r7], -r0
  d8:	06050501 	streq	r0, [r5], -r1, lsl #10
  dc:	05141368 	ldreq	r1, [r4, #-872]	; 0xfffffc98
  e0:	12054b09 	andne	r4, r5, #9216	; 0x2400
  e4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e8:	0616bb06 	ldreq	fp, [r6], -r6, lsl #22
  ec:	05340666 	ldreq	r0, [r4, #-1638]!	; 0xfffff99a
  f0:	66130601 	ldrvs	r0, [r3], -r1, lsl #12
  f4:	01000802 	tsteq	r0, r2, lsl #16
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	5f006b74 	svcpl	0x00006b74
  10:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
  14:	61765f63 	cmnvs	r6, r3, ror #30
  18:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  1c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  58:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  5c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  60:	6f442f61 	svcvs	0x00442f61
  64:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  68:	2f73746e 	svccs	0x0073746e
  6c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  70:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  74:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  78:	616d6172 	smcvs	54802	; 0xd612
  7c:	3153432f 	cmpcc	r3, pc, lsr #6
  80:	2f453034 	svccs	0x00453034
  84:	7062696c 	rsbvc	r6, r2, ip, ror #18
  88:	61760069 	cmnvs	r6, r9, rrx
  8c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  90:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b4:	5f5f0074 	svcpl	0x005f0074
  b8:	2e007061 	cdpcs	0, 0, cr7, cr0, cr1, {3}
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	72702f63 	rsbsvc	r2, r0, #396	; 0x18c
  c4:	6b746e69 	blvs	1d1ba70 <printk+0x1d1ba70>
  c8:	5f00632e 	svcpl	0x0000632e
  cc:	5f61765f 	svcpl	0x0061765f
  d0:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  d4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d8:	6f6c2067 	svcvs	0x006c2067
  dc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e0:	6300746e 	movwvs	r7, #1134	; 0x46e
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  ec:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  f0:	72700074 	rsbsvc	r0, r0, #116	; 0x74
  f4:	6b746e69 	blvs	1d1baa0 <printk+0x1d1baa0>
  f8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  fc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 100:	2e313120 	rsfcssp	f3, f1, f0
 104:	20302e32 	eorscs	r2, r0, r2, lsr lr
 108:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 10c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 110:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 114:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 118:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 11c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 120:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 124:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 128:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 12c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 130:	6f6c666d 	svcvs	0x006c666d
 134:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 138:	733d6962 	teqvc	sp, #1605632	; 0x188000
 13c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 140:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 144:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 148:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 14c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 150:	7a6b3676 	bvc	1acdb30 <printk+0x1acdb30>
 154:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 158:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 15c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 160:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 164:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 168:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 16c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 170:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 174:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 178:	74757000 	ldrbtvc	r7, [r5], #-0
 17c:	6f6c006b 	svcvs	0x006c006b
 180:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 184:	7300746e 	movwvc	r7, #1134	; 0x46e
 188:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 18c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #4, 2
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <printk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000120 	andeq	r0, r0, r0, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000e803 	andeq	lr, r0, r3, lsl #16
  10:	00d70c00 	sbcseq	r0, r7, r0, lsl #24
  14:	00440000 	subeq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007d 	andeq	r0, r0, sp, ror r0
  34:	7b060101 	blvc	180440 <rpi_set_putc+0x180414>
  38:	01000001 	tsteq	r0, r1
  3c:	00cd0502 	sbceq	r0, sp, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017205 	andeq	r7, r1, r5, lsl #4
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a1 	andeq	r0, r0, r1, lsr #1
  50:	11080101 	tstne	r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00310702 	eorseq	r0, r1, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001f07 	andeq	r1, r0, r7, lsl #30
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000008a 	andeq	r0, r0, sl, lsl #1
  6c:	00002605 	andeq	r2, r0, r5, lsl #12
  70:	00007b00 	andeq	r7, r0, r0, lsl #22
  74:	00260200 	eoreq	r0, r6, r0, lsl #4
  78:	06000000 	streq	r0, [r0], -r0
  7c:	000000af 	andeq	r0, r0, pc, lsr #1
  80:	870e1c02 	strhi	r1, [lr, -r2, lsl #24]
  84:	07000000 	streq	r0, [r0, -r0]
  88:	00006c04 	andeq	r6, r0, r4, lsl #24
  8c:	08010100 	stmdaeq	r1, {r8}
  90:	000000bb 	strheq	r0, [r0], -fp
  94:	00007b08 	andeq	r7, r0, r8, lsl #22
  98:	07060100 	streq	r0, [r6, -r0, lsl #2]
  9c:	00000305 	andeq	r0, r0, r5, lsl #6
  a0:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
  a4:	02000001 	andeq	r0, r0, #1
  a8:	00b40642 	adcseq	r0, r4, r2, asr #12
  ac:	2d020000 	stccs	0, cr0, [r2, #-0]
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000c00a 	andeq	ip, r0, sl
  b8:	060b0100 	streq	r0, [fp], -r0, lsl #2
  bc:	0000002c 	andeq	r0, r0, ip, lsr #32
  c0:	00000010 	andeq	r0, r0, r0, lsl r0
  c4:	00d89c01 	sbcseq	r9, r8, r1, lsl #24
  c8:	660b0000 	strvs	r0, [fp], -r0
  cc:	0b010070 	bleq	40294 <rpi_set_putc+0x40268>
  d0:	00008719 	andeq	r8, r0, r9, lsl r7
  d4:	00500100 	subseq	r0, r0, r0, lsl #2
  d8:	0001870c 	andeq	r8, r1, ip, lsl #14
  dc:	06080100 	streq	r0, [r8], -r0, lsl #2
  e0:	00000014 	andeq	r0, r0, r4, lsl r0
  e4:	00000018 	andeq	r0, r0, r8, lsl r0
  e8:	000d9c01 	andeq	r9, sp, r1, lsl #24
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	00260c03 	eoreq	r0, r6, r3, lsl #24
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00140000 	andseq	r0, r4, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	0100630e 	tsteq	r0, lr, lsl #6
 104:	00262103 	eoreq	r2, r6, r3, lsl #2
 108:	00100000 	andseq	r0, r0, r0
 10c:	000c0000 	andeq	r0, ip, r0
 110:	0c0f0000 	stceq	0, cr0, [pc], {-0}
 114:	a2000000 	andge	r0, r0, #0
 118:	10000000 	andne	r0, r0, r0
 11c:	74025001 	strvc	r5, [r2], #-1
 120:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_set_putc+0x8fe0>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	movtne	r0, #36869	; 0x9005
  10:	11030000 	mrsne	r0, (UNDEF: 3)
  14:	130e2501 	movwne	r2, #58625	; 0xe501
  18:	1b0e030b 	blne	380c4c <rpi_set_putc+0x380c20>
  1c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  20:	00171006 	andseq	r1, r7, r6
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_set_putc+0xf82c30>
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13470034 	movtne	r0, #28724	; 0x7034
  5c:	0b3b0b3a 	bleq	ec2d4c <rpi_set_putc+0xec2d20>
  60:	18020b39 	stmdane	r2, {r0, r3, r4, r5, r8, r9, fp}
  64:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  68:	03193f01 	tsteq	r9, #1, 30
  6c:	3b0b3a0e 	blcc	2ce8ac <rpi_set_putc+0x2ce880>
  70:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  74:	01193c19 	tsteq	r9, r9, lsl ip
  78:	0a000013 	beq	cc <.debug_abbrev+0xcc>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <rpi_set_putc+0xe83868>
  84:	0b390b3b 	bleq	e42d78 <rpi_set_putc+0xe42d4c>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050b0000 	streq	r0, [fp, #-0]
  98:	3a080300 	bcc	200ca0 <rpi_set_putc+0x200c74>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	0c000018 	stceq	0, cr0, [r0], {24}
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0b3a0e03 	bleq	e838c0 <rpi_set_putc+0xe83894>
  b0:	0b390b3b 	bleq	e42da4 <rpi_set_putc+0xe42d78>
  b4:	01111927 	tsteq	r1, r7, lsr #18
  b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  bc:	0000197a 	andeq	r1, r0, sl, ror r9
  c0:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  c4:	3b0b3a0e 	blcc	2ce904 <rpi_set_putc+0x2ce8d8>
  c8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  cc:	11134919 	tstne	r3, r9, lsl r9
  d0:	40061201 	andmi	r1, r6, r1, lsl #4
  d4:	00197a18 	andseq	r7, r9, r8, lsl sl
  d8:	00050e00 	andeq	r0, r5, r0, lsl #28
  dc:	0b3a0803 	bleq	e820f0 <rpi_set_putc+0xe820c4>
  e0:	0b390b3b 	bleq	e42dd4 <rpi_set_putc+0xe42da8>
  e4:	17021349 	strne	r1, [r2, -r9, asr #6]
  e8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  ec:	01480f00 	cmpeq	r8, r0, lsl #30
  f0:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  f4:	49100000 	ldmdbmi	r0, {}	; <UNPREDICTABLE>
  f8:	7e180200 	cdpvc	2, 1, cr0, cr8, cr0, {0}
  fc:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000017 	andeq	r0, r0, r7, lsl r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010b0004 	tsteq	fp, r4
  14:	140b0450 	strne	r0, [fp], #-1104	; 0xfffffbb0
  18:	Address 0x0000000000000018 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000af 	andeq	r0, r0, pc, lsr #1
   4:	00710003 	rsbseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  2c:	61726769 	cmnvs	r2, r9, ror #14
  30:	442f616d 	strtmi	r6, [pc], #-365	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  40:	2f627548 	svccs	0x00627548
  44:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  48:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  4c:	53432f61 	movtpl	r2, #16225	; 0x3f61
  50:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  5c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  60:	00006564 	andeq	r6, r0, r4, ror #10
  64:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  68:	2e726168 	rpwcssz	f6, f2, #0.0
  6c:	00010063 	andeq	r0, r1, r3, rrx
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	05000000 	streq	r0, [r0, #-0]
  7c:	02050024 	andeq	r0, r5, #36	; 0x24
  80:	00000000 	andeq	r0, r0, r0
  84:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  88:	054a0626 	strbeq	r0, [sl, #-1574]	; 0xfffff9da
  8c:	3e052e34 	mcrcc	14, 0, r2, cr5, cr4, {1}
  90:	1b050106 	blne	1404b0 <rpi_set_putc+0x140484>
  94:	05054f06 	streq	r4, [r5, #-3846]	; 0xfffff0fa
  98:	06110513 			; <UNDEFINED> instruction: 0x06110513
  9c:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  a0:	67062305 	strvs	r2, [r6, -r5, lsl #6]
  a4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  a8:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
  ac:	04024b01 	streq	r4, [r2], #-2817	; 0xfffff4ff
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	736e7500 	cmnvc	lr, #0, 10
  14:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  18:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  1c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  20:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  30:	6f687300 	svcvs	0x00687300
  34:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff90 <rpi_set_putc+0xffffff64>
  48:	73612f65 	cmnvc	r1, #404	; 0x194
  4c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  50:	616d6172 	smcvs	54802	; 0xd612
  54:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  58:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  5c:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  60:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  64:	61732f62 	cmnvs	r3, r2, ror #30
  68:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  6c:	2f616d61 	svccs	0x00616d61
  70:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  74:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffbc <rpi_set_putc+0xffffff90>
  78:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  7c:	736e7500 	cmnvc	lr, #0, 10
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	6f6c0074 	svcvs	0x006c0074
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a4:	6f6c2067 	svcvs	0x006c2067
  a8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  ac:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b8:	63007261 	movwvs	r7, #609	; 0x261
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	5f697072 	svcpl	0x00697072
  c4:	5f746573 	svcpl	0x00746573
  c8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  cc:	6f687300 	svcvs	0x00687300
  d0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d4:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  d8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  dc:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
  e0:	61686374 	smcvs	34356	; 0x8634
  e4:	00632e72 	rsbeq	r2, r3, r2, ror lr
  e8:	20554e47 	subscs	r4, r5, r7, asr #28
  ec:	20393943 	eorscs	r3, r9, r3, asr #18
  f0:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  f4:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  f8:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  fc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 100:	36373131 			; <UNDEFINED> instruction: 0x36373131
 104:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 108:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 10c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 110:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 114:	36373131 			; <UNDEFINED> instruction: 0x36373131
 118:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 11c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 120:	616f6c66 	cmnvs	pc, r6, ror #24
 124:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 128:	6f733d69 	svcvs	0x00733d69
 12c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 130:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 134:	616d2d20 	cmnvs	sp, r0, lsr #26
 138:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 13c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 140:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 144:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 148:	4f2d2062 	svcmi	0x002d2062
 14c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 150:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 154:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 158:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 15c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 160:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 164:	00676e69 	rsbeq	r6, r7, r9, ror #28
 168:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 16c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 170:	6f6c0063 	svcvs	0x006c0063
 174:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 178:	7300746e 	movwvc	r7, #1134	; 0x46e
 17c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 180:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 184:	72007261 	andvc	r7, r0, #268435462	; 0x10000006
 188:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 18c:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 190:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 194:	Address 0x0000000000000194 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_set_putc+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ea000003 	b	1c <internal_putk+0x1c>
   c:	e59f301c 	ldr	r3, [pc, #28]	; 30 <internal_putk+0x30>
  10:	e5933000 	ldr	r3, [r3]
  14:	e12fff33 	blx	r3
  18:	e2844001 	add	r4, r4, #1
  1c:	e5d40000 	ldrb	r0, [r4]
  20:	e3500000 	cmp	r0, #0
  24:	1afffff8 	bne	c <internal_putk+0xc>
  28:	e3a00001 	mov	r0, #1
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c706 	andeq	ip, r0, r6, lsl #14
  10:	014c0c00 	cmpeq	ip, r0, lsl #24
  14:	00410000 	subeq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007a 	andeq	r0, r0, sl, ror r0
  34:	63060101 	movwvs	r0, #24833	; 0x6101
  38:	01000001 	tsteq	r0, r1
  3c:	00bd0502 	adcseq	r0, sp, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00015a05 	andeq	r5, r1, r5, lsl #20
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	0000009e 	muleq	r0, lr, r0
  50:	0e080101 	adfeqe	f0, f0, f1
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002e0702 	eoreq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001c07 	andeq	r1, r0, r7, lsl #24
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000087 	andeq	r0, r0, r7, lsl #1
  6c:	00002603 	andeq	r2, r0, r3, lsl #12
  70:	00007b00 	andeq	r7, r0, r0, lsl #22
  74:	00260400 	eoreq	r0, r6, r0, lsl #8
  78:	05000000 	streq	r0, [r0, #-0]
  7c:	000000ac 	andeq	r0, r0, ip, lsr #1
  80:	0000851c 	andeq	r8, r0, ip, lsl r5
  84:	006c0200 	rsbeq	r0, ip, r0, lsl #4
  88:	26030000 	strcs	r0, [r3], -r0
  8c:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
  90:	04000000 	streq	r0, [r0], #-0
  94:	00000099 	muleq	r0, r9, r0
  98:	00a50200 	adceq	r0, r5, r0, lsl #4
  9c:	01010000 	mrseq	r0, (UNDEF: 1)
  a0:	0000b808 	andeq	fp, r0, r8, lsl #16
  a4:	009e0800 	addseq	r0, lr, r0, lsl #16
  a8:	47050000 	strmi	r0, [r5, -r0]
  ac:	21000001 	tstcs	r0, r1
  b0:	000000b4 	strheq	r0, [r0], -r4
  b4:	00008a02 	andeq	r8, r0, r2, lsl #20
  b8:	00aa0900 	adceq	r0, sl, r0, lsl #18
  bc:	0c010000 	stceq	0, cr0, [r1], {-0}
  c0:	00030507 	andeq	r0, r3, r7, lsl #10
  c4:	0a000000 	beq	cc <.debug_info+0xcc>
  c8:	00000000 	andeq	r0, r0, r0
  cc:	26050401 	strcs	r0, [r5], -r1, lsl #8
  d0:	00000000 	andeq	r0, r0, r0
  d4:	34000000 	strcc	r0, [r0], #-0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e0:	991f0401 	ldmdbls	pc, {r0, sl}	; <UNPREDICTABLE>
  e4:	10000000 	andne	r0, r0, r0
  e8:	0c000000 	stceq	0, cr0, [r0], {-0}
  ec:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <internal_putk+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01150300 	tsteq	r5, r0, lsl #6
  18:	13491927 	movtne	r1, #39207	; 0x9927
  1c:	00001301 	andeq	r1, r0, r1, lsl #6
  20:	49000504 	stmdbmi	r0, {r2, r8, sl}
  24:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  28:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  2c:	3b02213a 	blcc	8851c <internal_putk+0x8851c>
  30:	0e21390b 	vmuleq.f16	s6, s2, s22	; <UNPREDICTABLE>
  34:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  38:	0000193c 	andeq	r1, r0, ip, lsr r9
  3c:	25011106 	strcs	r1, [r1, #-262]	; 0xfffffefa
  40:	030b130e 	movweq	r1, #45838	; 0xb30e
  44:	110e1b0e 	tstne	lr, lr, lsl #22
  48:	10061201 	andne	r1, r6, r1, lsl #4
  4c:	07000017 	smladeq	r0, r7, r0, r0
  50:	0b0b0024 	bleq	2c00e8 <internal_putk+0x2c00e8>
  54:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  58:	26080000 	strcs	r0, [r8], -r0
  5c:	00134900 	andseq	r4, r3, r0, lsl #18
  60:	00340900 	eorseq	r0, r4, r0, lsl #18
  64:	0b3a1347 	bleq	e84d88 <internal_putk+0xe84d88>
  68:	0b390b3b 	bleq	e42d5c <internal_putk+0xe42d5c>
  6c:	00001802 	andeq	r1, r0, r2, lsl #16
  70:	3f012e0a 	svccc	0x00012e0a
  74:	3a0e0319 	bcc	380ce0 <internal_putk+0x380ce0>
  78:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  7c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  80:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  84:	7c184006 	ldcvc	0, cr4, [r8], {6}
  88:	0b000019 	bleq	f4 <internal_putk+0xf4>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <internal_putk+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000017 	andeq	r0, r0, r7, lsl r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010c0004 	tsteq	ip, r4
  14:	340c0450 	strcc	r0, [ip], #-1104	; 0xfffffbb0
  18:	Address 0x0000000000000018 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a5 	andeq	r0, r0, r5, lsr #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  2c:	61726769 	cmnvs	r2, r9, ror #14
  30:	442f616d 	strtmi	r6, [pc], #-365	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  40:	2f627548 	svccs	0x00627548
  44:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  48:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  4c:	53432f61 	movtpl	r2, #16225	; 0x3f61
  50:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  5c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  60:	00006564 	andeq	r6, r0, r4, ror #10
  64:	6b747570 	blvs	1d1d62c <internal_putk+0x1d1d62c>
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05002205 	streq	r2, [r0, #-517]	; 0xfffffdfb
  7c:	00000002 	andeq	r0, r0, r2
  80:	01061500 	tsteq	r6, r0, lsl #10
  84:	4b060505 	blmi	1814a0 <internal_putk+0x1814a0>
  88:	02000905 	andeq	r0, r0, #81920	; 0x14000
  8c:	052f0204 	streq	r0, [pc, #-516]!	; fffffe90 <internal_putk+0xfffffe90>
  90:	04020010 	streq	r0, [r2], #-16
  94:	0b056502 	bleq	1594a4 <internal_putk+0x1594a4>
  98:	01040200 	mrseq	r0, R12_usr
  9c:	6a05052e 	bvs	14155c <internal_putk+0x14155c>
  a0:	13060105 	movwne	r0, #24837	; 0x6105
  a4:	01000602 	tsteq	r0, r2, lsl #12
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f682f00 	svcvs	0x00682f00
  44:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  48:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  50:	6f442f61 	svcvs	0x00442f61
  54:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  58:	2f73746e 	svccs	0x0073746e
  5c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  60:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  64:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  68:	616d6172 	smcvs	54802	; 0xd612
  6c:	3153432f 	cmpcc	r3, pc, lsr #6
  70:	2f453034 	svccs	0x00453034
  74:	7062696c 	rsbvc	r6, r2, ip, ror #18
  78:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  7c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  80:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  84:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	6f6c0074 	svcvs	0x006c0074
  a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	5f697072 	svcpl	0x00697072
  b0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  bc:	6f687300 	svcvs	0x00687300
  c0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c4:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  c8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  cc:	31203939 			; <UNDEFINED> instruction: 0x31203939
  d0:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  d4:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  d8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  dc:	316d7261 	cmncc	sp, r1, ror #4
  e0:	6a363731 	bvs	d8ddac <internal_putk+0xd8ddac>
  e4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  e8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  ec:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f0:	316d7261 	cmncc	sp, r1, ror #4
  f4:	6a363731 	bvs	d8ddc0 <internal_putk+0xd8ddc0>
  f8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 100:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 104:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 108:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 10c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 110:	206d7261 	rsbcs	r7, sp, r1, ror #4
 114:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 118:	613d6863 	teqvs	sp, r3, ror #16
 11c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 120:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 124:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 128:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 12c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 130:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 134:	20393975 	eorscs	r3, r9, r5, ror r9
 138:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 13c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 140:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 144:	7000676e 	andvc	r6, r0, lr, ror #14
 148:	006b7475 	rsbeq	r7, fp, r5, ror r4
 14c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 150:	702f6362 	eorvc	r6, pc, r2, ror #6
 154:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
 158:	6f6c0063 	svcvs	0x006c0063
 15c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 160:	7300746e 	movwvc	r7, #1134	; 0x46e
 164:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 168:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <internal_putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f1028 	ldr	r1, [pc, #40]	; 30 <rpi_rand16+0x30>
   4:	e1d130b0 	ldrh	r3, [r1]
   8:	e0232123 	eor	r2, r3, r3, lsr #2
   c:	e02221a3 	eor	r2, r2, r3, lsr #3
  10:	e02222a3 	eor	r2, r2, r3, lsr #5
  14:	e2022001 	and	r2, r2, #1
  18:	e59f0014 	ldr	r0, [pc, #20]	; 34 <rpi_rand16+0x34>
  1c:	e5802000 	str	r2, [r0]
  20:	e1a000a3 	lsr	r0, r3, #1
  24:	e1800782 	orr	r0, r0, r2, lsl #15
  28:	e1c100b0 	strh	r0, [r1]
  2c:	e12fff1e 	bx	lr
	...

00000038 <rpi_rand32>:
  38:	e92d4010 	push	{r4, lr}
  3c:	ebfffffe 	bl	0 <rpi_rand16>
  40:	e1a04800 	lsl	r4, r0, #16
  44:	ebfffffe 	bl	0 <rpi_rand16>
  48:	e1840000 	orr	r0, r4, r0
  4c:	e8bd8010 	pop	{r4, pc}

00000050 <rpi_reset>:
  50:	e59f3008 	ldr	r3, [pc, #8]	; 60 <rpi_reset+0x10>
  54:	e59f2008 	ldr	r2, [pc, #8]	; 64 <rpi_reset+0x14>
  58:	e1c320b0 	strh	r2, [r3]
  5c:	e12fff1e 	bx	lr
  60:	00000000 	andeq	r0, r0, r0
  64:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .bss:

00000000 <bit>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000fc 	strdeq	r0, [r0], -ip
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000da03 	andeq	sp, r0, r3, lsl #20
  10:	00be0c00 	adcseq	r0, lr, r0, lsl #24
  14:	00380000 	eorseq	r0, r8, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00680000 	rsbeq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000087 	andeq	r0, r0, r7, lsl #1
  34:	68060101 	stmdavs	r6, {r0, r8}
  38:	01000001 	tsteq	r0, r1
  3c:	00d00502 	sbcseq	r0, r0, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00015f05 	andeq	r5, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000ab 	andeq	r0, r0, fp, lsr #1
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00250702 	eoreq	r0, r5, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001307 	andeq	r1, r0, r7, lsl #6
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000094 	muleq	r0, r4, r0
  6c:	b9080101 	stmdblt	r8, {r0, r8}
  70:	05000000 	streq	r0, [r0, #-0]
  74:	0000000e 	andeq	r0, r0, lr
  78:	57170801 	ldrpl	r0, [r7, -r1, lsl #16]
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	00000003 	andeq	r0, r0, r3
  84:	69620600 	stmdbvs	r2!, {r9, sl}^
  88:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  8c:	00002d11 	andeq	r2, r0, r1, lsl sp
  90:	00030500 	andeq	r0, r3, r0, lsl #10
  94:	07000000 	streq	r0, [r0, -r0]
  98:	00000174 	andeq	r0, r0, r4, ror r1
  9c:	50061601 	andpl	r1, r6, r1, lsl #12
  a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	0000bc9c 	muleq	r0, ip, ip
  ac:	015a0800 	cmpeq	sl, r0, lsl #16
  b0:	16010000 	strne	r0, [r1], -r0
  b4:	00002d19 	andeq	r2, r0, r9, lsl sp
  b8:	00500100 	subseq	r0, r0, r0, lsl #2
  bc:	00007c09 	andeq	r7, r0, r9, lsl #24
  c0:	0f110100 	svceq	0x00110100
  c4:	0000005e 	andeq	r0, r0, lr, asr r0
  c8:	00000038 	andeq	r0, r0, r8, lsr r0
  cc:	00000018 	andeq	r0, r0, r8, lsl r0
  d0:	00e99c01 	rsceq	r9, r9, r1, lsl #24
  d4:	40020000 	andmi	r0, r2, r0
  d8:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
  dc:	02000000 	andeq	r0, r0, #0
  e0:	00000048 	andeq	r0, r0, r8, asr #32
  e4:	000000e9 	andeq	r0, r0, r9, ror #1
  e8:	00710a00 	rsbseq	r0, r1, r0, lsl #20
  ec:	0b010000 	bleq	400f4 <rpi_reset+0x400a4>
  f0:	00005710 	andeq	r5, r0, r0, lsl r7
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00003800 	andeq	r3, r0, r0, lsl #16
  fc:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_reset+0x8fbc>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	017d0048 	cmneq	sp, r8, asr #32
  10:	0000137f 	andeq	r1, r0, pc, ror r3
  14:	25011103 	strcs	r1, [r1, #-259]	; 0xfffffefd
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
  28:	0b0b0024 	bleq	2c00c0 <rpi_reset+0x2c0070>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	34050000 	strcc	r0, [r5], #-0
  34:	3a0e0300 	bcc	380c3c <rpi_reset+0x380bec>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  40:	06000018 			; <UNDEFINED> instruction: 0x06000018
  44:	08030034 	stmdaeq	r3, {r2, r4, r5}
  48:	0b3b0b3a 	bleq	ec2d38 <rpi_reset+0xec2ce8>
  4c:	13490b39 	movtne	r0, #39737	; 0x9b39
  50:	00001802 	andeq	r1, r0, r2, lsl #16
  54:	3f012e07 	svccc	0x00012e07
  58:	3a0e0319 	bcc	380cc4 <rpi_reset+0x380c74>
  5c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  60:	1119270b 	tstne	r9, fp, lsl #14
  64:	40061201 	andmi	r1, r6, r1, lsl #4
  68:	01197a18 	tsteq	r9, r8, lsl sl
  6c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  70:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d14>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	00001802 	andeq	r1, r0, r2, lsl #16
  80:	3f012e09 	svccc	0x00012e09
  84:	3a0e0319 	bcc	380cf0 <rpi_reset+0x380ca0>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  90:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  94:	7a184006 	bvc	6100b4 <rpi_reset+0x610064>
  98:	00130119 	andseq	r0, r3, r9, lsl r1
  9c:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  a0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  a4:	0b3b0b3a 	bleq	ec2d94 <rpi_reset+0xec2d44>
  a8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ac:	01111349 	tsteq	r1, r9, asr #6
  b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  b4:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00280003 	eoreq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	72000063 	andvc	r0, r0, #99	; 0x63
  24:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  28:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  2c:	00010063 	andeq	r0, r1, r3, rrx
  30:	21050000 	mrscs	r0, (UNDEF: 5)
  34:	00020500 	andeq	r0, r2, r0, lsl #10
  38:	03000000 	movweq	r0, #0
  3c:	0505010a 	streq	r0, [r5, #-266]	; 0xfffffef6
  40:	06190513 			; <UNDEFINED> instruction: 0x06190513
  44:	66270501 	strtvs	r0, [r7], -r1, lsl #10
  48:	052e3505 	streq	r3, [lr, #-1285]!	; 0xfffffafb
  4c:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
  50:	19054b06 	stmdbne	r5, {r1, r2, r8, r9, fp, lr}
  54:	0a050106 	beq	140474 <rpi_reset+0x140424>
  58:	0605054a 	streq	r0, [r5], -sl, asr #10
  5c:	0601052f 	streq	r0, [r1], -pc, lsr #10
  60:	06200513 			; <UNDEFINED> instruction: 0x06200513
  64:	2f050568 	svccs	0x00050568
  68:	01060d05 	tsteq	r6, r5, lsl #26
  6c:	052e1a05 	streq	r1, [lr, #-2565]!	; 0xfffff5fb
  70:	01052e23 	tsteq	r5, r3, lsr #28
  74:	061f052f 	ldreq	r0, [pc], -pc, lsr #10
  78:	1305054d 	movwne	r0, #21837	; 0x554d
  7c:	01060a05 	tsteq	r6, r5, lsl #20
  80:	02670105 	rsbeq	r0, r7, #1073741825	; 0x40000001
  84:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
  10:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff84 <rpi_reset+0xffffff34>
  3c:	73612f65 	cmnvc	r1, #404	; 0x194
  40:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  44:	616d6172 	smcvs	54802	; 0xd612
  48:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  4c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  50:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  54:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  58:	61732f62 	cmnvs	r3, r2, ror #30
  5c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  60:	2f616d61 	svccs	0x00616d61
  64:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  68:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffb0 <rpi_reset+0xffffff60>
  6c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
  78:	00363164 	eorseq	r3, r6, r4, ror #2
  7c:	5f697072 	svcpl	0x00697072
  80:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
  84:	75003233 	strvc	r3, [r0, #-563]	; 0xfffffdcd
  88:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  8c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  9c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  a0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	61686300 	cmnvs	r8, r0, lsl #6
  bc:	2f2e0072 	svccs	0x002e0072
  c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  c4:	6970722f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r9, ip, sp, lr}^
  c8:	6e61722d 	cdpvs	2, 6, cr7, cr1, cr13, {1}
  cc:	00632e64 	rsbeq	r2, r3, r4, ror #28
  d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  d8:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	31312039 	teqcc	r1, r9, lsr r0
  e4:	302e322e 	eorcc	r3, lr, lr, lsr #4
  e8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  ec:	613d7570 	teqvs	sp, r0, ror r5
  f0:	31316d72 	teqcc	r1, r2, ror sp
  f4:	7a6a3637 	bvc	1a8d9d8 <rpi_reset+0x1a8d988>
  f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  fc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 100:	613d656e 	teqvs	sp, lr, ror #10
 104:	31316d72 	teqcc	r1, r2, ror sp
 108:	7a6a3637 	bvc	1a8d9ec <rpi_reset+0x1a8d99c>
 10c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 110:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 114:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 118:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 11c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 120:	616d2d20 	cmnvs	sp, r0, lsr #26
 124:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 128:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 12c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 130:	6b36766d 	blvs	d9daec <rpi_reset+0xd9da9c>
 134:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 138:	20626467 	rsbcs	r6, r2, r7, ror #8
 13c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 140:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 144:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 148:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 14c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 150:	61747365 	cmnvs	r4, r5, ror #6
 154:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 158:	65730067 	ldrbvs	r0, [r3, #-103]!	; 0xffffff99
 15c:	6c006465 	cfstrsvs	mvf6, [r0], {101}	; 0x65
 160:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 164:	00746e69 	rsbseq	r6, r4, r9, ror #28
 168:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 16c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 170:	00726168 	rsbseq	r6, r2, r8, ror #2
 174:	5f697072 	svcpl	0x00697072
 178:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 17c:	Address 0x000000000000017c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	00000038 	andeq	r0, r0, r8, lsr r0
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000050 	andeq	r0, r0, r0, asr r0
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7dc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reset+0x463e0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d3014 	add	r3, sp, #20
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000171 	andeq	r0, r0, r1, ror r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010407 	andeq	r0, r1, r7, lsl #8
  10:	009d0c00 	addseq	r0, sp, r0, lsl #24
  14:	005c0000 	subseq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	002c0000 	eoreq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	1a040000 	bne	10002c <snprintk+0x10002c>
  28:	02000000 	andeq	r0, r0, #0
  2c:	00321b28 	eorseq	r1, r2, r8, lsr #22
  30:	d8080000 	stmdale	r8, {}	; <UNPREDICTABLE>
  34:	04000000 	streq	r0, [r0], #-0
  38:	00490004 	subeq	r0, r9, r4
  3c:	d3090000 	movwle	r0, #36864	; 0x9000
  40:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
  44:	00000000 	andeq	r0, r0, r0
  48:	04040a00 	streq	r0, [r4], #-2560	; 0xfffff600
  4c:	00000095 	muleq	r0, r5, r0
  50:	26186302 	ldrcs	r6, [r8], -r2, lsl #6
  54:	0b000000 	bleq	5c <.debug_info+0x5c>
  58:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  5c:	00040074 	andeq	r0, r4, r4, ror r0
  60:	03000000 	movweq	r0, #0
  64:	006a17d1 	ldrdeq	r1, [sl], #-113	; 0xffffff8f	; <UNPREDICTABLE>
  68:	04010000 	streq	r0, [r1], #-0
  6c:	0000af07 	andeq	sl, r0, r7, lsl #30
  70:	06010100 	streq	r0, [r1], -r0, lsl #2
  74:	0000018d 	andeq	r0, r0, sp, lsl #3
  78:	f5050201 			; <UNDEFINED> instruction: 0xf5050201
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	01840504 	orreq	r0, r4, r4, lsl #10
  84:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  88:	0000e205 	andeq	lr, r0, r5, lsl #4
  8c:	08010100 	stmdaeq	r1, {r8}
  90:	00000029 	andeq	r0, r0, r9, lsr #32
  94:	49070201 	stmdbmi	r7, {r0, r9}
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	00370704 	eorseq	r0, r7, r4, lsl #14
  a0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  a4:	0000bc07 	andeq	fp, r0, r7, lsl #24
  a8:	00b50500 	adcseq	r0, r5, r0, lsl #10
  ac:	01010000 	mrseq	r0, (UNDEF: 1)
  b0:	0000f008 	andeq	pc, r0, r8
  b4:	00ae0c00 	adceq	r0, lr, r0, lsl #24
  b8:	100d0000 	andne	r0, sp, r0
  bc:	05000000 	streq	r0, [r0, #-0]
  c0:	00570502 	subseq	r0, r7, r2, lsl #10
  c4:	00df0000 	sbcseq	r0, pc, r0
  c8:	df020000 	svcle	0x00020000
  cc:	02000000 	andeq	r0, r0, #0
  d0:	00000057 	andeq	r0, r0, r7, asr r0
  d4:	0000a902 	andeq	sl, r0, r2, lsl #18
  d8:	004b0200 	subeq	r0, fp, r0, lsl #4
  dc:	05000000 	streq	r0, [r0, #-0]
  e0:	000000ae 	andeq	r0, r0, lr, lsr #1
  e4:	0000070e 	andeq	r0, r0, lr, lsl #14
  e8:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
  ec:	00000057 	andeq	r0, r0, r7, asr r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000002c 	andeq	r0, r0, ip, lsr #32
  f8:	62069c01 	andvs	r9, r6, #256	; 0x100
  fc:	14006675 	strne	r6, [r0], #-1653	; 0xfffff98b
 100:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 104:	00000010 	andeq	r0, r0, r0, lsl r0
 108:	0000000c 	andeq	r0, r0, ip
 10c:	20006e06 	andcs	r6, r0, r6, lsl #28
 110:	0000005e 	andeq	r0, r0, lr, asr r0
 114:	00000022 	andeq	r0, r0, r2, lsr #32
 118:	0000001e 	andeq	r0, r0, lr, lsl r0
 11c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 120:	2f050100 	svccs	0x00050100
 124:	000000a9 	andeq	r0, r0, r9, lsr #1
 128:	10789102 	rsbsne	r9, r8, r2, lsl #2
 12c:	0000ff11 	andeq	pc, r0, r1, lsl pc	; <UNPREDICTABLE>
 130:	0d060100 	stfeqs	f0, [r6, #-0]
 134:	0000004b 	andeq	r0, r0, fp, asr #32
 138:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00570d08 	subseq	r0, r7, r8, lsl #26
 144:	00320000 	eorseq	r0, r2, r0
 148:	00300000 	eorseq	r0, r0, r0
 14c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 150:	ba000000 	blt	158 <.debug_info+0x158>
 154:	03000000 	movweq	r0, #0
 158:	a3035001 	movwge	r5, #12289	; 0x3001
 15c:	01035001 	tsteq	r3, r1
 160:	01a30351 			; <UNDEFINED> instruction: 0x01a30351
 164:	52010351 	andpl	r0, r1, #1140850689	; 0x44000001
 168:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 16c:	02530103 	subseq	r0, r3, #-1073741824	; 0xc0000000
 170:	00006491 	muleq	r0, r1, r4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <snprintk+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	movtne	r0, #36869	; 0x9005
  10:	49030000 	stmdbmi	r3, {}	; <UNPREDICTABLE>
  14:	7e180200 	cdpvc	2, 1, cr0, cr8, cr0, {0}
  18:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
  1c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  20:	0b3b0b3a 	bleq	ec2d10 <snprintk+0xec2d10>
  24:	13490b39 	movtne	r0, #39737	; 0x9b39
  28:	0f050000 	svceq	0x00050000
  2c:	04210b00 	strteq	r0, [r1], #-2816	; 0xfffff500
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	03000506 	movweq	r0, #1286	; 0x506
  38:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  3c:	3905213b 	stmdbcc	r5, {r0, r1, r3, r4, r5, r8, sp}
  40:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  44:	1742b717 	smlaldne	fp, r2, r7, r7
  48:	11070000 	mrsne	r0, (UNDEF: 7)
  4c:	130e2501 	movwne	r2, #58625	; 0xe501
  50:	1b0e030b 	blne	380c84 <snprintk+0x380c84>
  54:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  58:	00171006 	andseq	r1, r7, r6
  5c:	01130800 	tsteq	r3, r0, lsl #16
  60:	0b0b0e03 	bleq	2c3874 <snprintk+0x2c3874>
  64:	0b3b0b3a 	bleq	ec2d54 <snprintk+0xec2d54>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  74:	0019340b 	andseq	r3, r9, fp, lsl #8
  78:	000f0a00 	andeq	r0, pc, r0, lsl #20
  7c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  80:	0b00240b 	bleq	90b4 <snprintk+0x90b4>
  84:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  88:	0c000008 	stceq	0, cr0, [r0], {8}
  8c:	13490026 	movtne	r0, #36902	; 0x9026
  90:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  94:	03193f01 	tsteq	r9, #1, 30
  98:	3b0b3a0e 	blcc	2ce8d8 <snprintk+0x2ce8d8>
  9c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a0:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	012e0e00 			; <UNDEFINED> instruction: 0x012e0e00
  ac:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  b0:	0b3b0b3a 	bleq	ec2da0 <snprintk+0xec2da0>
  b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b8:	01111349 	tsteq	r1, r9, asr #6
  bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c0:	0000197a 	andeq	r1, r0, sl, ror r9
  c4:	0300050f 	movweq	r0, #1295	; 0x50f
  c8:	3b0b3a08 	blcc	2ce8f0 <snprintk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00181000 	andseq	r1, r8, r0
  d8:	34110000 	ldrcc	r0, [r1], #-0
  dc:	3a0e0300 	bcc	380ce4 <snprintk+0x380ce4>
  e0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  e8:	12000018 	andne	r0, r0, #24
  ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
  f0:	0b3b0b3a 	bleq	ec2de0 <snprintk+0xec2de0>
  f4:	13490b39 	movtne	r0, #39737	; 0x9b39
  f8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  fc:	13000017 	movwne	r0, #23
 100:	017d0148 	cmneq	sp, r8, asr #2
 104:	0000137f 	andeq	r1, r0, pc, ror r3
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	011b0004 	tsteq	fp, r4
  14:	2c1b0450 	cfldrscs	mvf0, [fp], {80}	; 0x50
  18:	5001a304 	andpl	sl, r1, r4, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00040000 	andeq	r0, r4, r0
  24:	0451011b 	ldrbeq	r0, [r1], #-283	; 0xfffffee5
  28:	a3042c1b 	movwge	r2, #19483	; 0x4c1b
  2c:	009f5101 	addseq	r5, pc, r1, lsl #2
  30:	1c040000 	stcne	0, cr0, [r4], {-0}
  34:	0050012c 	subseq	r0, r0, ip, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b3 	strheq	r0, [r0], -r3
   4:	00870003 	addeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <snprintk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <snprintk+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	706e7300 	rsbvc	r7, lr, r0, lsl #6
  50:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  54:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  58:	73000001 	movwvc	r0, #1
  5c:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
  60:	00682e67 	rsbeq	r2, r8, r7, ror #28
  64:	73000002 	movwvc	r0, #2
  68:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  6c:	00682e66 	rsbeq	r2, r8, r6, ror #28
  70:	3c000002 	stccc	0, cr0, [r0], {2}
  74:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  78:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  7c:	0000003e 	andeq	r0, r0, lr, lsr r0
  80:	2d617600 	stclcs	6, cr7, [r1, #-0]
  84:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  88:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  8c:	00000100 	andeq	r0, r0, r0, lsl #2
  90:	00390500 	eorseq	r0, r9, r0, lsl #10
  94:	00000205 	andeq	r0, r0, r5, lsl #4
  98:	06160000 	ldreq	r0, [r6], -r0
  9c:	06050501 	streq	r0, [r5], -r1, lsl #10
  a0:	09051367 	stmdbeq	r5, {r0, r1, r2, r5, r6, r8, r9, ip}
  a4:	0612054b 	ldreq	r0, [r2], -fp, asr #10
  a8:	06050501 	streq	r0, [r5], -r1, lsl #10
  ac:	0105134b 	tsteq	r5, fp, asr #6
  b0:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	5f5f006b 	svcpl	0x005f006b
  1c:	63756e67 	cmnvs	r5, #1648	; 0x670
  20:	5f61765f 	svcpl	0x0061765f
  24:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa8 <snprintk+0xffffffa8>
  60:	73612f65 	cmnvc	r1, #404	; 0x194
  64:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  68:	616d6172 	smcvs	54802	; 0xd612
  6c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  70:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  74:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  78:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  7c:	61732f62 	cmnvs	r3, r2, ror #30
  80:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  84:	2f616d61 	svccs	0x00616d61
  88:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  8c:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffd4 <snprintk+0xffffffd4>
  90:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  94:	5f617600 	svcpl	0x00617600
  98:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  9c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; a4 <.debug_str+0xa4>
  a0:	2f636269 	svccs	0x00636269
  a4:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
  a8:	6b746e69 	blvs	1d1ba54 <snprintk+0x1d1ba54>
  ac:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d0:	5f00746e 	svcpl	0x0000746e
  d4:	0070615f 	rsbseq	r6, r0, pc, asr r1
  d8:	61765f5f 	cmnvs	r6, pc, asr pc
  dc:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  e0:	6f6c0074 	svcvs	0x006c0074
  e4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f4:	6f687300 	svcvs	0x00687300
  f8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  fc:	6100746e 	tstvs	r0, lr, ror #8
 100:	00736772 	rsbseq	r6, r3, r2, ror r7
 104:	20554e47 	subscs	r4, r5, r7, asr #28
 108:	20393943 	eorscs	r3, r9, r3, asr #18
 10c:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
 110:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
 114:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 118:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 11c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 120:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 124:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 128:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 12c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 130:	36373131 			; <UNDEFINED> instruction: 0x36373131
 134:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 138:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 13c:	616f6c66 	cmnvs	pc, r6, ror #24
 140:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 144:	6f733d69 	svcvs	0x00733d69
 148:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 14c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 158:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 15c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 160:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 164:	4f2d2062 	svcmi	0x002d2062
 168:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 16c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 170:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 174:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 178:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 17c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 180:	00676e69 	rsbeq	r6, r7, r9, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 18c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 190:	2064656e 	rsbcs	r6, r4, lr, ror #10
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f1 	strdeq	r0, [r0], -r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c904 	andeq	ip, r0, r4, lsl #18
  10:	00710c00 	rsbseq	r0, r1, r0, lsl #24
  14:	00380000 	eorseq	r0, r8, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000081 	andeq	r0, r0, r1, lsl #1
  34:	52060101 	andpl	r0, r6, #1073741824	; 0x40000000
  38:	01000001 	tsteq	r0, r1
  3c:	00bf0502 	adcseq	r0, pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014905 	andeq	r4, r1, r5, lsl #18
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a5 	andeq	r0, r0, r5, lsr #1
  50:	05080101 	streq	r0, [r8, #-257]	; 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00250702 	eoreq	r0, r5, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001307 	andeq	r1, r0, r7, lsl #6
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000008e 	andeq	r0, r0, lr, lsl #1
  6c:	00007803 	andeq	r7, r0, r3, lsl #16
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000b3 	strheq	r0, [r0], -r3
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00b80700 	adcseq	r0, r8, r0, lsl #14
  80:	04010000 	streq	r0, [r1], #-0
  84:	0000ef07 	andeq	lr, r0, r7, lsl #30
  88:	00000000 	andeq	r0, r0, r0
  8c:	00003400 	andeq	r3, r0, r0, lsl #8
  90:	ef9c0100 	svc	0x009c0100
  94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  98:	00000000 	andeq	r0, r0, r0
  9c:	ef150401 	svc	0x00150401
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	72730950 	rsbsvc	r0, r3, #80, 18	; 0x140000
  a8:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  ac:	00006c27 	andeq	r6, r0, r7, lsr #24
  b0:	00001000 	andeq	r1, r0, r0
  b4:	00000c00 	andeq	r0, r0, r0, lsl #24
  b8:	31730200 	cmncc	r3, r0, lsl #4
  bc:	ef0b0500 	svc	0x000b0500
  c0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  c4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
  c8:	02000000 	andeq	r0, r0, #0
  cc:	06003273 			; <UNDEFINED> instruction: 0x06003273
  d0:	00006c11 	andeq	r6, r0, r1, lsl ip
  d4:	00004800 	andeq	r4, r0, r0, lsl #16
  d8:	00004400 	andeq	r4, r0, r0, lsl #8
  dc:	00630200 	rsbeq	r0, r3, r0, lsl #4
  e0:	00710a07 	rsbseq	r0, r1, r7, lsl #20
  e4:	00590000 	subseq	r0, r9, r0
  e8:	00550000 	subseq	r0, r5, r0
  ec:	03000000 	movweq	r0, #0
  f0:	00000071 	andeq	r0, r0, r1, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcat+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <strcat+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	0b000f03 	bleq	3c34 <strcat+0x3c34>
  24:	13490421 	movtne	r0, #37921	; 0x9421
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	; 0xe501
  30:	1b0e030b 	blne	380c64 <strcat+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <strcat+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcat+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcat+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	; 0x9927
  60:	06120111 			; <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000508 	movweq	r0, #1288	; 0x508
  70:	3b0b3a0e 	blcc	2ce8b0 <strcat+0x2ce8b0>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	00180213 	andseq	r0, r8, r3, lsl r2
  7c:	00050900 	andeq	r0, r5, r0, lsl #18
  80:	0b3a0803 	bleq	e82094 <strcat+0xe82094>
  84:	0b390b3b 	bleq	e42d78 <strcat+0xe42d78>
  88:	17021349 	strne	r1, [r2, -r9, asr #6]
  8c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000061 	andeq	r0, r0, r1, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	011c0004 	tsteq	ip, r4
  14:	341c0451 	ldrcc	r0, [ip], #-1105	; 0xfffffbaf
  18:	5101a304 	tstpl	r1, r4, lsl #6
  1c:	0002009f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  20:	01000000 	mrseq	r0, (UNDEF: 0)
  24:	00000001 	andeq	r0, r0, r1
  28:	01040004 	tsteq	r4, r4
  2c:	1c040450 	cfstrsne	mvf0, [r4], {80}	; 0x50
  30:	1c045201 	sfmne	f5, 4, [r4], {1}
  34:	04530124 	ldrbeq	r0, [r3], #-292	; 0xfffffedc
  38:	73032824 	movwvc	r2, #14372	; 0x3824
  3c:	28049f01 	stmdacs	r4, {r0, r8, r9, sl, fp, ip, pc}
  40:	00530134 	subseq	r0, r3, r4, lsr r1
  44:	00000003 	andeq	r0, r0, r3
  48:	01240004 			; <UNDEFINED> instruction: 0x01240004
  4c:	34240451 	strtcc	r0, [r4], #-1105	; 0xfffffbaf
  50:	9f7f7103 	svcls	0x007f7103
  54:	00000000 	andeq	r0, r0, r0
  58:	1c100400 	cfldrsne	mvf0, [r0], {-0}
  5c:	04007302 	streq	r7, [r0], #-770	; 0xfffffcfe
  60:	52013424 	andpl	r3, r1, #36, 8	; 0x24000000
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a4 	andeq	r0, r0, r4, lsr #1
   4:	00260003 	eoreq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	73000063 	movwvc	r0, #99	; 0x63
  24:	61637274 	smcvs	14116	; 0x3724
  28:	00632e74 	rsbeq	r2, r3, r4, ror lr
  2c:	00000001 	andeq	r0, r0, r1
  30:	05002c05 	streq	r2, [r0, #-3077]	; 0xfffff3fb
  34:	00000002 	andeq	r0, r0, r2
  38:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  3c:	0b051313 	bleq	144c90 <strcat+0x144c90>
  40:	05051106 	streq	r1, [r5, #-262]	; 0xfffffefa
  44:	01040200 	mrseq	r0, R12_usr
  48:	02003006 	andeq	r3, r0, #6
  4c:	05150104 	ldreq	r0, [r5, #-260]	; 0xfffffefc
  50:	04020009 	streq	r0, [r2], #-9
  54:	10051301 	andne	r1, r5, r1, lsl #6
  58:	01040200 	mrseq	r0, R12_usr
  5c:	0b052e06 	bleq	14b87c <strcat+0x14b87c>
  60:	01040200 	mrseq	r0, R12_usr
  64:	000e052e 	andeq	r0, lr, lr, lsr #10
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	4e05052f 	cfsh32mi	mvfx0, mvfx5, #31
  70:	01060805 	tsteq	r6, r5, lsl #16
  74:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  78:	2f060104 	svccs	0x00060104
  7c:	02000905 	andeq	r0, r0, #81920	; 0x14000
  80:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
  84:	0402000b 	streq	r0, [r2], #-11
  88:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  8c:	04020009 	streq	r0, [r2], #-9
  90:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
  94:	0402000f 	streq	r0, [r2], #-15
  98:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  9c:	04020010 	streq	r0, [r2], #-16
  a0:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
  a4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  10:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff84 <strcat+0xffffff84>
  3c:	73612f65 	cmnvc	r1, #404	; 0x194
  40:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  44:	616d6172 	smcvs	54802	; 0xd612
  48:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  4c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  50:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  54:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  58:	61732f62 	cmnvs	r3, r2, ror #30
  5c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  60:	2f616d61 	svccs	0x00616d61
  64:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  68:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffb0 <strcat+0xffffffb0>
  6c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  70:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 78 <.debug_str+0x78>
  74:	2f636269 	svccs	0x00636269
  78:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  7c:	632e7461 			; <UNDEFINED> instruction: 0x632e7461
  80:	736e7500 	cmnvc	lr, #0, 10
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	6300746e 	movwvs	r7, #1134	; 0x46e
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  bc:	73007461 	movwvc	r7, #1121	; 0x461
  c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  cc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d0:	2e313120 	rsfcssp	f3, f1, f0
  d4:	20302e32 	eorscs	r2, r0, r2, lsr lr
  d8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  dc:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  e0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  e8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  ec:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  f0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  f4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  f8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  fc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 100:	6f6c666d 	svcvs	0x006c666d
 104:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 108:	733d6962 	teqvc	sp, #1605632	; 0x188000
 10c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 110:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 114:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 118:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	7a6b3676 	bvc	1acdb00 <strcat+0x1acdb00>
 124:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 128:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 12c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 130:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 134:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 138:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 13c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 140:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 144:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 150:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	61686320 	cmnvs	r8, r0, lsr #6
 15c:	Address 0x000000000000015c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1
  14:	e3530000 	cmp	r3, #0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ba 	strheq	r0, [r0], -sl
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c404 	andeq	ip, r0, r4, lsl #8
  10:	00070c00 	andeq	r0, r7, r0, lsl #24
  14:	004a0000 	subeq	r0, sl, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000083 	andeq	r0, r0, r3, lsl #1
  34:	4d060101 	stfmis	f0, [r6, #-4]
  38:	01000001 	tsteq	r0, r1
  3c:	00ba0502 	adcseq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014405 	andeq	r4, r1, r5, lsl #8
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a7 	andeq	r0, r0, r7, lsr #1
  50:	17080101 	strne	r0, [r8, -r1, lsl #2]
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00370702 	eorseq	r0, r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002507 	andeq	r2, r0, r7, lsl #10
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000090 	muleq	r0, r0, r0
  6c:	00007802 	andeq	r7, r0, r2, lsl #16
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000b5 	strheq	r0, [r0], -r5
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00000700 	andeq	r0, r0, r0, lsl #14
  80:	04010000 	streq	r0, [r1], #-0
  84:	0000b807 	andeq	fp, r0, r7, lsl #16
  88:	00000000 	andeq	r0, r0, r0
  8c:	00002400 	andeq	r2, r0, r0, lsl #8
  90:	b89c0100 	ldmlt	ip, {r8}
  94:	03000000 	movweq	r0, #0
  98:	6c230073 	stcvs	0, cr0, [r3], #-460	; 0xfffffe34
  9c:	14000000 	strne	r0, [r0], #-0
  a0:	0c000000 	stceq	0, cr0, [r0], {-0}
  a4:	03000000 	movweq	r0, #0
  a8:	262a0063 	strtcs	r0, [sl], -r3, rrx
  ac:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  b0:	36000000 	strcc	r0, [r0], -r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00007102 	andeq	r7, r0, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strchr+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00050300 	andeq	r0, r5, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	04213b01 	strteq	r3, [r1], #-2817	; 0xfffff4ff
  20:	13490b39 	movtne	r0, #39737	; 0x9b39
  24:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  28:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
  2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  30:	0e030b13 	vmoveq.32	d3[0], r0
  34:	17550e1b 	smmlane	r5, fp, lr, r0
  38:	17100111 			; <UNDEFINED> instruction: 0x17100111
  3c:	24050000 	strcs	r0, [r5], #-0
  40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  44:	0008030b 	andeq	r0, r8, fp, lsl #6
  48:	00260600 	eoreq	r0, r6, r0, lsl #12
  4c:	00001349 	andeq	r1, r0, r9, asr #6
  50:	3f012e07 	svccc	0x00012e07
  54:	3a0e0319 	bcc	380cc0 <strchr+0x380cc0>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  60:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  64:	7a184006 	bvc	610084 <strchr+0x610084>
  68:	00130119 	andseq	r0, r3, r9, lsl r1
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000003d 	andeq	r0, r0, sp, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010101 	andeq	r0, r1, r1, lsl #2
  10:	00000000 	andeq	r0, r0, r0
  14:	00000006 	andeq	r0, r0, r6
  18:	00000400 	andeq	r0, r0, r0, lsl #8
  1c:	00045001 	andeq	r5, r4, r1
  20:	01a30414 			; <UNDEFINED> instruction: 0x01a30414
  24:	14049f50 	strne	r9, [r4], #-3920	; 0xfffff0b0
  28:	04500120 	ldrbeq	r0, [r0], #-288	; 0xfffffee0
  2c:	a3062420 	movwge	r2, #25632	; 0x6420
  30:	01235001 			; <UNDEFINED> instruction: 0x01235001
  34:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  38:	00000008 	andeq	r0, r0, r8
  3c:	51012400 	tstpl	r1, r0, lsl #8
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005c 	andeq	r0, r0, ip, asr r0
   4:	00260003 	eoreq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	73000063 	movwvc	r0, #99	; 0x63
  24:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  28:	00632e72 	rsbeq	r2, r3, r2, ror lr
  2c:	00000001 	andeq	r0, r0, r1
  30:	05002d05 	streq	r2, [r0, #-3333]	; 0xfffff2fb
  34:	00000002 	andeq	r0, r0, r2
  38:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  3c:	13090513 	movwne	r0, #38163	; 0x9513
  40:	01060d05 	tsteq	r6, r5, lsl #26
  44:	052e1005 	streq	r1, [lr, #-5]!
  48:	0e052e0c 	cdpeq	14, 0, cr2, cr5, cr12, {0}
  4c:	10054d06 	andne	r4, r5, r6, lsl #26
  50:	0e050106 	adfeqs	f0, f5, f6
  54:	4c0c052e 	cfstr32mi	mvfx0, [ip], {46}	; 0x2e
  58:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
  5c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  4c:	2f656d6f 	svccs	0x00656d6f
  50:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  54:	61726769 	cmnvs	r2, r9, ror #14
  58:	442f616d 	strtmi	r6, [pc], #-365	; 60 <.debug_str+0x60>
  5c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  60:	73746e65 	cmnvc	r4, #1616	; 0x650
  64:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  68:	2f627548 	svccs	0x00627548
  6c:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  70:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  74:	53432f61 	movtpl	r2, #16225	; 0x3f61
  78:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  7c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  80:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  98:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  9c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b4:	61686300 	cmnvs	r8, r0, lsl #6
  b8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  bc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	20554e47 	subscs	r4, r5, r7, asr #28
  c8:	20393943 	eorscs	r3, r9, r3, asr #18
  cc:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  d0:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  d4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  d8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  dc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  e0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  e8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  f0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  fc:	616f6c66 	cmnvs	pc, r6, ror #24
 100:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 104:	6f733d69 	svcvs	0x00733d69
 108:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 10c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 118:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 11c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 120:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 124:	4f2d2062 	svcmi	0x002d2062
 128:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 138:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 13c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 140:	00676e69 	rsbeq	r6, r7, r9, ror #28
 144:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 148:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 14c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	ea000001 	b	c <strcmp+0xc>
   4:	e2800001 	add	r0, r0, #1
   8:	e2811001 	add	r1, r1, #1
   c:	e5d03000 	ldrb	r3, [r0]
  10:	e3530000 	cmp	r3, #0
  14:	0a000002 	beq	24 <strcmp+0x24>
  18:	e5d12000 	ldrb	r2, [r1]
  1c:	e1530002 	cmp	r3, r2
  20:	0afffff7 	beq	4 <strcmp+0x4>
  24:	e5d10000 	ldrb	r0, [r1]
  28:	e0430000 	sub	r0, r3, r0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c403 	andeq	ip, r0, r3, lsl #8
  10:	00790c00 	rsbseq	r0, r9, r0, lsl #24
  14:	00330000 	eorseq	r0, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000006c 	andeq	r0, r0, ip, rrx
  34:	4d060101 	stfmis	f0, [r6, #-4]
  38:	01000001 	tsteq	r0, r1
  3c:	00ba0502 	adcseq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014405 	andeq	r4, r1, r5, lsl #8
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a7 	andeq	r0, r0, r7, lsr #1
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00200702 	eoreq	r0, r0, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00000e07 	andeq	r0, r0, r7, lsl #28
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000089 	andeq	r0, r0, r9, lsl #1
  6c:	00790405 	rsbseq	r0, r9, r5, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000b508 	andeq	fp, r0, r8, lsl #10
  78:	00720600 	rsbseq	r0, r2, r0, lsl #12
  7c:	a0070000 	andge	r0, r7, r0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	00260503 	eoreq	r0, r6, r3, lsl #10
  88:	00000000 	andeq	r0, r0, r0
  8c:	00300000 	eorseq	r0, r0, r0
  90:	9c010000 	stcls	0, cr0, [r1], {-0}
  94:	18006102 	stmdane	r0, {r1, r8, sp, lr}
  98:	0000006c 	andeq	r0, r0, ip, rrx
  9c:	00000010 	andeq	r0, r0, r0, lsl r0
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	27006202 	strcs	r6, [r0, -r2, lsl #4]
  a8:	0000006c 	andeq	r0, r0, ip, rrx
  ac:	0000001f 	andeq	r0, r0, pc, lsl r0
  b0:	0000001b 	andeq	r0, r0, fp, lsl r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strcmp+0x48500>
  14:	0b390321 	bleq	e40ca0 <strcmp+0xe40ca0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  20:	01110300 	tsteq	r1, r0, lsl #6
  24:	0b130e25 	bleq	4c38c0 <strcmp+0x4c38c0>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002404 	bleq	904c <strcmp+0x904c>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	05000008 	streq	r0, [r0, #-8]
  40:	0b0b000f 	bleq	2c0084 <strcmp+0x2c0084>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcmp+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	; 0x9927
  60:	06120111 			; <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000026 	andeq	r0, r0, r6, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	28080450 	stmdacs	r8, {r4, r6, sl}
  18:	00005001 	andeq	r5, r0, r1
  1c:	04000000 	streq	r0, [r0], #-0
  20:	51010c00 	tstpl	r1, r0, lsl #24
  24:	01300c04 	teqeq	r0, r4, lsl #24
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000006e 	andeq	r0, r0, lr, rrx
   4:	00260003 	eoreq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	73000063 	movwvc	r0, #99	; 0x63
  24:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  28:	00632e70 	rsbeq	r2, r3, r0, ror lr
  2c:	00000001 	andeq	r0, r0, r1
  30:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  34:	00000002 	andeq	r0, r0, r2
  38:	09051400 	stmdbeq	r5, {sl, ip}
  3c:	060f0513 			; <UNDEFINED> instruction: 0x060f0513
  40:	06110501 	ldreq	r0, [r1], -r1, lsl #10
  44:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
  48:	0613052e 	ldreq	r0, [r3], -lr, lsr #10
  4c:	0610052d 	ldreq	r0, [r0], -sp, lsr #10
  50:	2e130501 	cfmul32cs	mvfx0, mvfx3, mvfx1
  54:	02001c05 	andeq	r1, r0, #1280	; 0x500
  58:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  5c:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  60:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  64:	15054c06 	strne	r4, [r5, #-3078]	; 0xfffff3fa
  68:	01050106 	tsteq	r5, r6, lsl #2
  6c:	0004022f 	andeq	r0, r4, pc, lsr #4
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	2f00746e 	svccs	0x0000746e
  34:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  38:	6173612f 	cmnvs	r3, pc, lsr #2
  3c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  40:	2f616d61 	svccs	0x00616d61
  44:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  48:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  4c:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  50:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  54:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  58:	61726769 	cmnvs	r2, r9, ror #14
  5c:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  60:	30343153 	eorscc	r3, r4, r3, asr r1
  64:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  68:	00697062 	rsbeq	r7, r9, r2, rrx
  6c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  70:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  74:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  78:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 80 <.debug_str+0x80>
  7c:	2f636269 	svccs	0x00636269
  80:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  84:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  88:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  8c:	6f6c2067 	svcvs	0x006c2067
  90:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  94:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  98:	2064656e 	rsbcs	r6, r4, lr, ror #10
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  a4:	6c00706d 	stcvs	0, cr7, [r0], {109}	; 0x6d
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b4:	61686300 	cmnvs	r8, r0, lsl #6
  b8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  bc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	20554e47 	subscs	r4, r5, r7, asr #28
  c8:	20393943 	eorscs	r3, r9, r3, asr #18
  cc:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  d0:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  d4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  d8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  dc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  e0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  e8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  f0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  fc:	616f6c66 	cmnvs	pc, r6, ror #24
 100:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 104:	6f733d69 	svcvs	0x00733d69
 108:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 10c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 118:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 11c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 120:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 124:	4f2d2062 	svcmi	0x002d2062
 128:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 138:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 13c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 140:	00676e69 	rsbeq	r6, r7, r9, ror #28
 144:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 148:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 14c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1
  14:	e3520000 	cmp	r2, #0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000cc 	andeq	r0, r0, ip, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c403 	andeq	ip, r0, r3, lsl #8
  10:	000e0c00 	andeq	r0, lr, r0, lsl #24
  14:	004a0000 	subeq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000083 	andeq	r0, r0, r3, lsl #1
  34:	4d060101 	stfmis	f0, [r6, #-4]
  38:	01000001 	tsteq	r0, r1
  3c:	00ba0502 	adcseq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014405 	andeq	r4, r1, r5, lsl #8
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a7 	andeq	r0, r0, r7, lsr #1
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00370702 	eorseq	r0, r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002507 	andeq	r2, r0, r7, lsl #10
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000090 	muleq	r0, r0, r0
  6c:	00007802 	andeq	r7, r0, r2, lsl #16
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000b5 	strheq	r0, [r0], -r5
  78:	00007105 	andeq	r7, r0, r5, lsl #2
  7c:	001e0600 	andseq	r0, lr, r0, lsl #12
  80:	03010000 	movweq	r0, #4096	; 0x1000
  84:	0000ca07 	andeq	ip, r0, r7, lsl #20
  88:	00000000 	andeq	r0, r0, r0
  8c:	00002000 	andeq	r2, r0, r0
  90:	ca9c0100 	bgt	fe700498 <strcpy+0xfe700498>
  94:	07000000 	streq	r0, [r0, -r0]
  98:	01003173 	tsteq	r0, r3, ror r1
  9c:	00ca1503 	sbceq	r1, sl, r3, lsl #10
  a0:	50010000 	andpl	r0, r1, r0
  a4:	00327308 	eorseq	r7, r2, r8, lsl #6
  a8:	6c260301 	stcvs	3, cr0, [r6], #-4
  ac:	12000000 	andne	r0, r0, #0
  b0:	0c000000 	stceq	0, cr0, [r0], {-0}
  b4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  b8:	04010073 	streq	r0, [r1], #-115	; 0xffffff8d
  bc:	0000ca14 	andeq	ip, r0, r4, lsl sl
  c0:	00002a00 	andeq	r2, r0, r0, lsl #20
  c4:	00002400 	andeq	r2, r0, r0, lsl #8
  c8:	71020000 	mrsvc	r0, (UNDEF: 2)
  cc:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcpy+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01110300 	tsteq	r1, r0, lsl #6
  18:	0b130e25 	bleq	4c38b4 <strcpy+0x4c38b4>
  1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  20:	06120111 			; <UNDEFINED> instruction: 0x06120111
  24:	00001710 	andeq	r1, r0, r0, lsl r7
  28:	0b002404 	bleq	9040 <strcpy+0x9040>
  2c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  30:	05000008 	streq	r0, [r0, #-8]
  34:	13490026 	movtne	r0, #36902	; 0x9026
  38:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  3c:	03193f01 	tsteq	r9, #1, 30
  40:	3b0b3a0e 	blcc	2ce880 <strcpy+0x2ce880>
  44:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  48:	11134919 	tstne	r3, r9, lsl r9
  4c:	40061201 	andmi	r1, r6, r1, lsl #4
  50:	01197a18 	tsteq	r9, r8, lsl sl
  54:	07000013 	smladeq	r0, r3, r0, r0
  58:	08030005 	stmdaeq	r3, {r0, r2}
  5c:	0b3b0b3a 	bleq	ec2d4c <strcpy+0xec2d4c>
  60:	13490b39 	movtne	r0, #39737	; 0x9b39
  64:	00001802 	andeq	r1, r0, r2, lsl #16
  68:	03000508 	movweq	r0, #1288	; 0x508
  6c:	3b0b3a08 	blcc	2ce894 <strcpy+0x2ce894>
  70:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  74:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  78:	00001742 	andeq	r1, r0, r2, asr #14
  7c:	03003409 	movweq	r3, #1033	; 0x409
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04510104 	ldrbeq	r0, [r1], #-260	; 0xfffffefc
  18:	51010c04 	tstpl	r1, r4, lsl #24
  1c:	03200c04 			; <UNDEFINED> instruction: 0x03200c04
  20:	009f7f71 	addseq	r7, pc, r1, ror pc	; <UNPREDICTABLE>
  24:	00000002 	andeq	r0, r0, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	04500104 	ldrbeq	r0, [r0], #-260	; 0xfffffefc
  30:	5c011404 	cfstrspl	mvf1, [r1], {4}
  34:	03201404 			; <UNDEFINED> instruction: 0x03201404
  38:	009f7f7c 	addseq	r7, pc, ip, ror pc	; <UNPREDICTABLE>

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000061 	andeq	r0, r0, r1, rrx
   4:	00260003 	eoreq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	73000063 	movwvc	r0, #99	; 0x63
  24:	70637274 	rsbvc	r7, r3, r4, ror r2
  28:	00632e79 	rsbeq	r2, r3, r9, ror lr
  2c:	00000001 	andeq	r0, r0, r1
  30:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  34:	00000002 	andeq	r0, r0, r2
  38:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  3c:	14051313 	strne	r1, [r5], #-787	; 0xfffffced
  40:	1c051106 	stfnes	f1, [r5], {6}
  44:	01040200 	mrseq	r0, R12_usr
  48:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
  4c:	01040200 	mrseq	r0, R12_usr
  50:	13050106 	movwne	r0, #20742	; 0x5106
  54:	01040200 	mrseq	r0, R12_usr
  58:	001c054a 	andseq	r0, ip, sl, asr #10
  5c:	4a010402 	bmi	4106c <strcpy+0x4106c>
  60:	01000602 	tsteq	r0, r2, lsl #12
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  18:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  1c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  20:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  4c:	2f656d6f 	svccs	0x00656d6f
  50:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  54:	61726769 	cmnvs	r2, r9, ror #14
  58:	442f616d 	strtmi	r6, [pc], #-365	; 60 <.debug_str+0x60>
  5c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  60:	73746e65 	cmnvc	r4, #1616	; 0x650
  64:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  68:	2f627548 	svccs	0x00627548
  6c:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  70:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  74:	53432f61 	movtpl	r2, #16225	; 0x3f61
  78:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  7c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  80:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  98:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  9c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b4:	61686300 	cmnvs	r8, r0, lsl #6
  b8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  bc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	20554e47 	subscs	r4, r5, r7, asr #28
  c8:	20393943 	eorscs	r3, r9, r3, asr #18
  cc:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  d0:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  d4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  d8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  dc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  e0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  e8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  f0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  fc:	616f6c66 	cmnvs	pc, r6, ror #24
 100:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 104:	6f733d69 	svcvs	0x00733d69
 108:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 10c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 118:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 11c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 120:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 124:	4f2d2062 	svcmi	0x002d2062
 128:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 138:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 13c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 140:	00676e69 	rsbeq	r6, r7, r9, ror #28
 144:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 148:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 14c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0
   8:	ea000000 	b	10 <strlen+0x10>
   c:	e2800001 	add	r0, r0, #1
  10:	e7d23000 	ldrb	r3, [r2, r0]
  14:	e3530000 	cmp	r3, #0
  18:	1afffffb 	bne	c <strlen+0xc>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000c4 	andeq	r0, r0, r4, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cb02 	andeq	ip, r0, r2, lsl #22
  10:	00410c00 	subeq	r0, r1, r0, lsl #24
  14:	00510000 	subseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000400 	andeq	r0, r0, r0, lsl #8
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000008a 	andeq	r0, r0, sl, lsl #1
  40:	54060101 	strpl	r0, [r6], #-257	; 0xfffffeff
  44:	01000001 	tsteq	r0, r1
  48:	00c10502 	sbceq	r0, r1, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00014b05 	andeq	r4, r1, r5, lsl #22
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	000000ae 	andeq	r0, r0, lr, lsr #1
  5c:	0e080101 	adfeqe	f0, f0, f1
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	002e0702 	eoreq	r0, lr, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001c07 	andeq	r1, r0, r7, lsl #24
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	00000097 	muleq	r0, r7, r0
  78:	00850405 	addeq	r0, r5, r5, lsl #8
  7c:	01010000 	mrseq	r0, (UNDEF: 1)
  80:	0000bc08 	andeq	fp, r0, r8, lsl #24
  84:	007e0600 	rsbseq	r0, lr, r0, lsl #12
  88:	07070000 	streq	r0, [r7, -r0]
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	002d0803 	eoreq	r0, sp, r3, lsl #16
  94:	00000000 	andeq	r0, r0, r0
  98:	00200000 	eoreq	r0, r0, r0
  9c:	9c010000 	stcls	0, cr0, [r1], {-0}
  a0:	01007008 	tsteq	r0, r8
  a4:	00781b03 	rsbseq	r1, r8, r3, lsl #22
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	72090000 	andvc	r0, r9, #0
  b4:	01007465 	tsteq	r0, r5, ror #8
  b8:	002d0c04 	eoreq	r0, sp, r4, lsl #24
  bc:	001f0000 	andseq	r0, pc, r0
  c0:	001b0000 	andseq	r0, fp, r0
  c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strlen+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			; <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <strlen+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <strlen+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	0b000f05 	bleq	3c54 <strlen+0x3c54>
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00260600 	eoreq	r0, r6, r0, lsl #12
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	3f012e07 	svccc	0x00012e07
  4c:	3a0e0319 	bcc	380cb8 <strlen+0x380cb8>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  5c:	7a184006 	bvc	61007c <strlen+0x61007c>
  60:	08000019 	stmdaeq	r0, {r0, r3, r4}
  64:	08030005 	stmdaeq	r3, {r0, r2}
  68:	0b3b0b3a 	bleq	ec2d58 <strlen+0xec2d58>
  6c:	13490b39 	movtne	r0, #39737	; 0x9b39
  70:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  74:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
  78:	08030034 	stmdaeq	r3, {r2, r4, r5}
  7c:	0b3b0b3a 	bleq	ec2d6c <strlen+0xec2d6c>
  80:	13490b39 	movtne	r0, #39737	; 0x9b39
  84:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  88:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000027 	andeq	r0, r0, r7, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	20080450 	andcs	r0, r8, r0, asr r4
  18:	02005201 	andeq	r5, r0, #268435456	; 0x10000000
  1c:	04000000 	streq	r0, [r0], #-0
  20:	30020c04 	andcc	r0, r2, r4, lsl #24
  24:	200c049f 	mulcs	ip, pc, r4	; <UNPREDICTABLE>
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009d 	muleq	r0, sp, r0
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <strlen+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <strlen+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e6e656c 	cdpcs	5, 6, cr6, cr14, cr12, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  5c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	14000000 	strne	r0, [r0], #-0
  70:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  74:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
  78:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
  7c:	1b052e05 	blne	14b898 <strlen+0x14b898>
  80:	03040200 	movweq	r0, #16896	; 0x4200
  84:	13052e06 	movwne	r2, #24070	; 0x5e06
  88:	01040200 	mrseq	r0, R12_usr
  8c:	0014052e 	andseq	r0, r4, lr, lsr #10
  90:	06010402 	streq	r0, [r1], -r2, lsl #8
  94:	00130501 	andseq	r0, r3, r1, lsl #10
  98:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  9c:	01000602 	tsteq	r0, r2, lsl #12
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  4c:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  58:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  5c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  60:	6f442f61 	svcvs	0x00442f61
  64:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  68:	2f73746e 	svccs	0x0073746e
  6c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  70:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  74:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  78:	616d6172 	smcvs	54802	; 0xd612
  7c:	3153432f 	cmpcc	r3, pc, lsr #6
  80:	2f453034 	svccs	0x00453034
  84:	7062696c 	rsbvc	r6, r2, ip, ror #18
  88:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c0:	6f687300 	svcvs	0x00687300
  c4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c8:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d0:	31203939 			; <UNDEFINED> instruction: 0x31203939
  d4:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  d8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e0:	316d7261 	cmncc	sp, r1, ror #4
  e4:	6a363731 	bvs	d8ddb0 <strlen+0xd8ddb0>
  e8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  ec:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <strlen+0xd8ddc4>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 104:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 108:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 10c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 110:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 114:	206d7261 	rsbcs	r7, sp, r1, ror #4
 118:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 11c:	613d6863 	teqvs	sp, r3, ror #16
 120:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 124:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 128:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 12c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 130:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 134:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 138:	20393975 	eorscs	r3, r9, r5, ror r9
 13c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 140:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 144:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 148:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 158:	63206465 			; <UNDEFINED> instruction: 0x63206465
 15c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0
   4:	e2422001 	sub	r2, r2, #1
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000cd06 	andeq	ip, r0, r6, lsl #26
  10:	00070c00 	andeq	r0, r7, r0, lsl #24
  14:	004b0000 	subeq	r0, fp, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00000800 	andeq	r0, r0, r0, lsl #16
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	00000084 	andeq	r0, r0, r4, lsl #1
  40:	56060101 	strpl	r0, [r6], -r1, lsl #2
  44:	01000001 	tsteq	r0, r1
  48:	00c30502 	sbceq	r0, r3, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	00014d05 	andeq	r4, r1, r5, lsl #26
  54:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  58:	000000a8 	andeq	r0, r0, r8, lsr #1
  5c:	18080101 	stmdane	r8, {r0, r8}
  60:	03000000 	movweq	r0, #0
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	38070201 	stmdacc	r7, {r0, r9}
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00260704 	eoreq	r0, r6, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  78:	00009107 	andeq	r9, r0, r7, lsl #2
  7c:	00890400 	addeq	r0, r9, r0, lsl #8
  80:	01010000 	mrseq	r0, (UNDEF: 1)
  84:	0000b608 	andeq	fp, r0, r8, lsl #12
  88:	00820300 	addeq	r0, r2, r0, lsl #6
  8c:	bb090000 	bllt	240094 <strncmp+0x240094>
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00260504 	eoreq	r0, r6, r4, lsl #10
  98:	00000000 	andeq	r0, r0, r0
  9c:	002c0000 	eoreq	r0, ip, r0
  a0:	9c010000 	stcls	0, cr0, [r1], {-0}
  a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	31735f02 	cmncc	r3, r2, lsl #30
  ac:	007d1900 	rsbseq	r1, sp, r0, lsl #18
  b0:	00100000 	andseq	r0, r0, r0
  b4:	000c0000 	andeq	r0, ip, r0
  b8:	5f020000 	svcpl	0x00020000
  bc:	2a003273 	bcs	ca90 <strncmp+0xca90>
  c0:	0000007d 	andeq	r0, r0, sp, ror r0
  c4:	00000027 	andeq	r0, r0, r7, lsr #32
  c8:	00000023 	andeq	r0, r0, r3, lsr #32
  cc:	36006e02 	strcc	r6, [r0], -r2, lsl #28
  d0:	0000002d 	andeq	r0, r0, sp, lsr #32
  d4:	00000040 	andeq	r0, r0, r0, asr #32
  d8:	0000003a 	andeq	r0, r0, sl, lsr r0
  dc:	00317305 	eorseq	r7, r1, r5, lsl #6
  e0:	0000ff1a 	andeq	pc, r0, sl, lsl pc	; <UNPREDICTABLE>
  e4:	00005f00 	andeq	r5, r0, r0, lsl #30
  e8:	00005700 	andeq	r5, r0, r0, lsl #14
  ec:	32730500 	rsbscc	r0, r3, #0, 10
  f0:	00ff2c00 	rscseq	r2, pc, r0, lsl #24
  f4:	00810000 	addeq	r0, r1, r0
  f8:	007b0000 	rsbseq	r0, fp, r0
  fc:	04000000 	streq	r0, [r0], #-0
 100:	00000063 	andeq	r0, r0, r3, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strncmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strncmp+0x48500>
  14:	0b390421 	bleq	e410a0 <strncmp+0xe410a0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  20:	00260300 	eoreq	r0, r6, r0, lsl #6
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	0b000f04 	bleq	3c40 <strncmp+0x3c40>
  2c:	13490421 	movtne	r0, #37921	; 0x9421
  30:	34050000 	strcc	r0, [r5], #-0
  34:	3a080300 	bcc	200c3c <strncmp+0x200c3c>
  38:	213b0121 	teqcs	fp, r1, lsr #2
  3c:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
  40:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  44:	00001742 	andeq	r1, r0, r2, asr #14
  48:	25011106 	strcs	r1, [r1, #-262]	; 0xfffffefa
  4c:	030b130e 	movweq	r1, #45838	; 0xb30e
  50:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
  54:	10011117 	andne	r1, r1, r7, lsl r1
  58:	07000017 	smladeq	r0, r7, r0, r0
  5c:	0b0b0024 	bleq	2c00f4 <strncmp+0x2c00f4>
  60:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  64:	16080000 	strne	r0, [r8], -r0
  68:	3a0e0300 	bcc	380c70 <strncmp+0x380c70>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0013490b 	andseq	r4, r3, fp, lsl #18
  74:	012e0900 			; <UNDEFINED> instruction: 0x012e0900
  78:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  7c:	0b3b0b3a 	bleq	ec2d6c <strncmp+0xec2d6c>
  80:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  84:	01111349 	tsteq	r1, r9, asr #6
  88:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  8c:	1301197a 	movwne	r1, #6522	; 0x197a
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00030300 	andeq	r0, r3, r0, lsl #6
  10:	00000006 	andeq	r0, r0, r6
  14:	00000400 	andeq	r0, r0, r0, lsl #8
  18:	00045001 	andeq	r5, r4, r1
  1c:	01a3042c 			; <UNDEFINED> instruction: 0x01a3042c
  20:	00009f50 	andeq	r9, r0, r0, asr pc
  24:	06000303 	streq	r0, [r0], -r3, lsl #6
  28:	00000000 	andeq	r0, r0, r0
  2c:	01000004 	tsteq	r0, r4
  30:	2c000451 	cfstrscs	mvf0, [r0], {81}	; 0x51
  34:	5101a304 	tstpl	r1, r4, lsl #6
  38:	0300009f 	movweq	r0, #159	; 0x9f
  3c:	00000003 	andeq	r0, r0, r3
  40:	00000006 	andeq	r0, r0, r6
  44:	00000400 	andeq	r0, r0, r0, lsl #8
  48:	00045201 	andeq	r5, r4, r1, lsl #4
  4c:	04520108 	ldrbeq	r0, [r2], #-264	; 0xfffffef8
  50:	72032c08 	andvc	r2, r3, #8, 24	; 0x800
  54:	02009f01 	andeq	r9, r0, #1, 30
  58:	00000101 	andeq	r0, r0, r1, lsl #2
  5c:	06000000 	streq	r0, [r0], -r0
  60:	00000000 	andeq	r0, r0, r0
  64:	010c0004 	tsteq	ip, r4
  68:	100c0450 	andne	r0, ip, r0, asr r4
  6c:	9f017003 	svcls	0x00017003
  70:	01201004 			; <UNDEFINED> instruction: 0x01201004
  74:	28240450 	stmdacs	r4!, {r4, r6, sl}
  78:	02005001 	andeq	r5, r0, #1
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000600 	andeq	r0, r0, r0, lsl #12
  84:	00040000 	andeq	r0, r4, r0
  88:	04510110 	ldrbeq	r0, [r1], #-272	; 0xfffffef0
  8c:	71031410 	tstvc	r3, r0, lsl r4
  90:	14049f01 	strne	r9, [r4], #-3841	; 0xfffff0ff
  94:	0051012c 	subseq	r0, r1, ip, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000099 	muleq	r0, r9, r0
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <strncmp+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <strncmp+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	706d636e 	rsbvc	r6, sp, lr, ror #6
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	74730000 	ldrbtvc	r0, [r3], #-0
  5c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050039 	andeq	r0, r5, #57	; 0x39
  6c:	00000000 	andeq	r0, r0, r0
  70:	13050515 	movwne	r0, #21781	; 0x5515
  74:	010b0513 	tsteq	fp, r3, lsl r5
  78:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  7c:	052f0609 	streq	r0, [pc, #-1545]!	; fffffa7b <strncmp+0xfffffa7b>
  80:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  84:	0b052e13 	bleq	14b8d8 <strncmp+0x14b8d8>
  88:	060d052e 	streq	r0, [sp], -lr, lsr #10
  8c:	061b054b 	ldreq	r0, [fp], -fp, asr #10
  90:	0c052e01 	stceq	14, cr2, [r5], {1}
  94:	2f010530 	svccs	0x00010530
  98:	01000202 	tsteq	r0, r2, lsl #4
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	61686320 	cmnvs	r8, r0, lsr #6
  24:	6f6c0072 	svcvs	0x006c0072
  28:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  3c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	2f00746e 	svccs	0x0000746e
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6173612f 	cmnvs	r3, pc, lsr #2
  54:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  58:	2f616d61 	svccs	0x00616d61
  5c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  60:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  64:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  68:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  6c:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  70:	61726769 	cmnvs	r2, r9, ror #14
  74:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  78:	30343153 	eorscc	r3, r4, r3, asr r1
  7c:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  80:	00697062 	rsbeq	r7, r9, r2, rrx
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  9c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ac:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b4:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  b8:	73007261 	movwvc	r7, #609	; 0x261
  bc:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
  c0:	7300706d 	movwvc	r7, #109	; 0x6d
  c4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	2e313120 	rsfcssp	f3, f1, f0
  d8:	20302e32 	eorscs	r2, r0, r2, lsr lr
  dc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  e0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  e4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ec:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  f4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  f8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  fc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 100:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 104:	6f6c666d 	svcvs	0x006c666d
 108:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 10c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 110:	2074666f 	rsbscs	r6, r4, pc, ror #12
 114:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 118:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 11c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 120:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 124:	7a6b3676 	bvc	1acdb04 <strncmp+0x1acdb04>
 128:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 12c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 130:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 134:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 138:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 13c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 140:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 144:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 148:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 14c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 150:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 154:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 15c:	61686320 	cmnvs	r8, r0, lsr #6
 160:	Address 0x0000000000000160 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000d5 	ldrdeq	r0, [r0], -r5
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000bd03 	andeq	fp, r0, r3, lsl #26
  10:	01520c00 	cmpeq	r2, r0, lsl #24
  14:	00330000 	eorseq	r0, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000006c 	andeq	r0, r0, ip, rrx
  34:	46060101 	strmi	r0, [r6], -r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	00ac0502 	adceq	r0, ip, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00013d05 	andeq	r3, r1, r5, lsl #26
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	00000090 	muleq	r0, r0, r0
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00200702 	eoreq	r0, r0, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00000e07 	andeq	r0, r0, r7, lsl #28
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000079 	andeq	r0, r0, r9, ror r0
  6c:	00790405 	rsbseq	r0, r9, r5, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	00009e08 	andeq	r9, r0, r8, lsl #28
  78:	00720600 	rsbseq	r0, r2, r0, lsl #12
  7c:	b6070000 	strlt	r0, [r7], -r0
  80:	02000000 	andeq	r0, r0, #0
  84:	00260628 	eoreq	r0, r6, r8, lsr #12
  88:	00950000 	addseq	r0, r5, r0
  8c:	6c080000 	stcvs	0, cr0, [r8], {-0}
  90:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  94:	00a30a00 	adceq	r0, r3, r0, lsl #20
  98:	04010000 	streq	r0, [r1], #-0
  9c:	00002605 	andeq	r2, r0, r5, lsl #12
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00001c00 	andeq	r1, r0, r0, lsl #24
  a8:	0b9c0100 	bleq	fe7004b0 <uart_hex+0xfe7004b0>
  ac:	04010068 	streq	r0, [r1], #-104	; 0xffffff98
  b0:	00002d17 	andeq	r2, r0, r7, lsl sp
  b4:	00001200 	andeq	r1, r0, r0, lsl #4
  b8:	00000c00 	andeq	r0, r0, r0, lsl #24
  bc:	00100c00 	andseq	r0, r0, r0, lsl #24
  c0:	007e0000 	rsbseq	r0, lr, r0
  c4:	01020000 	mrseq	r0, (UNDEF: 2)
  c8:	00030550 	andeq	r0, r3, r0, asr r5
  cc:	02000000 	andeq	r0, r0, #0
  d0:	a3035101 	movwge	r5, #12545	; 0x3101
  d4:	00005001 	andeq	r5, r0, r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <uart_hex+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	25011103 	strcs	r1, [r1, #-259]	; 0xfffffefd
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
  28:	0b0b0024 	bleq	2c00c0 <uart_hex+0x2c00c0>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490026 	movtne	r0, #36902	; 0x9026
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f01 	tsteq	r9, #1, 30
  48:	3b0b3a0e 	blcc	2ce888 <uart_hex+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  54:	00130119 	andseq	r0, r3, r9, lsl r1
  58:	00050800 	andeq	r0, r5, r0, lsl #16
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  60:	00001809 	andeq	r1, r0, r9, lsl #16
  64:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  68:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  6c:	0b3b0b3a 	bleq	ec2d5c <uart_hex+0xec2d5c>
  70:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  74:	01111349 	tsteq	r1, r9, asr #6
  78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  7c:	0000197a 	andeq	r1, r0, sl, ror r9
  80:	0300050b 	movweq	r0, #1291	; 0x50b
  84:	3b0b3a08 	blcc	2ce8ac <uart_hex+0x2ce8ac>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	7d01480c 	stcvc	8, cr4, [r1, #-48]	; 0xffffffd0
  98:	00137f01 	andseq	r7, r3, r1, lsl #30
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000021 	andeq	r0, r0, r1, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450010c 	ldrbeq	r0, [r0], #-268	; 0xfffffef4
  18:	51010f0c 	tstpl	r1, ip, lsl #30
  1c:	041c0f04 	ldreq	r0, [ip], #-3844	; 0xfffff0fc
  20:	9f5001a3 	svcls	0x005001a3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000095 	muleq	r0, r5, r0
   4:	00720003 	rsbseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  2c:	61726769 	cmnvs	r2, r9, ror #14
  30:	442f616d 	strtmi	r6, [pc], #-365	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  40:	2f627548 	svccs	0x00627548
  44:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  48:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  4c:	53432f61 	movtpl	r2, #16225	; 0x3f61
  50:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  5c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  60:	00006564 	andeq	r6, r0, r4, ror #10
  64:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  68:	7865682d 	stmdavc	r5!, {r0, r2, r3, r5, fp, sp, lr}^
  6c:	0100632e 	tsteq	r0, lr, lsr #6
  70:	70720000 	rsbsvc	r0, r2, r0
  74:	00682e69 	rsbeq	r2, r8, r9, ror #28
  78:	00000002 	andeq	r0, r0, r2
  7c:	05001a05 	streq	r1, [r0, #-2565]	; 0xfffff5fb
  80:	00000002 	andeq	r0, r0, r2
  84:	01061500 	tsteq	r6, r0, lsl #10
  88:	4b060505 	blmi	1814a4 <uart_hex+0x1814a4>
  8c:	2f062e06 	svccs	0x00062e06
  90:	13060105 	movwne	r0, #24837	; 0x6105
  94:	01000602 	tsteq	r0, r2, lsl #12
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	2f00746e 	svccs	0x0000746e
  34:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  38:	6173612f 	cmnvs	r3, pc, lsr #2
  3c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  40:	2f616d61 	svccs	0x00616d61
  44:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  48:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  4c:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  50:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  54:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  58:	61726769 	cmnvs	r2, r9, ror #14
  5c:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  60:	30343153 	eorscc	r3, r4, r3, asr r1
  64:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  68:	00697062 	rsbeq	r7, r9, r2, rrx
  6c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  70:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  74:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  78:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  7c:	6f6c2067 	svcvs	0x006c2067
  80:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  98:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  9c:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  a0:	75007261 	strvc	r7, [r0, #-609]	; 0xfffffd9f
  a4:	5f747261 	svcpl	0x00747261
  a8:	00786568 	rsbseq	r6, r8, r8, ror #10
  ac:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b4:	72700074 	rsbsvc	r0, r0, #116	; 0x74
  b8:	6b746e69 	blvs	1d1ba64 <uart_hex+0x1d1ba64>
  bc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  c0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  c4:	2e313120 	rsfcssp	f3, f1, f0
  c8:	20302e32 	eorscs	r2, r0, r2, lsr lr
  cc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  d0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  d4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  dc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  e4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  e8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  ec:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  f0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f4:	6f6c666d 	svcvs	0x006c666d
  f8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  fc:	733d6962 	teqvc	sp, #1605632	; 0x188000
 100:	2074666f 	rsbscs	r6, r4, pc, ror #12
 104:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 108:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 10c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 110:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 114:	7a6b3676 	bvc	1acdaf4 <uart_hex+0x1acdaf4>
 118:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 11c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 120:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 124:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 128:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 12c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 130:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 134:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 138:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 13c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 140:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 144:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 148:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 14c:	61686320 	cmnvs	r8, r0, lsr #6
 150:	2f2e0072 	svccs	0x002e0072
 154:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 158:	7261752f 	rsbvc	r7, r1, #197132288	; 0xbc00000
 15c:	65682d74 	strbvs	r2, [r8, #-3444]!	; 0xfffff28c
 160:	00632e78 	rsbeq	r2, r3, r8, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48	; 0x30
   4:	e3500009 	cmp	r0, #9
   8:	83a00000 	movhi	r0, #0
   c:	93a00001 	movls	r0, #1
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	ea000002 	b	28 <pad+0x14>
  1c:	e3a03020 	mov	r3, #32
  20:	e4c03001 	strb	r3, [r0], #1
  24:	e2811001 	add	r1, r1, #1
  28:	e1510002 	cmp	r1, r2
  2c:	bafffffa 	blt	1c <pad+0x8>
  30:	e3a03000 	mov	r3, #0
  34:	e5c03000 	strb	r3, [r0]
  38:	e12fff1e 	bx	lr

0000003c <reverse>:
  3c:	e042c003 	sub	ip, r2, r3
  40:	e28cc001 	add	ip, ip, #1
  44:	e15c0001 	cmp	ip, r1
  48:	c04cc001 	subgt	ip, ip, r1
  4c:	c083300c 	addgt	r3, r3, ip
  50:	e2422001 	sub	r2, r2, #1
  54:	e1a01000 	mov	r1, r0
  58:	ea000001 	b	64 <reverse+0x28>
  5c:	e452c001 	ldrb	ip, [r2], #-1
  60:	e4c1c001 	strb	ip, [r1], #1
  64:	e1520003 	cmp	r2, r3
  68:	2afffffb 	bcs	5c <reverse+0x20>
  6c:	e3a03000 	mov	r3, #0
  70:	e5c13000 	strb	r3, [r1]
  74:	e12fff1e 	bx	lr

00000078 <emit>:
  78:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  7c:	e24dd04c 	sub	sp, sp, #76	; 0x4c
  80:	e1a05001 	mov	r5, r1
  84:	e1a04002 	mov	r4, r2
  88:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  8c:	e1520004 	cmp	r2, r4
  90:	c2442001 	subgt	r2, r4, #1
  94:	e1a0c003 	mov	ip, r3
  98:	e2400002 	sub	r0, r0, #2
  9c:	e350000e 	cmp	r0, #14
  a0:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  a4:	ea000050 	b	1ec <emit+0x174>
  a8:	000001c4 	andeq	r0, r0, r4, asr #3
  ac:	000001ec 	andeq	r0, r0, ip, ror #3
  b0:	000001ec 	andeq	r0, r0, ip, ror #3
  b4:	000001ec 	andeq	r0, r0, ip, ror #3
  b8:	000001ec 	andeq	r0, r0, ip, ror #3
  bc:	000001ec 	andeq	r0, r0, ip, ror #3
  c0:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  c4:	000001ec 	andeq	r0, r0, ip, ror #3
  c8:	000000e4 	andeq	r0, r0, r4, ror #1
  cc:	000001ec 	andeq	r0, r0, ip, ror #3
  d0:	000001ec 	andeq	r0, r0, ip, ror #3
  d4:	000001ec 	andeq	r0, r0, ip, ror #3
  d8:	000001ec 	andeq	r0, r0, ip, ror #3
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
  e0:	0000015c 	andeq	r0, r0, ip, asr r1
  e4:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
  e8:	e2511000 	subs	r1, r1, #0
  ec:	13a01001 	movne	r1, #1
  f0:	e0111fa3 	ands	r1, r1, r3, lsr #31
  f4:	0a000016 	beq	154 <emit+0xdc>
  f8:	e263c000 	rsb	ip, r3, #0
  fc:	e3a06001 	mov	r6, #1
 100:	e28d0008 	add	r0, sp, #8
 104:	e59f3100 	ldr	r3, [pc, #256]	; 20c <emit+0x194>
 108:	e0831c93 	umull	r1, r3, r3, ip
 10c:	e1a031a3 	lsr	r3, r3, #3
 110:	e1a0e003 	mov	lr, r3
 114:	e0833103 	add	r3, r3, r3, lsl #2
 118:	e04c3083 	sub	r3, ip, r3, lsl #1
 11c:	e1a01000 	mov	r1, r0
 120:	e2800001 	add	r0, r0, #1
 124:	e59f70e4 	ldr	r7, [pc, #228]	; 210 <emit+0x198>
 128:	e7d73003 	ldrb	r3, [r7, r3]
 12c:	e5c13000 	strb	r3, [r1]
 130:	e1a0300c 	mov	r3, ip
 134:	e1a0c00e 	mov	ip, lr
 138:	e3530009 	cmp	r3, #9
 13c:	8afffff0 	bhi	104 <emit+0x8c>
 140:	e3560000 	cmp	r6, #0
 144:	13a0302d 	movne	r3, #45	; 0x2d
 148:	15c03000 	strbne	r3, [r0]
 14c:	12810002 	addne	r0, r1, #2
 150:	ea00000f 	b	194 <emit+0x11c>
 154:	e3a06000 	mov	r6, #0
 158:	eaffffe8 	b	100 <emit+0x88>
 15c:	e28d1008 	add	r1, sp, #8
 160:	e20c000f 	and	r0, ip, #15
 164:	e59fe0a8 	ldr	lr, [pc, #168]	; 214 <emit+0x19c>
 168:	e7de0000 	ldrb	r0, [lr, r0]
 16c:	e5c10000 	strb	r0, [r1]
 170:	e2811001 	add	r1, r1, #1
 174:	e35c000f 	cmp	ip, #15
 178:	e1a0c22c 	lsr	ip, ip, #4
 17c:	8afffff7 	bhi	160 <emit+0xe8>
 180:	e1a00001 	mov	r0, r1
 184:	e3a03078 	mov	r3, #120	; 0x78
 188:	e4c03002 	strb	r3, [r0], #2
 18c:	e3a03030 	mov	r3, #48	; 0x30
 190:	e5c13001 	strb	r3, [r1, #1]
 194:	e28d1008 	add	r1, sp, #8
 198:	ebffff9d 	bl	14 <pad>
 19c:	e1a02000 	mov	r2, r0
 1a0:	e28d3008 	add	r3, sp, #8
 1a4:	e1a01004 	mov	r1, r4
 1a8:	e1a00005 	mov	r0, r5
 1ac:	ebffffa2 	bl	3c <reverse>
 1b0:	e28dd04c 	add	sp, sp, #76	; 0x4c
 1b4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1b8:	e5cd3008 	strb	r3, [sp, #8]
 1bc:	e28d0009 	add	r0, sp, #9
 1c0:	eafffff3 	b	194 <emit+0x11c>
 1c4:	e28d0008 	add	r0, sp, #8
 1c8:	e20c1001 	and	r1, ip, #1
 1cc:	e59fe044 	ldr	lr, [pc, #68]	; 218 <emit+0x1a0>
 1d0:	e7de1001 	ldrb	r1, [lr, r1]
 1d4:	e5c01000 	strb	r1, [r0]
 1d8:	e2800001 	add	r0, r0, #1
 1dc:	e35c0001 	cmp	ip, #1
 1e0:	e1a0c0ac 	lsr	ip, ip, #1
 1e4:	8afffff7 	bhi	1c8 <emit+0x150>
 1e8:	eaffffe9 	b	194 <emit+0x11c>
 1ec:	e59f3028 	ldr	r3, [pc, #40]	; 21c <emit+0x1a4>
 1f0:	e58d3000 	str	r3, [sp]
 1f4:	e3a03079 	mov	r3, #121	; 0x79
 1f8:	e59f2020 	ldr	r2, [pc, #32]	; 220 <emit+0x1a8>
 1fc:	e59f1020 	ldr	r1, [pc, #32]	; 224 <emit+0x1ac>
 200:	e59f0020 	ldr	r0, [pc, #32]	; 228 <emit+0x1b0>
 204:	ebfffffe 	bl	0 <printk>
 208:	ebfffffe 	bl	0 <clean_reboot>
 20c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 210:	0000002c 	andeq	r0, r0, ip, lsr #32
 214:	00000038 	andeq	r0, r0, r8, lsr r0
 218:	0000004c 	andeq	r0, r0, ip, asr #32
 21c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 228:	00000014 	andeq	r0, r0, r4, lsl r0

0000022c <rpi_set_output>:
 22c:	e3500000 	cmp	r0, #0
 230:	0a000006 	beq	250 <rpi_set_output+0x24>
 234:	e59f303c 	ldr	r3, [pc, #60]	; 278 <rpi_set_output+0x4c>
 238:	e5830000 	str	r0, [r3]
 23c:	e3510000 	cmp	r1, #0
 240:	012fff1e 	bxeq	lr
 244:	e59f3030 	ldr	r3, [pc, #48]	; 27c <rpi_set_output+0x50>
 248:	e5831000 	str	r1, [r3]
 24c:	e12fff1e 	bx	lr
 250:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 254:	e24dd00c 	sub	sp, sp, #12
 258:	e59f3020 	ldr	r3, [pc, #32]	; 280 <rpi_set_output+0x54>
 25c:	e58d3000 	str	r3, [sp]
 260:	e3a03020 	mov	r3, #32
 264:	e59f2018 	ldr	r2, [pc, #24]	; 284 <rpi_set_output+0x58>
 268:	e59f1018 	ldr	r1, [pc, #24]	; 288 <rpi_set_output+0x5c>
 26c:	e59f0018 	ldr	r0, [pc, #24]	; 28c <rpi_set_output+0x60>
 270:	ebfffffe 	bl	0 <printk>
 274:	ebfffffe 	bl	0 <clean_reboot>
	...
 280:	00000050 	andeq	r0, r0, r0, asr r0
 284:	00000008 	andeq	r0, r0, r8
 288:	00000000 	andeq	r0, r0, r0
 28c:	00000014 	andeq	r0, r0, r4, lsl r0

00000290 <va_printk>:
 290:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 294:	e24ddf45 	sub	sp, sp, #276	; 0x114
 298:	e1a09000 	mov	r9, r0
 29c:	e58d2008 	str	r2, [sp, #8]
 2a0:	e58d300c 	str	r3, [sp, #12]
 2a4:	e2411001 	sub	r1, r1, #1
 2a8:	e0808001 	add	r8, r0, r1
 2ac:	e3a03000 	mov	r3, #0
 2b0:	e5c03000 	strb	r3, [r0]
 2b4:	e1a04000 	mov	r4, r0
 2b8:	e1a06002 	mov	r6, r2
 2bc:	ea000004 	b	2d4 <va_printk+0x44>
 2c0:	e5d62001 	ldrb	r2, [r6, #1]
 2c4:	e3520025 	cmp	r2, #37	; 0x25
 2c8:	1a00000b 	bne	2fc <va_printk+0x6c>
 2cc:	e4c43001 	strb	r3, [r4], #1
 2d0:	e2866002 	add	r6, r6, #2
 2d4:	e5d63000 	ldrb	r3, [r6]
 2d8:	e3530000 	cmp	r3, #0
 2dc:	0a0000ff 	beq	6e0 <va_printk+0x450>
 2e0:	e1540008 	cmp	r4, r8
 2e4:	2a0000fd 	bcs	6e0 <va_printk+0x450>
 2e8:	e3530025 	cmp	r3, #37	; 0x25
 2ec:	0afffff3 	beq	2c0 <va_printk+0x30>
 2f0:	e2866001 	add	r6, r6, #1
 2f4:	e4c43001 	strb	r3, [r4], #1
 2f8:	eafffff5 	b	2d4 <va_printk+0x44>
 2fc:	e2866001 	add	r6, r6, #1
 300:	e3a05000 	mov	r5, #0
 304:	ea000003 	b	318 <va_printk+0x88>
 308:	e0855105 	add	r5, r5, r5, lsl #2
 30c:	e0875085 	add	r5, r7, r5, lsl #1
 310:	e2455030 	sub	r5, r5, #48	; 0x30
 314:	e2866001 	add	r6, r6, #1
 318:	e5d67000 	ldrb	r7, [r6]
 31c:	e1a00007 	mov	r0, r7
 320:	ebffff36 	bl	0 <isdigit>
 324:	e3500000 	cmp	r0, #0
 328:	1afffff6 	bne	308 <va_printk+0x78>
 32c:	e355001f 	cmp	r5, #31
 330:	8a00001a 	bhi	3a0 <va_printk+0x110>
 334:	e2473062 	sub	r3, r7, #98	; 0x62
 338:	e3530016 	cmp	r3, #22
 33c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 340:	ea0000ce 	b	680 <va_printk+0x3f0>
 344:	00000604 	andeq	r0, r0, r4, lsl #12
 348:	0000064c 	andeq	r0, r0, ip, asr #12
 34c:	00000564 	andeq	r0, r0, r4, ror #10
 350:	00000680 	andeq	r0, r0, r0, lsl #13
 354:	0000054c 	andeq	r0, r0, ip, asr #10
 358:	00000680 	andeq	r0, r0, r0, lsl #13
 35c:	00000680 	andeq	r0, r0, r0, lsl #13
 360:	00000680 	andeq	r0, r0, r0, lsl #13
 364:	00000680 	andeq	r0, r0, r0, lsl #13
 368:	00000680 	andeq	r0, r0, r0, lsl #13
 36c:	000003c0 	andeq	r0, r0, r0, asr #7
 370:	00000680 	andeq	r0, r0, r0, lsl #13
 374:	00000680 	andeq	r0, r0, r0, lsl #13
 378:	00000680 	andeq	r0, r0, r0, lsl #13
 37c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 380:	00000680 	andeq	r0, r0, r0, lsl #13
 384:	00000680 	andeq	r0, r0, r0, lsl #13
 388:	00000638 	andeq	r0, r0, r8, lsr r6
 38c:	00000680 	andeq	r0, r0, r0, lsl #13
 390:	0000059c 	muleq	r0, ip, r5
 394:	00000680 	andeq	r0, r0, r0, lsl #13
 398:	00000680 	andeq	r0, r0, r0, lsl #13
 39c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3a0:	e59f334c 	ldr	r3, [pc, #844]	; 6f4 <va_printk+0x464>
 3a4:	e58d3000 	str	r3, [sp]
 3a8:	e3a03098 	mov	r3, #152	; 0x98
 3ac:	e59f2344 	ldr	r2, [pc, #836]	; 6f8 <va_printk+0x468>
 3b0:	e59f1344 	ldr	r1, [pc, #836]	; 6fc <va_printk+0x46c>
 3b4:	e59f0344 	ldr	r0, [pc, #836]	; 700 <va_printk+0x470>
 3b8:	ebfffffe 	bl	0 <printk>
 3bc:	ebfffffe 	bl	0 <clean_reboot>
 3c0:	e3a02003 	mov	r2, #3
 3c4:	e59f1338 	ldr	r1, [pc, #824]	; 704 <va_printk+0x474>
 3c8:	e1a00006 	mov	r0, r6
 3cc:	ebfffffe 	bl	0 <strncmp>
 3d0:	e3500000 	cmp	r0, #0
 3d4:	0a000005 	beq	3f0 <va_printk+0x160>
 3d8:	e3a02003 	mov	r2, #3
 3dc:	e59f1324 	ldr	r1, [pc, #804]	; 708 <va_printk+0x478>
 3e0:	e1a00006 	mov	r0, r6
 3e4:	ebfffffe 	bl	0 <strncmp>
 3e8:	e3500000 	cmp	r0, #0
 3ec:	1a00002d 	bne	4a8 <va_printk+0x218>
 3f0:	e286b002 	add	fp, r6, #2
 3f4:	e59d300c 	ldr	r3, [sp, #12]
 3f8:	e2833007 	add	r3, r3, #7
 3fc:	e3c33007 	bic	r3, r3, #7
 400:	e2832008 	add	r2, r3, #8
 404:	e58d200c 	str	r2, [sp, #12]
 408:	e593a000 	ldr	sl, [r3]
 40c:	e5937004 	ldr	r7, [r3, #4]
 410:	e3a02003 	mov	r2, #3
 414:	e59f12e8 	ldr	r1, [pc, #744]	; 704 <va_printk+0x474>
 418:	e1a00006 	mov	r0, r6
 41c:	ebfffffe 	bl	0 <strncmp>
 420:	e3500000 	cmp	r0, #0
 424:	0a000027 	beq	4c8 <va_printk+0x238>
 428:	e3a02003 	mov	r2, #3
 42c:	e59f12d4 	ldr	r1, [pc, #724]	; 708 <va_printk+0x478>
 430:	e1a00006 	mov	r0, r6
 434:	ebfffffe 	bl	0 <strncmp>
 438:	e3500000 	cmp	r0, #0
 43c:	1a00003b 	bne	530 <va_printk+0x2a0>
 440:	e3a06000 	mov	r6, #0
 444:	e58d6004 	str	r6, [sp, #4]
 448:	e58d5000 	str	r5, [sp]
 44c:	e1a03007 	mov	r3, r7
 450:	e3a02080 	mov	r2, #128	; 0x80
 454:	e28d1010 	add	r1, sp, #16
 458:	e3a0000a 	mov	r0, #10
 45c:	ebffff05 	bl	78 <emit>
 460:	e1a07000 	mov	r7, r0
 464:	e58d6004 	str	r6, [sp, #4]
 468:	e58d5000 	str	r5, [sp]
 46c:	e1a0300a 	mov	r3, sl
 470:	e3a02080 	mov	r2, #128	; 0x80
 474:	e28d1090 	add	r1, sp, #144	; 0x90
 478:	e3a0000a 	mov	r0, #10
 47c:	ebfffefd 	bl	78 <emit>
 480:	e59f1284 	ldr	r1, [pc, #644]	; 70c <va_printk+0x47c>
 484:	e28d0010 	add	r0, sp, #16
 488:	ebfffffe 	bl	0 <strcmp>
 48c:	e1500006 	cmp	r0, r6
 490:	1a000021 	bne	51c <va_printk+0x28c>
 494:	e28d1090 	add	r1, sp, #144	; 0x90
 498:	e28d0010 	add	r0, sp, #16
 49c:	ebfffffe 	bl	0 <strcpy>
 4a0:	e1a0600b 	mov	r6, fp
 4a4:	ea00003a 	b	594 <va_printk+0x304>
 4a8:	e59f3260 	ldr	r3, [pc, #608]	; 710 <va_printk+0x480>
 4ac:	e58d3000 	str	r3, [sp]
 4b0:	e3a0309f 	mov	r3, #159	; 0x9f
 4b4:	e59f223c 	ldr	r2, [pc, #572]	; 6f8 <va_printk+0x468>
 4b8:	e59f123c 	ldr	r1, [pc, #572]	; 6fc <va_printk+0x46c>
 4bc:	e59f023c 	ldr	r0, [pc, #572]	; 700 <va_printk+0x470>
 4c0:	ebfffffe 	bl	0 <printk>
 4c4:	ebfffffe 	bl	0 <clean_reboot>
 4c8:	e3a06000 	mov	r6, #0
 4cc:	e58d6004 	str	r6, [sp, #4]
 4d0:	e58d5000 	str	r5, [sp]
 4d4:	e1a03007 	mov	r3, r7
 4d8:	e3a02080 	mov	r2, #128	; 0x80
 4dc:	e28d1010 	add	r1, sp, #16
 4e0:	e3a00010 	mov	r0, #16
 4e4:	ebfffee3 	bl	78 <emit>
 4e8:	e1a07000 	mov	r7, r0
 4ec:	e58d6004 	str	r6, [sp, #4]
 4f0:	e58d5000 	str	r5, [sp]
 4f4:	e1a0300a 	mov	r3, sl
 4f8:	e3a02080 	mov	r2, #128	; 0x80
 4fc:	e28d1090 	add	r1, sp, #144	; 0x90
 500:	e3a00010 	mov	r0, #16
 504:	ebfffedb 	bl	78 <emit>
 508:	e28d1092 	add	r1, sp, #146	; 0x92
 50c:	e28d0010 	add	r0, sp, #16
 510:	ebfffffe 	bl	0 <strcat>
 514:	e1a0600b 	mov	r6, fp
 518:	ea00001d 	b	594 <va_printk+0x304>
 51c:	e28d1090 	add	r1, sp, #144	; 0x90
 520:	e28d0010 	add	r0, sp, #16
 524:	ebfffffe 	bl	0 <strcat>
 528:	e1a0600b 	mov	r6, fp
 52c:	ea000018 	b	594 <va_printk+0x304>
 530:	e58d6000 	str	r6, [sp]
 534:	e3a030b6 	mov	r3, #182	; 0xb6
 538:	e59f21b8 	ldr	r2, [pc, #440]	; 6f8 <va_printk+0x468>
 53c:	e59f11b8 	ldr	r1, [pc, #440]	; 6fc <va_printk+0x46c>
 540:	e59f01cc 	ldr	r0, [pc, #460]	; 714 <va_printk+0x484>
 544:	ebfffffe 	bl	0 <printk>
 548:	ebfffffe 	bl	0 <clean_reboot>
 54c:	e3a030be 	mov	r3, #190	; 0xbe
 550:	e59f21a0 	ldr	r2, [pc, #416]	; 6f8 <va_printk+0x468>
 554:	e59f11a0 	ldr	r1, [pc, #416]	; 6fc <va_printk+0x46c>
 558:	e59f01b8 	ldr	r0, [pc, #440]	; 718 <va_printk+0x488>
 55c:	ebfffffe 	bl	0 <printk>
 560:	ebfffffe 	bl	0 <clean_reboot>
 564:	e59d300c 	ldr	r3, [sp, #12]
 568:	e2832004 	add	r2, r3, #4
 56c:	e58d200c 	str	r2, [sp, #12]
 570:	e5933000 	ldr	r3, [r3]
 574:	e3a02001 	mov	r2, #1
 578:	e58d2004 	str	r2, [sp, #4]
 57c:	e58d5000 	str	r5, [sp]
 580:	e3a02080 	mov	r2, #128	; 0x80
 584:	e28d1010 	add	r1, sp, #16
 588:	e3a0000a 	mov	r0, #10
 58c:	ebfffeb9 	bl	78 <emit>
 590:	e1a07000 	mov	r7, r0
 594:	e2866001 	add	r6, r6, #1
 598:	ea00004a 	b	6c8 <va_printk+0x438>
 59c:	e59d300c 	ldr	r3, [sp, #12]
 5a0:	e2832004 	add	r2, r3, #4
 5a4:	e58d200c 	str	r2, [sp, #12]
 5a8:	e5933000 	ldr	r3, [r3]
 5ac:	e3a02000 	mov	r2, #0
 5b0:	e58d2004 	str	r2, [sp, #4]
 5b4:	e58d5000 	str	r5, [sp]
 5b8:	e3a02080 	mov	r2, #128	; 0x80
 5bc:	e28d1010 	add	r1, sp, #16
 5c0:	e3a0000a 	mov	r0, #10
 5c4:	ebfffeab 	bl	78 <emit>
 5c8:	e1a07000 	mov	r7, r0
 5cc:	eafffff0 	b	594 <va_printk+0x304>
 5d0:	e59d300c 	ldr	r3, [sp, #12]
 5d4:	e2832004 	add	r2, r3, #4
 5d8:	e58d200c 	str	r2, [sp, #12]
 5dc:	e5933000 	ldr	r3, [r3]
 5e0:	e3a02000 	mov	r2, #0
 5e4:	e58d2004 	str	r2, [sp, #4]
 5e8:	e58d5000 	str	r5, [sp]
 5ec:	e3a02080 	mov	r2, #128	; 0x80
 5f0:	e28d1010 	add	r1, sp, #16
 5f4:	e3a00010 	mov	r0, #16
 5f8:	ebfffe9e 	bl	78 <emit>
 5fc:	e1a07000 	mov	r7, r0
 600:	eaffffe3 	b	594 <va_printk+0x304>
 604:	e59d300c 	ldr	r3, [sp, #12]
 608:	e2832004 	add	r2, r3, #4
 60c:	e58d200c 	str	r2, [sp, #12]
 610:	e5933000 	ldr	r3, [r3]
 614:	e3a02000 	mov	r2, #0
 618:	e58d2004 	str	r2, [sp, #4]
 61c:	e58d5000 	str	r5, [sp]
 620:	e3a02080 	mov	r2, #128	; 0x80
 624:	e28d1010 	add	r1, sp, #16
 628:	e3a00002 	mov	r0, #2
 62c:	ebfffe91 	bl	78 <emit>
 630:	e1a07000 	mov	r7, r0
 634:	eaffffd6 	b	594 <va_printk+0x304>
 638:	e59d300c 	ldr	r3, [sp, #12]
 63c:	e2832004 	add	r2, r3, #4
 640:	e58d200c 	str	r2, [sp, #12]
 644:	e5937000 	ldr	r7, [r3]
 648:	eaffffd1 	b	594 <va_printk+0x304>
 64c:	e59d300c 	ldr	r3, [sp, #12]
 650:	e2832004 	add	r2, r3, #4
 654:	e58d200c 	str	r2, [sp, #12]
 658:	e5933000 	ldr	r3, [r3]
 65c:	e3a02000 	mov	r2, #0
 660:	e58d2004 	str	r2, [sp, #4]
 664:	e58d5000 	str	r5, [sp]
 668:	e3a02080 	mov	r2, #128	; 0x80
 66c:	e28d1010 	add	r1, sp, #16
 670:	e3a00008 	mov	r0, #8
 674:	ebfffe7f 	bl	78 <emit>
 678:	e1a07000 	mov	r7, r0
 67c:	eaffffc4 	b	594 <va_printk+0x304>
 680:	e3a03000 	mov	r3, #0
 684:	e5c63001 	strb	r3, [r6, #1]
 688:	e1a02007 	mov	r2, r7
 68c:	e1a01007 	mov	r1, r7
 690:	e59f0084 	ldr	r0, [pc, #132]	; 71c <va_printk+0x48c>
 694:	ebfffffe 	bl	0 <printk>
 698:	e59f3080 	ldr	r3, [pc, #128]	; 720 <va_printk+0x490>
 69c:	e5933000 	ldr	r3, [r3]
 6a0:	e59d0008 	ldr	r0, [sp, #8]
 6a4:	e12fff33 	blx	r3
 6a8:	e3a030e2 	mov	r3, #226	; 0xe2
 6ac:	e59f2044 	ldr	r2, [pc, #68]	; 6f8 <va_printk+0x468>
 6b0:	e59f1044 	ldr	r1, [pc, #68]	; 6fc <va_printk+0x46c>
 6b4:	e59f0068 	ldr	r0, [pc, #104]	; 724 <va_printk+0x494>
 6b8:	ebfffffe 	bl	0 <printk>
 6bc:	ebfffffe 	bl	0 <clean_reboot>
 6c0:	e2877001 	add	r7, r7, #1
 6c4:	e4c43001 	strb	r3, [r4], #1
 6c8:	e1540008 	cmp	r4, r8
 6cc:	2affff00 	bcs	2d4 <va_printk+0x44>
 6d0:	e5d73000 	ldrb	r3, [r7]
 6d4:	e3530000 	cmp	r3, #0
 6d8:	1afffff8 	bne	6c0 <va_printk+0x430>
 6dc:	eafffefc 	b	2d4 <va_printk+0x44>
 6e0:	e3a03000 	mov	r3, #0
 6e4:	e4c43001 	strb	r3, [r4], #1
 6e8:	e0440009 	sub	r0, r4, r9
 6ec:	e28ddf45 	add	sp, sp, #276	; 0x114
 6f0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 6f4:	00000058 	andeq	r0, r0, r8, asr r0
 6f8:	00000018 	andeq	r0, r0, r8, lsl r0
 6fc:	00000000 	andeq	r0, r0, r0
 700:	00000014 	andeq	r0, r0, r4, lsl r0
 704:	00000064 	andeq	r0, r0, r4, rrx
 708:	00000068 	andeq	r0, r0, r8, rrx
 70c:	00000028 	andeq	r0, r0, r8, lsr #32
 710:	0000006c 	andeq	r0, r0, ip, rrx
 714:	000000a8 	andeq	r0, r0, r8, lsr #1
 718:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 71c:	000000f8 	strdeq	r0, [r0], -r8
 720:	00000000 	andeq	r0, r0, r0
 724:	00000128 	andeq	r0, r0, r8, lsr #2

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b728>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc927c>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #48, 2
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #48, 2
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  5c:	203c2068 	eorscs	r2, ip, r8, rrx
  60:	00003233 	andeq	r3, r0, r3, lsr r2
  64:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  68:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  6c:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  70:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  74:	202c7974 	eorcs	r7, ip, r4, ror r9
  78:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  7c:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  80:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  84:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  88:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  8c:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  90:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  94:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  98:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  9c:	20293320 	eorcs	r3, r9, r0, lsr #6
  a0:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  a4:	00000000 	andeq	r0, r0, r0
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <va_printk+0x1cc9310>
  b4:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  b8:	736f706d 	cmnvc	pc, #109	; 0x6d
  bc:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  c0:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  c4:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  c8:	0a3e7325 	beq	f9cd64 <va_printk+0xf9cad4>
  cc:	0000000a 	andeq	r0, r0, sl
  d0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  d4:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  d8:	3a73253a 	bcc	1cc95c8 <va_printk+0x1cc9338>
  dc:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  e0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  e4:	746f6e20 	strbtvc	r6, [pc], #-3616	; ec <.rodata.str1.4+0xec>
  e8:	616e6520 	cmnvs	lr, r0, lsr #10
  ec:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  f0:	0a212121 	beq	84857c <va_printk+0x8482ec>
  f4:	00000000 	andeq	r0, r0, r0
  f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  fc:	203a6b74 	eorscs	r6, sl, r4, ror fp
 100:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 104:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 108:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 10c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
 110:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 114:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 118:	20276325 	eorcs	r6, r7, r5, lsr #6
 11c:	63736128 	cmnvs	r3, #40, 2
 120:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 124:	000a2964 	andeq	r2, sl, r4, ror #18
 128:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 12c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 130:	3a73253a 	bcc	1cc9620 <va_printk+0x1cc9390>
 134:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 138:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 13c:	7265206b 	rsbvc	r2, r5, #107	; 0x6b
 140:	0a726f72 	beq	1c9bf10 <va_printk+0x1c9bc80>
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.2>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.1>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000a55 	andeq	r0, r0, r5, asr sl
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001c318 	andeq	ip, r1, r8, lsl r3
  10:	00110c00 	andseq	r0, r1, r0, lsl #24
  14:	00240000 	eoreq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	07280000 	streq	r0, [r8, -r0]!
  20:	00000000 	andeq	r0, r0, r0
  24:	04190000 	ldreq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	005d0900 	subseq	r0, sp, r0, lsl #18
  30:	d1020000 	mrsle	r0, (UNDEF: 2)
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040500 	streq	r0, [r4, -r0, lsl #10]
  3c:	0000010d 	andeq	r0, r0, sp, lsl #2
  40:	dc060105 	stfles	f0, [r6], {5}
  44:	05000000 	streq	r0, [r0, #-0]
  48:	00780502 	rsbseq	r0, r8, r2, lsl #10
  4c:	04050000 	streq	r0, [r5], #-0
  50:	0000a005 	andeq	sl, r0, r5
  54:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
  58:	00000088 	andeq	r0, r0, r8, lsl #1
  5c:	c6080105 	strgt	r0, [r8], -r5, lsl #2
  60:	05000000 	streq	r0, [r0, #-0]
  64:	013e0702 	teqeq	lr, r2, lsl #14
  68:	ff090000 			; <UNDEFINED> instruction: 0xff090000
  6c:	03000000 	movweq	r0, #0
  70:	00761934 	rsbseq	r1, r6, r4, lsr r9
  74:	04050000 	streq	r0, [r5], #-0
  78:	00018407 	andeq	r8, r1, r7, lsl #8
  7c:	00080900 	andeq	r0, r8, r0, lsl #18
  80:	37030000 	strcc	r0, [r3, -r0]
  84:	00008919 	andeq	r8, r0, r9, lsl r9
  88:	07080500 	streq	r0, [r8, -r0, lsl #10]
  8c:	000000e8 	andeq	r0, r0, r8, ror #1
  90:	00002613 	andeq	r2, r0, r3, lsl r6
  94:	00009f00 	andeq	r9, r0, r0, lsl #30
  98:	00260300 	eoreq	r0, r6, r0, lsl #6
  9c:	14000000 	strne	r0, [r0], #-0
  a0:	00000064 	andeq	r0, r0, r4, rrx
  a4:	0000a91c 	andeq	sl, r0, ip, lsl r9
  a8:	00900d00 	addseq	r0, r0, r0, lsl #26
  ac:	26130000 	ldrcs	r0, [r3], -r0
  b0:	bd000000 	stclt	0, cr0, [r0, #-0]
  b4:	03000000 	movweq	r0, #0
  b8:	000000bd 	strheq	r0, [r0], -sp
  bc:	00c90d00 	sbceq	r0, r9, r0, lsl #26
  c0:	01050000 	mrseq	r0, (UNDEF: 5)
  c4:	00015608 	andeq	r5, r1, r8, lsl #12
  c8:	00c20e00 	sbceq	r0, r2, r0, lsl #28
  cc:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
  d0:	21000001 	tstcs	r0, r1
  d4:	000000d8 	ldrdeq	r0, [r0], -r8
  d8:	0000ae0d 	andeq	sl, r0, sp, lsl #28
  dc:	01af0900 			; <UNDEFINED> instruction: 0x01af0900
  e0:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
  e4:	0000e91b 	andeq	lr, r0, fp, lsl r9
  e8:	00961a00 	addseq	r1, r6, r0, lsl #20
  ec:	06040000 	streq	r0, [r4], -r0
  f0:	00010000 	andeq	r0, r1, r0
  f4:	01511b00 	cmpeq	r1, r0, lsl #22
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00000000 	andeq	r0, r0, r0
 100:	7009041c 	andvc	r0, r9, ip, lsl r4
 104:	05000000 	streq	r0, [r0, #-0]
 108:	00dd1863 	sbcseq	r1, sp, r3, ror #16
 10c:	620a0000 	andvs	r0, sl, #0
 110:	ed000001 	stc	0, cr0, [r0, #-4]
 114:	00012807 	andeq	r2, r1, r7, lsl #16
 118:	00012800 	andeq	r2, r1, r0, lsl #16
 11c:	01280300 			; <UNDEFINED> instruction: 0x01280300
 120:	bd030000 	stclt	0, cr0, [r3, #-0]
 124:	00000000 	andeq	r0, r0, r0
 128:	0000c20d 	andeq	ip, r0, sp, lsl #4
 12c:	01a80a00 			; <UNDEFINED> instruction: 0x01a80a00
 130:	05ea0000 	strbeq	r0, [sl, #0]!
 134:	00000026 	andeq	r0, r0, r6, lsr #32
 138:	00000147 	andeq	r0, r0, r7, asr #2
 13c:	0000bd03 	andeq	fp, r0, r3, lsl #26
 140:	00bd0300 	adcseq	r0, sp, r0, lsl #6
 144:	0a000000 	beq	14c <.debug_info+0x14c>
 148:	0000015b 	andeq	r0, r0, fp, asr r1
 14c:	012807ee 	smulwteq	r8, lr, r7
 150:	01610000 	cmneq	r1, r0
 154:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 158:	03000001 	movweq	r0, #1
 15c:	000000bd 	strheq	r0, [r0], -sp
 160:	016f0a00 	cmneq	pc, r0, lsl #20
 164:	05eb0000 	strbeq	r0, [fp, #0]!
 168:	00000026 	andeq	r0, r0, r6, lsr #32
 16c:	00000180 	andeq	r0, r0, r0, lsl #3
 170:	0000bd03 	andeq	fp, r0, r3, lsl #26
 174:	00bd0300 	adcseq	r0, sp, r0, lsl #6
 178:	2d030000 	stccs	0, cr0, [r3, #-0]
 17c:	00000000 	andeq	r0, r0, r0
 180:	0000b01d 	andeq	fp, r0, sp, lsl r0
 184:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
 188:	0000a90a 	andeq	sl, r0, sl, lsl #18
 18c:	26062800 	strcs	r2, [r6], -r0, lsl #16
 190:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
 194:	03000001 	movweq	r0, #1
 198:	000000bd 	strheq	r0, [r0], -sp
 19c:	9e1f001e 	mrcls	0, 0, r0, cr15, cr14, {0}
 1a0:	01000001 	tsteq	r0, r1
 1a4:	00260581 	eoreq	r0, r6, r1, lsl #11
 1a8:	02900000 	addseq	r0, r0, #0
 1ac:	04980000 	ldreq	r0, [r8], #0
 1b0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1b4:	000006fd 	strdeq	r0, [r0], -sp
 1b8:	66756204 	ldrbtvs	r6, [r5], -r4, lsl #4
 1bc:	28158100 	ldmdacs	r5, {r8, pc}
 1c0:	12000001 	andne	r0, r0, #1
 1c4:	0c000000 	stceq	0, cr0, [r0], {-0}
 1c8:	04000000 	streq	r0, [r0], #-0
 1cc:	1e81006e 	cdpne	0, 8, cr0, cr1, cr14, {3}
 1d0:	00000026 	andeq	r0, r0, r6, lsr #32
 1d4:	00000031 	andeq	r0, r0, r1, lsr r0
 1d8:	0000002b 	andeq	r0, r0, fp, lsr #32
 1dc:	746d6604 	strbtvc	r6, [sp], #-1540	; 0xfffff9fc
 1e0:	bd2d8100 	stfltd	f0, [sp, #-0]
 1e4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 1e8:	4c000000 	stcmi	0, cr0, [r0], {-0}
 1ec:	0f000000 	svceq	0x00000000
 1f0:	0000011a 	andeq	r0, r0, sl, lsl r1
 1f4:	01023a81 	smlabbeq	r2, r1, sl, r3
 1f8:	91030000 	mrsls	r0, (UNDEF: 3)
 1fc:	70067dd4 	ldrdvc	r7, [r6], -r4
 200:	28088200 	stmdacs	r8, {r9, pc}
 204:	97000001 	strls	r0, [r0, -r1]
 208:	83000000 	movwhi	r0, #0
 20c:	06000000 	streq	r0, [r0], -r0
 210:	12820065 	addne	r0, r2, #101	; 0x65
 214:	00000128 	andeq	r0, r0, r8, lsr #2
 218:	000000ea 	andeq	r0, r0, sl, ror #1
 21c:	000000e6 	andeq	r0, r0, r6, ror #1
 220:	00307806 	eorseq	r7, r0, r6, lsl #16
 224:	006a0e83 	rsbeq	r0, sl, r3, lsl #29
 228:	01080000 	mrseq	r0, (UNDEF: 8)
 22c:	01020000 	mrseq	r0, (UNDEF: 2)
 230:	78150000 	ldmdavc	r5, {}	; <UNPREDICTABLE>
 234:	11830031 	orrne	r0, r3, r1, lsr r0
 238:	0000006a 	andeq	r0, r0, sl, rrx
 23c:	00012e10 	andeq	r2, r1, r0, lsl lr
 240:	bd118600 	ldclt	6, cr8, [r1, #-0]
 244:	22000000 	andcs	r0, r0, #0
 248:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
 24c:	11000001 	tstne	r0, r1
 250:	00000248 	andeq	r0, r0, r8, asr #4
 254:	0000070d 	andeq	r0, r0, sp, lsl #14
 258:	00180305 	andseq	r0, r8, r5, lsl #6
 25c:	fc200000 	stc2	0, cr0, [r0], #-0
 260:	e4000002 	str	r0, [r0], #-2
 264:	06000003 	streq	r0, [r0], -r3
 268:	0a910073 	beq	fe44043c <va_printk+0xfe4401ac>
 26c:	00000128 	andeq	r0, r0, r8, lsr #2
 270:	00000149 	andeq	r0, r0, r9, asr #2
 274:	00000133 	andeq	r0, r0, r3, lsr r1
 278:	6d756e16 	ldclvs	14, cr6, [r5, #-88]!	; 0xffffffa8
 27c:	120d9100 	andne	r9, sp, #0, 2
 280:	03000007 	movweq	r0, #7
 284:	217dd891 			; <UNDEFINED> instruction: 0x217dd891
 288:	000001be 			; <UNDEFINED> instruction: 0x000001be
 28c:	12179101 	andsne	r9, r7, #1073741824	; 0x40000000
 290:	03000007 	movweq	r0, #7
 294:	107ed891 			; <UNDEFINED> instruction: 0x107ed891
 298:	00000082 	andeq	r0, r0, r2, lsl #1
 29c:	00390d92 	mlaseq	r9, r2, sp, r0
 2a0:	019d0000 	orrseq	r0, sp, r0
 2a4:	01970000 	orrseq	r0, r7, r0
 2a8:	c0170000 	andsgt	r0, r7, r0
 2ac:	8c000003 	stchi	0, cr0, [r0], {3}
 2b0:	1f000001 	svcne	0x00000001
 2b4:	06000005 	streq	r0, [r0], -r5
 2b8:	9e007974 			; <UNDEFINED> instruction: 0x9e007974
 2bc:	0000bd1d 	andeq	fp, r0, sp, lsl sp
 2c0:	0001be00 	andeq	fp, r1, r0, lsl #28
 2c4:	0001b400 	andeq	fp, r1, r0, lsl #8
 2c8:	78781500 	ldmdavc	r8!, {r8, sl, ip}^
 2cc:	7d1aa200 	lfmvc	f2, 1, [sl, #-0]
 2d0:	02000000 	andeq	r0, r0, #0
 2d4:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2d8:	00000161 	andeq	r0, r0, r1, ror #2
 2dc:	000002f5 	strdeq	r0, [r0], -r5
 2e0:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
 2e4:	01010076 	tsteq	r1, r6, ror r0
 2e8:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	33015201 	movwcc	r5, #4609	; 0x1201
 2f4:	03e80200 	mvneq	r0, #0, 4
 2f8:	01610000 	cmneq	r1, r0
 2fc:	03170000 	tsteq	r7, #0
 300:	01010000 	mrseq	r0, (UNDEF: 1)
 304:	00760250 	rsbseq	r0, r6, r0, asr r2
 308:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
 30c:	00006803 	andeq	r6, r0, r3, lsl #16
 310:	52010100 	andpl	r0, r1, #0, 2
 314:	02003301 	andeq	r3, r0, #67108864	; 0x4000000
 318:	00000420 	andeq	r0, r0, r0, lsr #8
 31c:	00000161 	andeq	r0, r0, r1, ror #2
 320:	00000339 	andeq	r0, r0, r9, lsr r3
 324:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
 328:	01010076 	tsteq	r1, r6, ror r0
 32c:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 330:	01000000 	mrseq	r0, (UNDEF: 0)
 334:	33015201 	movwcc	r5, #4609	; 0x1201
 338:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
 33c:	01610000 	cmneq	r1, r0
 340:	035b0000 	cmpeq	fp, #0
 344:	01010000 	mrseq	r0, (UNDEF: 1)
 348:	00760250 	rsbseq	r0, r6, r0, asr r2
 34c:	05510101 	ldrbeq	r0, [r1, #-257]	; 0xfffffeff
 350:	00006803 	andeq	r6, r0, r3, lsl #16
 354:	52010100 	andpl	r0, r1, #0, 2
 358:	02003301 	andeq	r3, r0, #67108864	; 0x4000000
 35c:	00000460 	andeq	r0, r0, r0, ror #8
 360:	00000722 	andeq	r0, r0, r2, lsr #14
 364:	0000038f 	andeq	r0, r0, pc, lsl #7
 368:	01500101 	cmpeq	r0, r1, lsl #2
 36c:	5101013a 	tstpl	r1, sl, lsr r1
 370:	7dd09103 	ldfvcp	f1, [r0, #12]
 374:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
 378:	01018008 	tsteq	r1, r8
 37c:	00770253 	rsbseq	r0, r7, r3, asr r2
 380:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 384:	01007502 	tsteq	r0, r2, lsl #10
 388:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 38c:	02000076 	andeq	r0, r0, #118	; 0x76
 390:	00000480 	andeq	r0, r0, r0, lsl #9
 394:	00000722 	andeq	r0, r0, r2, lsr #14
 398:	000003c3 	andeq	r0, r0, r3, asr #7
 39c:	01500101 	cmpeq	r0, r1, lsl #2
 3a0:	5101013a 	tstpl	r1, sl, lsr r1
 3a4:	7ed09103 	atnvcs	f1, f3
 3a8:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
 3ac:	01018008 	tsteq	r1, r8
 3b0:	007a0253 	rsbseq	r0, sl, r3, asr r2
 3b4:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 3b8:	01007502 	tsteq	r0, r2, lsl #10
 3bc:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 3c0:	02000076 	andeq	r0, r0, #118	; 0x76
 3c4:	0000048c 	andeq	r0, r0, ip, lsl #9
 3c8:	0000012d 	andeq	r0, r0, sp, lsr #2
 3cc:	000003e1 	andeq	r0, r0, r1, ror #7
 3d0:	03500101 	cmpeq	r0, #1073741824	; 0x40000000
 3d4:	017dd091 			; <UNDEFINED> instruction: 0x017dd091
 3d8:	03055101 	movweq	r5, #20737	; 0x5101
 3dc:	00000028 	andeq	r0, r0, r8, lsr #32
 3e0:	04a00200 	strteq	r0, [r0], #512	; 0x200
 3e4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3e8:	03fd0000 	mvnseq	r0, #0
 3ec:	01010000 	mrseq	r0, (UNDEF: 1)
 3f0:	d0910350 	addsle	r0, r1, r0, asr r3
 3f4:	5101017d 	tstpl	r1, sp, ror r1
 3f8:	7ed09103 	atnvcs	f1, f3
 3fc:	04c40200 	strbeq	r0, [r4], #512	; 0x200
 400:	01880000 	orreq	r0, r8, r0
 404:	04360000 	ldrteq	r0, [r6], #-0
 408:	01010000 	mrseq	r0, (UNDEF: 1)
 40c:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 410:	01000000 	mrseq	r0, (UNDEF: 0)
 414:	03055101 	movweq	r5, #20737	; 0x5101
 418:	00000000 	andeq	r0, r0, r0
 41c:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 420:	00001803 	andeq	r1, r0, r3, lsl #16
 424:	53010100 	movwpl	r0, #4352	; 0x1100
 428:	019f0802 	orrseq	r0, pc, r2, lsl #16
 42c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 430:	00006c03 	andeq	r6, r0, r3, lsl #24
 434:	c8070000 	stmdagt	r7, {}	; <UNPREDICTABLE>
 438:	80000004 	andhi	r0, r0, r4
 43c:	02000001 	andeq	r0, r0, #1
 440:	000004e8 	andeq	r0, r0, r8, ror #9
 444:	00000722 	andeq	r0, r0, r2, lsr #14
 448:	00000473 	andeq	r0, r0, r3, ror r4
 44c:	01500101 	cmpeq	r0, r1, lsl #2
 450:	51010140 	tstpl	r1, r0, asr #2
 454:	7dd09103 	ldfvcp	f1, [r0, #12]
 458:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
 45c:	01018008 	tsteq	r1, r8
 460:	00770253 	rsbseq	r0, r7, r3, asr r2
 464:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 468:	01007502 	tsteq	r0, r2, lsl #10
 46c:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 470:	02000076 	andeq	r0, r0, #118	; 0x76
 474:	00000508 	andeq	r0, r0, r8, lsl #10
 478:	00000722 	andeq	r0, r0, r2, lsr #14
 47c:	000004a7 	andeq	r0, r0, r7, lsr #9
 480:	01500101 	cmpeq	r0, r1, lsl #2
 484:	51010140 	tstpl	r1, r0, asr #2
 488:	7ed09103 	atnvcs	f1, f3
 48c:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
 490:	01018008 	tsteq	r1, r8
 494:	007a0253 	rsbseq	r0, sl, r3, asr r2
 498:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 49c:	01007502 	tsteq	r0, r2, lsl #10
 4a0:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 4a4:	02000076 	andeq	r0, r0, #118	; 0x76
 4a8:	00000514 	andeq	r0, r0, r4, lsl r5
 4ac:	00000147 	andeq	r0, r0, r7, asr #2
 4b0:	000004c3 	andeq	r0, r0, r3, asr #9
 4b4:	03500101 	cmpeq	r0, #1073741824	; 0x40000000
 4b8:	017dd091 			; <UNDEFINED> instruction: 0x017dd091
 4bc:	91035101 	tstls	r3, r1, lsl #2
 4c0:	02007ed2 	andeq	r7, r0, #3360	; 0xd20
 4c4:	00000528 	andeq	r0, r0, r8, lsr #10
 4c8:	00000147 	andeq	r0, r0, r7, asr #2
 4cc:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 4d0:	03500101 	cmpeq	r0, #1073741824	; 0x40000000
 4d4:	017dd091 			; <UNDEFINED> instruction: 0x017dd091
 4d8:	91035101 	tstls	r3, r1, lsl #2
 4dc:	02007ed0 	andeq	r7, r0, #208, 28	; 0xd00
 4e0:	00000548 	andeq	r0, r0, r8, asr #10
 4e4:	00000188 	andeq	r0, r0, r8, lsl #3
 4e8:	00000515 	andeq	r0, r0, r5, lsl r5
 4ec:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 4f0:	0000a803 	andeq	sl, r0, r3, lsl #16
 4f4:	51010100 	mrspl	r0, (UNDEF: 17)
 4f8:	00000305 	andeq	r0, r0, r5, lsl #6
 4fc:	01010000 	mrseq	r0, (UNDEF: 1)
 500:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 504:	01000000 	mrseq	r0, (UNDEF: 0)
 508:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 50c:	7d0201b6 	stfvcs	f0, [r2, #-728]	; 0xfffffd28
 510:	00760200 	rsbseq	r0, r6, r0, lsl #4
 514:	054c0700 	strbeq	r0, [ip, #-1792]	; 0xfffff900
 518:	01800000 	orreq	r0, r0, r0
 51c:	02000000 	andeq	r0, r0, #0
 520:	00000324 	andeq	r0, r0, r4, lsr #6
 524:	0000098a 	andeq	r0, r0, sl, lsl #19
 528:	00000533 	andeq	r0, r0, r3, lsr r5
 52c:	02500101 	subseq	r0, r0, #1073741824	; 0x40000000
 530:	02000077 	andeq	r0, r0, #119	; 0x77
 534:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 538:	00000188 	andeq	r0, r0, r8, lsl #3
 53c:	0000056c 	andeq	r0, r0, ip, ror #10
 540:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 544:	00001403 	andeq	r1, r0, r3, lsl #8
 548:	51010100 	mrspl	r0, (UNDEF: 17)
 54c:	00000305 	andeq	r0, r0, r5, lsl #6
 550:	01010000 	mrseq	r0, (UNDEF: 1)
 554:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 558:	01000000 	mrseq	r0, (UNDEF: 0)
 55c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 560:	7d020198 	stfvcs	f0, [r2, #-608]	; 0xfffffda0
 564:	58030500 	stmdapl	r3, {r8, sl}
 568:	00000000 	andeq	r0, r0, r0
 56c:	0003c007 	andeq	ip, r3, r7
 570:	00018000 	andeq	r8, r1, r0
 574:	05600200 	strbeq	r0, [r0, #-512]!	; 0xfffffe00
 578:	01880000 	orreq	r0, r8, r0
 57c:	05a40000 	streq	r0, [r4, #0]!
 580:	01010000 	mrseq	r0, (UNDEF: 1)
 584:	d0030550 	andle	r0, r3, r0, asr r5
 588:	01000000 	mrseq	r0, (UNDEF: 0)
 58c:	03055101 	movweq	r5, #20737	; 0x5101
 590:	00000000 	andeq	r0, r0, r0
 594:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 598:	00001803 	andeq	r1, r0, r3, lsl #16
 59c:	53010100 	movwpl	r0, #4352	; 0x1100
 5a0:	00be0802 	adcseq	r0, lr, r2, lsl #16
 5a4:	00056407 	andeq	r6, r5, r7, lsl #8
 5a8:	00018000 	andeq	r8, r1, r0
 5ac:	05900200 	ldreq	r0, [r0, #512]	; 0x200
 5b0:	07220000 	streq	r0, [r2, -r0]!
 5b4:	05da0000 	ldrbeq	r0, [sl]
 5b8:	01010000 	mrseq	r0, (UNDEF: 1)
 5bc:	013a0150 	teqeq	sl, r0, asr r1
 5c0:	91035101 	tstls	r3, r1, lsl #2
 5c4:	01017dd0 	ldrdeq	r7, [r1, -r0]
 5c8:	80080252 	andhi	r0, r8, r2, asr r2
 5cc:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 5d0:	01007502 	tsteq	r0, r2, lsl #10
 5d4:	01047d02 	tsteq	r4, r2, lsl #26
 5d8:	c8020031 	stmdagt	r2, {r0, r4, r5}
 5dc:	22000005 	andcs	r0, r0, #5
 5e0:	07000007 	streq	r0, [r0, -r7]
 5e4:	01000006 	tsteq	r0, r6
 5e8:	3a015001 	bcc	545f4 <va_printk+0x54364>
 5ec:	03510101 	cmpeq	r1, #1073741824	; 0x40000000
 5f0:	017dd091 			; <UNDEFINED> instruction: 0x017dd091
 5f4:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 5f8:	7d020180 	stfvcs	f0, [r2, #-512]	; 0xfffffe00
 5fc:	00750200 	rsbseq	r0, r5, r0, lsl #4
 600:	047d0201 	ldrbteq	r0, [sp], #-513	; 0xfffffdff
 604:	02003001 	andeq	r3, r0, #1
 608:	000005fc 	strdeq	r0, [r0], -ip
 60c:	00000722 	andeq	r0, r0, r2, lsr #14
 610:	00000634 	andeq	r0, r0, r4, lsr r6
 614:	01500101 	cmpeq	r0, r1, lsl #2
 618:	51010140 	tstpl	r1, r0, asr #2
 61c:	7dd09103 	ldfvcp	f1, [r0, #12]
 620:	02520101 	subseq	r0, r2, #1073741824	; 0x40000000
 624:	02018008 	andeq	r8, r1, #8
 628:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 62c:	7d020100 	stfvcs	f0, [r2, #-0]
 630:	00300104 	eorseq	r0, r0, r4, lsl #2
 634:	00063002 	andeq	r3, r6, r2
 638:	00072200 	andeq	r2, r7, r0, lsl #4
 63c:	00066100 	andeq	r6, r6, r0, lsl #2
 640:	50010100 	andpl	r0, r1, r0, lsl #2
 644:	01013201 	tsteq	r1, r1, lsl #4
 648:	d0910351 	addsle	r0, r1, r1, asr r3
 64c:	5201017d 	andpl	r0, r1, #1073741855	; 0x4000001f
 650:	01800802 	orreq	r0, r0, r2, lsl #16
 654:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
 658:	02010075 	andeq	r0, r1, #117	; 0x75
 65c:	3001047d 	andcc	r0, r1, sp, ror r4
 660:	06780200 	ldrbteq	r0, [r8], -r0, lsl #4
 664:	07220000 	streq	r0, [r2, -r0]!
 668:	068e0000 	streq	r0, [lr], r0
 66c:	01010000 	mrseq	r0, (UNDEF: 1)
 670:	01380150 	teqeq	r8, r0, asr r1
 674:	91035101 	tstls	r3, r1, lsl #2
 678:	01017dd0 	ldrdeq	r7, [r1, -r0]
 67c:	80080252 	andhi	r0, r8, r2, asr r2
 680:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 684:	01007502 	tsteq	r0, r2, lsl #10
 688:	01047d02 	tsteq	r4, r2, lsl #26
 68c:	98020030 	stmdals	r2, {r4, r5}
 690:	88000006 	stmdahi	r0, {r1, r2}
 694:	b1000001 	tstlt	r0, r1
 698:	01000006 	tsteq	r0, r6
 69c:	03055001 	movweq	r5, #20481	; 0x5001
 6a0:	000000f8 	strdeq	r0, [r0], -r8
 6a4:	02510101 	subseq	r0, r1, #1073741824	; 0x40000000
 6a8:	01010077 	tsteq	r1, r7, ror r0
 6ac:	00770252 	rsbseq	r0, r7, r2, asr r2
 6b0:	06a82200 	strteq	r2, [r8], r0, lsl #4
 6b4:	06c30000 	strbeq	r0, [r3], r0
 6b8:	01010000 	mrseq	r0, (UNDEF: 1)
 6bc:	c8910450 	ldmgt	r1, {r4, r6, sl}
 6c0:	0200067d 	andeq	r0, r0, #131072000	; 0x7d00000
 6c4:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 6c8:	00000188 	andeq	r0, r0, r8, lsl #3
 6cc:	000006f2 	strdeq	r0, [r0], -r2
 6d0:	05500101 	ldrbeq	r0, [r0, #-257]	; 0xfffffeff
 6d4:	00012803 	andeq	r2, r1, r3, lsl #16
 6d8:	51010100 	mrspl	r0, (UNDEF: 17)
 6dc:	00000305 	andeq	r0, r0, r5, lsl #6
 6e0:	01010000 	mrseq	r0, (UNDEF: 1)
 6e4:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 6e8:	01000000 	mrseq	r0, (UNDEF: 0)
 6ec:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 6f0:	c00700e2 	andgt	r0, r7, r2, ror #1
 6f4:	80000006 	andhi	r0, r0, r6
 6f8:	00000001 	andeq	r0, r0, r1
 6fc:	00c90b00 	sbceq	r0, r9, r0, lsl #22
 700:	070d0000 	streq	r0, [sp, -r0]
 704:	390c0000 	stmdbcc	ip, {}	; <UNPREDICTABLE>
 708:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 70c:	06fd0e00 	ldrbteq	r0, [sp], r0, lsl #28
 710:	c20b0000 	andgt	r0, fp, #0
 714:	22000000 	andcs	r0, r0, #0
 718:	0c000007 	stceq	0, cr0, [r0], {7}
 71c:	00000039 	andeq	r0, r0, r9, lsr r0
 720:	7712007f 			; <UNDEFINED> instruction: 0x7712007f
 724:	49000001 	stmdbmi	r0, {r0}
 728:	00012801 	andeq	r2, r1, r1, lsl #16
 72c:	00007800 	andeq	r7, r0, r0, lsl #16
 730:	0001b400 	andeq	fp, r1, r0, lsl #8
 734:	809c0100 	addshi	r0, ip, r0, lsl #2
 738:	08000008 	stmdaeq	r0, {r3}
 73c:	00000243 	andeq	r0, r0, r3, asr #4
 740:	00390f49 	eorseq	r0, r9, r9, asr #30
 744:	01ec0000 	mvneq	r0, r0
 748:	01e60000 	mvneq	r0, r0
 74c:	64040000 	strvs	r0, [r4], #-0
 750:	49007473 	stmdbmi	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 754:	0001281b 	andeq	r2, r1, fp, lsl r8
 758:	00021600 	andeq	r1, r2, r0, lsl #12
 75c:	00020600 	andeq	r0, r2, r0, lsl #12
 760:	006e0400 	rsbeq	r0, lr, r0, lsl #8
 764:	00262449 	eoreq	r2, r6, r9, asr #8
 768:	02520000 	subseq	r0, r2, #0
 76c:	024e0000 	subeq	r0, lr, #0
 770:	76040000 	strvc	r0, [r4], -r0
 774:	49006c61 	stmdbmi	r0, {r0, r5, r6, sl, fp, sp, lr}
 778:	0000262b 	andeq	r2, r0, fp, lsr #12
 77c:	00026e00 	andeq	r6, r2, r0, lsl #28
 780:	00026000 	andeq	r6, r2, r0
 784:	00820800 	addeq	r0, r2, r0, lsl #16
 788:	34490000 	strbcc	r0, [r9], #-0
 78c:	00000026 	andeq	r0, r0, r6, lsr #32
 790:	000002ab 	andeq	r0, r0, fp, lsr #5
 794:	000002a5 	andeq	r0, r0, r5, lsr #5
 798:	0000bd0f 	andeq	fp, r0, pc, lsl #26
 79c:	263f4900 	ldrtcs	r4, [pc], -r0, lsl #18
 7a0:	02000000 	andeq	r0, r0, #0
 7a4:	62160491 	andsvs	r0, r6, #-1862270976	; 0x91000000
 7a8:	4e006675 	mcrmi	6, 0, r6, cr0, cr5, {3}
 7ac:	00088007 	andeq	r8, r8, r7
 7b0:	a8910300 	ldmge	r1, {r8, r9}
 7b4:	0070067f 	rsbseq	r0, r0, pc, ror r6
 7b8:	0128114e 			; <UNDEFINED> instruction: 0x0128114e
 7bc:	02df0000 	sbcseq	r0, pc, #0
 7c0:	02c10000 	sbceq	r0, r1, #0
 7c4:	75060000 	strvc	r0, [r6, #-0]
 7c8:	390b4f00 	stmdbcc	fp, {r8, r9, sl, fp, lr}
 7cc:	77000000 	strvc	r0, [r0, -r0]
 7d0:	63000003 	movwvs	r0, #3
 7d4:	11000003 	tstne	r0, r3
 7d8:	00000248 	andeq	r0, r0, r8, asr #4
 7dc:	000008a0 	andeq	r0, r0, r0, lsr #17
 7e0:	00000305 	andeq	r0, r0, r5, lsl #6
 7e4:	e4170000 	ldr	r0, [r7], #-0
 7e8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 7ec:	07000000 	streq	r0, [r0, -r0]
 7f0:	10000008 	andne	r0, r0, r8
 7f4:	00000169 	andeq	r0, r0, r9, ror #2
 7f8:	00390d54 	eorseq	r0, r9, r4, asr sp
 7fc:	03c90000 	biceq	r0, r9, #0
 800:	03c10000 	biceq	r0, r1, #0
 804:	02000000 	andeq	r0, r0, #0
 808:	0000019c 	muleq	r0, ip, r1
 80c:	0000092b 	andeq	r0, r0, fp, lsr #18
 810:	0000081c 	andeq	r0, r0, ip, lsl r8
 814:	03510101 	cmpeq	r1, #1073741824	; 0x40000000
 818:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
 81c:	0001b002 	andeq	fp, r1, r2
 820:	0008a500 	andeq	sl, r8, r0, lsl #10
 824:	00083d00 	andeq	r3, r8, r0, lsl #26
 828:	50010100 	andpl	r0, r1, r0, lsl #2
 82c:	01007502 	tsteq	r0, r2, lsl #10
 830:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
 834:	53010100 	movwpl	r0, #4352	; 0x1100
 838:	7fa09103 	svcvc	0x00a09103
 83c:	02080200 	andeq	r0, r8, #0, 4
 840:	01880000 	orreq	r0, r8, r0
 844:	08760000 	ldmdaeq	r6!, {}^	; <UNPREDICTABLE>
 848:	01010000 	mrseq	r0, (UNDEF: 1)
 84c:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 850:	01000000 	mrseq	r0, (UNDEF: 0)
 854:	03055101 	movweq	r5, #20737	; 0x5101
 858:	00000000 	andeq	r0, r0, r0
 85c:	05520101 	ldrbeq	r0, [r2, #-257]	; 0xfffffeff
 860:	00000003 	andeq	r0, r0, r3
 864:	53010100 	movwpl	r0, #4352	; 0x1100
 868:	01790802 	cmneq	r9, r2, lsl #16
 86c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 870:	00002803 	andeq	r2, r0, r3, lsl #16
 874:	0c070000 	stceq	0, cr0, [r7], {-0}
 878:	80000002 	andhi	r0, r0, r2
 87c:	00000001 	andeq	r0, r0, r1
 880:	0000c20b 	andeq	ip, r0, fp, lsl #4
 884:	00089000 	andeq	r9, r8, r0
 888:	00390c00 	eorseq	r0, r9, r0, lsl #24
 88c:	003f0000 	eorseq	r0, pc, r0
 890:	0000c90b 	andeq	ip, r0, fp, lsl #18
 894:	0008a000 	andeq	sl, r8, r0
 898:	00390c00 	eorseq	r0, r9, r0, lsl #24
 89c:	00040000 	andeq	r0, r4, r0
 8a0:	0008900e 	andeq	r9, r8, lr
 8a4:	01961200 	orrseq	r1, r6, r0, lsl #4
 8a8:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
 8ac:	00000128 	andeq	r0, r0, r8, lsr #2
 8b0:	0000003c 	andeq	r0, r0, ip, lsr r0
 8b4:	0000003c 	andeq	r0, r0, ip, lsr r0
 8b8:	092b9c01 	stmdbeq	fp!, {r0, sl, fp, ip, pc}
 8bc:	64040000 	strvs	r0, [r4], #-0
 8c0:	38007473 	stmdacc	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 8c4:	0001281c 	andeq	r2, r1, ip, lsl r8
 8c8:	0003f300 	andeq	pc, r3, r0, lsl #6
 8cc:	0003e900 	andeq	lr, r3, r0, lsl #18
 8d0:	006e0400 	rsbeq	r0, lr, r0, lsl #8
 8d4:	00262538 	eoreq	r2, r6, r8, lsr r5
 8d8:	04150000 	ldreq	r0, [r5], #-0
 8dc:	04110000 	ldreq	r0, [r1], #-0
 8e0:	70040000 	andvc	r0, r4, r0
 8e4:	282e3800 	stmdacs	lr!, {fp, ip, sp}
 8e8:	2b000001 	blcs	8f4 <.debug_info+0x8f4>
 8ec:	23000004 	movwcs	r0, #4
 8f0:	08000004 	stmdaeq	r0, {r2}
 8f4:	00000138 	andeq	r0, r0, r8, lsr r1
 8f8:	01283738 			; <UNDEFINED> instruction: 0x01283738
 8fc:	04460000 	strbeq	r0, [r6], #-0
 900:	04420000 	strbeq	r0, [r2], #-0
 904:	6c060000 	stcvs	0, cr0, [r6], {-0}
 908:	3a006e65 	bcc	1c2a4 <va_printk+0x1c014>
 90c:	00002606 	andeq	r2, r0, r6, lsl #12
 910:	00045b00 	andeq	r5, r4, r0, lsl #22
 914:	00045100 	andeq	r5, r4, r0, lsl #2
 918:	00730600 	rsbseq	r0, r3, r0, lsl #12
 91c:	0128083e 			; <UNDEFINED> instruction: 0x0128083e
 920:	04970000 	ldreq	r0, [r7], #0
 924:	04950000 	ldreq	r0, [r5], #0
 928:	23000000 	movwcs	r0, #0
 92c:	00646170 	rsbeq	r6, r4, r0, ror r1
 930:	280e2e01 	stmdacs	lr, {r0, r9, sl, fp, sp}
 934:	14000001 	strne	r0, [r0], #-1
 938:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 93c:	01000000 	mrseq	r0, (UNDEF: 0)
 940:	00098a9c 	muleq	r9, ip, sl
 944:	00700400 	rsbseq	r0, r0, r0, lsl #8
 948:	0128182e 			; <UNDEFINED> instruction: 0x0128182e
 94c:	04a30000 	strteq	r0, [r3], #0
 950:	049d0000 	ldreq	r0, [sp], #0
 954:	43080000 	movwmi	r0, #32768	; 0x8000
 958:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
 95c:	00012822 	andeq	r2, r1, r2, lsr #16
 960:	0004b900 	andeq	fp, r4, r0, lsl #18
 964:	0004b500 	andeq	fp, r4, r0, lsl #10
 968:	00820f00 	addeq	r0, r2, r0, lsl #30
 96c:	2c2e0000 	stccs	0, cr0, [lr], #-0
 970:	00000026 	andeq	r0, r0, r6, lsr #32
 974:	6c065201 	sfmvs	f5, 4, [r6], {1}
 978:	2f006e65 	svccs	0x00006e65
 97c:	00002606 	andeq	r2, r0, r6, lsl #12
 980:	0004c900 	andeq	ip, r4, r0, lsl #18
 984:	0004c700 	andeq	ip, r4, r0, lsl #14
 988:	00120000 	andseq	r0, r2, r0
 98c:	27000000 	strcs	r0, [r0, -r0]
 990:	0000260c 	andeq	r2, r0, ip, lsl #12
 994:	00000000 	andeq	r0, r0, r0
 998:	00001400 	andeq	r1, r0, r0, lsl #8
 99c:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
 9a0:	04000009 	streq	r0, [r0], #-9
 9a4:	18270063 	stmdane	r7!, {r0, r1, r5, r6}
 9a8:	00000026 	andeq	r0, r0, r6, lsr #32
 9ac:	000004d5 	ldrdeq	r0, [r0], -r5
 9b0:	000004cf 	andeq	r0, r0, pc, asr #9
 9b4:	011f2400 	tsteq	pc, r0, lsl #8
 9b8:	1f010000 	svcne	0x00010000
 9bc:	00022c06 	andeq	r2, r2, r6, lsl #24
 9c0:	00006400 	andeq	r6, r0, r0, lsl #8
 9c4:	439c0100 	orrsmi	r0, ip, #0, 2
 9c8:	0800000a 	stmdaeq	r0, {r1, r3}
 9cc:	000000d4 	ldrdeq	r0, [r0], -r4
 9d0:	00a91b1f 	adceq	r1, r9, pc, lsl fp
 9d4:	04ee0000 	strbteq	r0, [lr], #0
 9d8:	04ea0000 	strbteq	r0, [sl], #0
 9dc:	7c080000 	stcvc	0, cr0, [r8], {-0}
 9e0:	1f000001 	svcne	0x00000001
 9e4:	0000d830 	andeq	sp, r0, r0, lsr r8
 9e8:	00050400 	andeq	r0, r5, r0, lsl #8
 9ec:	00050000 	andeq	r0, r5, r0
 9f0:	02481100 	subeq	r1, r8, #0, 2
 9f4:	0a530000 	beq	14c09fc <va_printk+0x14c076c>
 9f8:	03050000 	movweq	r0, #20480	; 0x5000
 9fc:	00000008 	andeq	r0, r0, r8
 a00:	00027402 	andeq	r7, r2, r2, lsl #8
 a04:	00018800 	andeq	r8, r1, r0, lsl #16
 a08:	000a3900 	andeq	r3, sl, r0, lsl #18
 a0c:	50010100 	andpl	r0, r1, r0, lsl #2
 a10:	00140305 	andseq	r0, r4, r5, lsl #6
 a14:	01010000 	mrseq	r0, (UNDEF: 1)
 a18:	00030551 	andeq	r0, r3, r1, asr r5
 a1c:	01000000 	mrseq	r0, (UNDEF: 0)
 a20:	03055201 	movweq	r5, #20993	; 0x5201
 a24:	00000008 	andeq	r0, r0, r8
 a28:	02530101 	subseq	r0, r3, #1073741824	; 0x40000000
 a2c:	02012008 	andeq	r2, r1, #8
 a30:	0305007d 	movweq	r0, #20605	; 0x507d
 a34:	00000050 	andeq	r0, r0, r0, asr r0
 a38:	02780700 	rsbseq	r0, r8, #0, 14
 a3c:	01800000 	orreq	r0, r0, r0
 a40:	0b000000 	bleq	a48 <.debug_info+0xa48>
 a44:	000000c9 	andeq	r0, r0, r9, asr #1
 a48:	00000a53 	andeq	r0, r0, r3, asr sl
 a4c:	0000390c 	andeq	r3, r0, ip, lsl #18
 a50:	0e000e00 	cdpeq	14, 0, cr0, cr0, cr0, {0}
 a54:	00000a43 	andeq	r0, r0, r3, asr #20
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	; 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	01480200 	mrseq	r0, (UNDEF: 104)
   c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  10:	00001301 	andeq	r1, r0, r1, lsl #6
  14:	49000503 	stmdbmi	r0, {r0, r1, r8, sl}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	08030005 	stmdaeq	r3, {r0, r2}
  20:	3b01213a 	blcc	48510 <va_printk+0x48280>
  24:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  28:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  2c:	00001742 	andeq	r1, r0, r2, asr #14
  30:	0b002405 	bleq	904c <va_printk+0x8dbc>
  34:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  38:	0600000e 	streq	r0, [r0], -lr
  3c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  40:	3b01213a 	blcc	48530 <va_printk+0x482a0>
  44:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  48:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  4c:	00001742 	andeq	r1, r0, r2, asr #14
  50:	7d004807 	stcvc	8, cr4, [r0, #-28]	; 0xffffffe4
  54:	00137f01 	andseq	r7, r3, r1, lsl #30
  58:	00050800 	andeq	r0, r5, r0, lsl #16
  5c:	213a0e03 	teqcs	sl, r3, lsl #28
  60:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  68:	1742b717 	smlaldne	fp, r2, r7, r7
  6c:	16090000 	strne	r0, [r9], -r0
  70:	3a0e0300 	bcc	380c78 <va_printk+0x3809e8>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	0013490b 	andseq	r4, r3, fp, lsl #18
  7c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  80:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  84:	3b04213a 	blcc	108574 <va_printk+0x1082e4>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  90:	00130119 	andseq	r0, r3, r9, lsl r1
  94:	01010b00 	tsteq	r1, r0, lsl #22
  98:	13011349 	movwne	r1, #4937	; 0x1349
  9c:	210c0000 	mrscs	r0, (UNDEF: 12)
  a0:	2f134900 	svccs	0x00134900
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	210b000f 	tstcs	fp, pc
  ac:	00134904 	andseq	r4, r3, r4, lsl #18
  b0:	00260e00 	eoreq	r0, r6, r0, lsl #28
  b4:	00001349 	andeq	r1, r0, r9, asr #6
  b8:	0300050f 	movweq	r0, #1295	; 0x50f
  bc:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  c0:	0b390b3b 	bleq	e42db4 <va_printk+0xe42b24>
  c4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  c8:	34100000 	ldrcc	r0, [r0], #-0
  cc:	3a0e0300 	bcc	380cd4 <va_printk+0x380a44>
  d0:	0b3b0121 	bleq	ec055c <va_printk+0xec02cc>
  d4:	13490b39 	movtne	r0, #39737	; 0x9b39
  d8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  dc:	11000017 	tstne	r0, r7, lsl r0
  e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  e8:	00001802 	andeq	r1, r0, r2, lsl #16
  ec:	03012e12 	movweq	r2, #7698	; 0x1e12
  f0:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  f4:	0b390b3b 	bleq	e42de8 <va_printk+0xe42b58>
  f8:	13491927 	movtne	r1, #39207	; 0x9927
  fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
 100:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	27011513 	smladcs	r1, r3, r5, r1
 10c:	01134919 	tsteq	r3, r9, lsl r9
 110:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 114:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 118:	3b04213a 	blcc	108608 <va_printk+0x108378>
 11c:	0e21390b 	vmuleq.f16	s6, s2, s22	; <UNPREDICTABLE>
 120:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 124:	0000193c 	andeq	r1, r0, ip, lsr r9
 128:	03003415 	movweq	r3, #1045	; 0x415
 12c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
 130:	0b390b3b 	bleq	e42e24 <va_printk+0xe42b94>
 134:	00001349 	andeq	r1, r0, r9, asr #6
 138:	03003416 	movweq	r3, #1046	; 0x416
 13c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
 140:	0b390b3b 	bleq	e42e34 <va_printk+0xe42ba4>
 144:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 148:	0b170000 	bleq	5c0150 <va_printk+0x5bfec0>
 14c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 150:	00130106 	andseq	r0, r3, r6, lsl #2
 154:	01111800 	tsteq	r1, r0, lsl #16
 158:	0b130e25 	bleq	4c39f4 <va_printk+0x4c3764>
 15c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 160:	06120111 			; <UNDEFINED> instruction: 0x06120111
 164:	00001710 	andeq	r1, r0, r0, lsl r7
 168:	0b002419 	bleq	91d4 <va_printk+0x8f44>
 16c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 170:	1a000008 	bne	198 <.debug_abbrev+0x198>
 174:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 178:	0b3a0b0b 	bleq	e82dac <va_printk+0xe82b1c>
 17c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 180:	0d1b0000 	ldceq	0, cr0, [fp, #-0]
 184:	490e0300 	stmdbmi	lr, {r8, r9}
 188:	340b3813 	strcc	r3, [fp], #-2067	; 0xfffff7ed
 18c:	1c000019 	stcne	0, cr0, [r0], {25}
 190:	0b0b000f 	bleq	2c01d4 <va_printk+0x2bff44>
 194:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 198:	03193f00 	tsteq	r9, #0, 30
 19c:	3b0b3a0e 	blcc	2ce9dc <va_printk+0x2ce74c>
 1a0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1a4:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
 1a8:	0000193c 	andeq	r1, r0, ip, lsr r9
 1ac:	0000181e 	andeq	r1, r0, lr, lsl r8
 1b0:	012e1f00 			; <UNDEFINED> instruction: 0x012e1f00
 1b4:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 1b8:	0b3b0b3a 	bleq	ec2ea8 <va_printk+0xec2c18>
 1bc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1c0:	01111349 	tsteq	r1, r9, asr #6
 1c4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1c8:	1301197a 	movwne	r1, #6522	; 0x197a
 1cc:	0b200000 	bleq	8001d4 <va_printk+0x7fff44>
 1d0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 1d4:	21000006 	tstcs	r0, r6
 1d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1dc:	0b3b0b3a 	bleq	ec2ecc <va_printk+0xec2c3c>
 1e0:	13490b39 	movtne	r0, #39737	; 0x9b39
 1e4:	00001802 	andeq	r1, r0, r2, lsl #16
 1e8:	7d014822 	stcvc	8, cr4, [r1, #-136]	; 0xffffff78
 1ec:	00130101 	andseq	r0, r3, r1, lsl #2
 1f0:	012e2300 			; <UNDEFINED> instruction: 0x012e2300
 1f4:	0b3a0803 	bleq	e82208 <va_printk+0xe81f78>
 1f8:	0b390b3b 	bleq	e42eec <va_printk+0xe42c5c>
 1fc:	13491927 	movtne	r1, #39207	; 0x9927
 200:	06120111 			; <UNDEFINED> instruction: 0x06120111
 204:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 208:	00001301 	andeq	r1, r0, r1, lsl #6
 20c:	3f012e24 	svccc	0x00012e24
 210:	3a0e0319 	bcc	380e7c <va_printk+0x380bec>
 214:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 218:	1119270b 	tstne	r9, fp, lsl #14
 21c:	40061201 	andmi	r1, r6, r1, lsl #4
 220:	01197a18 	tsteq	r9, r8, lsl sl
 224:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000512 	andeq	r0, r0, r2, lsl r5
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	90040000 	andls	r0, r4, r0
  14:	0105c005 	tsteq	r5, r5
  18:	05c00450 	strbeq	r0, [r0, #1104]	; 0x450
  1c:	59010df4 	stmdbpl	r1, {r2, r4, r5, r6, r7, r8, sl, fp}
  20:	a80df404 	stmdage	sp, {r2, sl, ip, sp, lr, pc}
  24:	01a3040e 			; <UNDEFINED> instruction: 0x01a3040e
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
  30:	05900400 	ldreq	r0, [r0, #1024]	; 0x400
  34:	510105a8 	smlatbpl	r1, r8, r5, r0
  38:	c005a804 	andgt	sl, r5, r4, lsl #16
  3c:	01710305 	cmneq	r1, r5, lsl #6
  40:	05c0049f 	strbeq	r0, [r0, #1183]	; 0x49f
  44:	a3040ea8 	movwge	r0, #20136	; 0x4ea8
  48:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
  58:	c0059004 	andgt	r9, r5, r4
  5c:	04520105 	ldrbeq	r0, [r2], #-261	; 0xfffffefb
  60:	07f405c0 	ldrbeq	r0, [r4, r0, asr #11]!
  64:	f4045601 	vst1.8	{d5-d7}, [r4], r1
  68:	0109a807 	tsteq	r9, r7, lsl #16
  6c:	09a8045b 	stmibeq	r8!, {r0, r1, r3, r4, r6, sl}
  70:	560109c8 	strpl	r0, [r1], -r8, asr #19
  74:	cc09c804 	stcgt	8, cr12, [r9], {4}
  78:	045b010a 	ldrbeq	r0, [fp], #-266	; 0xfffffef6
  7c:	0df40acc 			; <UNDEFINED> instruction: 0x0df40acc
  80:	01005601 	tsteq	r0, r1, lsl #12
  84:	01010000 	mrseq	r0, (UNDEF: 1)
	...
  90:	02020000 	andeq	r0, r2, #0
  94:	04000000 	streq	r0, [r0], #-0
  98:	05c005a4 	strbeq	r0, [r0, #1444]	; 0x5a4
  9c:	c0045001 	andgt	r5, r4, r1
  a0:	0105cc05 	tsteq	r5, r5, lsl #24
  a4:	05cc0454 	strbeq	r0, [ip, #1108]	; 0x454
  a8:	740305d0 	strvc	r0, [r3], #-1488	; 0xfffffa30
  ac:	d0049f01 	andle	r9, r4, r1, lsl #30
  b0:	0105f405 	tsteq	r5, r5, lsl #8	; <UNPREDICTABLE>
  b4:	05f40454 	ldrbeq	r0, [r4, #1108]!	; 0x454
  b8:	740305f8 	strvc	r0, [r3], #-1528	; 0xfffffa08
  bc:	f8049f01 			; <UNDEFINED> instruction: 0xf8049f01
  c0:	010dc405 	tsteq	sp, r5, lsl #8
  c4:	0dc40454 	cfstrdeq	mvd0, [r4, #336]	; 0x150
  c8:	74030dc8 	strvc	r0, [r3], #-3528	; 0xfffff238
  cc:	c8049f01 	stmdagt	r4, {r0, r8, r9, sl, fp, ip, pc}
  d0:	010de00d 	tsteq	sp, sp
  d4:	0de00454 	cfstrdeq	mvd0, [r0, #336]!	; 0x150
  d8:	74030de8 	strvc	r0, [r3], #-3560	; 0xfffff218
  dc:	e8049f01 	stmda	r4, {r0, r8, r9, sl, fp, ip, pc}
  e0:	010df40d 	tsteq	sp, sp, lsl #8	; <UNPREDICTABLE>
  e4:	00000054 	andeq	r0, r0, r4, asr r0
  e8:	ac040000 	stcge	0, cr0, [r4], {-0}
  ec:	010df405 	tsteq	sp, r5, lsl #8	; <UNPREDICTABLE>
  f0:	0df40458 	cfldrdeq	mvd0, [r4, #352]!	; 0x160
  f4:	a30a0ea8 	movwge	r0, #44712	; 0xaea8
  f8:	01a35101 			; <UNDEFINED> instruction: 0x01a35101
  fc:	1c312250 	lfmne	f2, 4, [r1], #-320	; 0xfffffec0
 100:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 104:	00000000 	andeq	r0, r0, r0
 108:	e4089004 	str	r9, [r8], #-4
 10c:	04570108 	ldrbeq	r0, [r7], #-264	; 0xfffffef8
 110:	09ec09c8 	stmibeq	ip!, {r3, r6, r7, r8, fp}^
 114:	b0045701 	andlt	r5, r4, r1, lsl #14
 118:	010acc0a 	tsteq	sl, sl, lsl #24
 11c:	00010057 	andeq	r0, r1, r7, asr r0
 120:	b4040000 	strlt	r0, [r4], #-0
 124:	0105c005 	tsteq	r5, r5
 128:	05c00452 	strbeq	r0, [r0, #1106]	; 0x452
 12c:	91030ea8 	smlatbls	r3, r8, lr, r0
 130:	00007dc8 	andeq	r7, r0, r8, asr #27
	...
 13c:	00000101 	andeq	r0, r0, r1, lsl #2
	...
 148:	08e40400 	stmiaeq	r4!, {sl}^
 14c:	500108fc 	strdpl	r0, [r1], -ip
 150:	a808fc04 	stmdage	r8, {r2, sl, fp, ip, sp, lr, pc}
 154:	04570109 	ldrbeq	r0, [r7], #-265	; 0xfffffef7
 158:	0a8409ec 	beq	fe102910 <va_printk+0xfe102680>
 15c:	84045001 	strhi	r5, [r4], #-1
 160:	010ab00a 	tsteq	sl, sl
 164:	0b940457 	bleq	fe5012c8 <va_printk+0xfe501038>
 168:	50010b94 	mulpl	r1, r4, fp
 16c:	9c0b9404 	cfstrsls	mvf9, [fp], {4}
 170:	0457010b 	ldrbeq	r0, [r7], #-267	; 0xfffffef5
 174:	0bd00bcc 	bleq	ff4030ac <va_printk+0xff402e1c>
 178:	80045001 	andhi	r5, r4, r1
 17c:	010c840c 	tsteq	ip, ip, lsl #8
 180:	0cb40450 	cfldrseq	mvf0, [r4], #320	; 0x140
 184:	50010cb8 			; <UNDEFINED> instruction: 0x50010cb8
 188:	800cfc04 	andhi	pc, ip, r4, lsl #24
 18c:	0450010d 	ldrbeq	r0, [r0], #-269	; 0xfffffef3
 190:	0de00dc0 	stcleq	13, cr0, [r0, #768]!	; 0x300
 194:	02005701 	andeq	r5, r0, #262144	; 0x40000
 198:	00000000 	andeq	r0, r0, r0
 19c:	06800400 	streq	r0, [r0], r0, lsl #8
 1a0:	30020688 	andcc	r0, r2, r8, lsl #13
 1a4:	0688049f 	pkhbteq	r0, r8, pc, lsl #9	; <UNPREDICTABLE>
 1a8:	5501068c 	strpl	r0, [r1, #-1676]	; 0xfffff974
 1ac:	e0069404 	and	r9, r6, r4, lsl #8
 1b0:	0055010d 	subseq	r0, r5, sp, lsl #2
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	c0040000 	andgt	r0, r4, r0
 1c0:	0108c407 	tsteq	r8, r7, lsl #8
 1c4:	08c40456 	stmiaeq	r4, {r1, r2, r4, r6, sl}^
 1c8:	7b0309a8 	blvc	c2870 <va_printk+0xc25e0>
 1cc:	a8049f7e 	stmdage	r4, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
 1d0:	0109cc09 	tsteq	r9, r9, lsl #24
 1d4:	09cc0456 	stmibeq	ip, {r1, r2, r4, r6, sl}^
 1d8:	7b030ab0 	blvc	c2ca0 <va_printk+0xc2a10>
 1dc:	b0049f7e 	andlt	r9, r4, lr, ror pc
 1e0:	010acc0a 	tsteq	sl, sl, lsl #24
 1e4:	00000056 	andeq	r0, r0, r6, asr r0
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	019c7804 	orrseq	r7, ip, r4, lsl #16
 1f0:	9c045001 	stcls	0, cr5, [r4], {1}
 1f4:	03028401 	movweq	r8, #9217	; 0x2401
 1f8:	049f0270 	ldreq	r0, [pc], #624	; 200 <.debug_loclists+0x200>
 1fc:	04ac0284 	strteq	r0, [ip], #644	; 0x284
 200:	5001a304 	andpl	sl, r1, r4, lsl #6
 204:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 214:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
 218:	510101e8 	smlattpl	r1, r8, r1, r0
 21c:	dc01e804 	stcle	8, cr14, [r1], {4}
 220:	04550102 	ldrbeq	r0, [r5], #-258	; 0xfffffefe
 224:	02e002dc 	rsceq	r0, r0, #220, 4	; 0xc000000d
 228:	e0045101 	and	r5, r4, r1, lsl #2
 22c:	0103b802 	tsteq	r3, r2, lsl #16
 230:	03b80455 			; <UNDEFINED> instruction: 0x03b80455
 234:	510103c8 	smlabtpl	r1, r8, r3, r0
 238:	ec03c804 	stc	8, cr12, [r3], {4}
 23c:	04550103 	ldrbeq	r0, [r5], #-259	; 0xfffffefd
 240:	048003ec 	streq	r0, [r0], #1004	; 0x3ec
 244:	80045101 	andhi	r5, r4, r1, lsl #2
 248:	0104ac04 	tsteq	r4, r4, lsl #24
 24c:	00000055 	andeq	r0, r0, r5, asr r0
 250:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
 254:	5201018c 	andpl	r0, r1, #140, 2	; 0x23
 258:	ac018c04 	stcge	12, cr8, [r1], {4}
 25c:	00540104 	subseq	r0, r4, r4, lsl #2
 260:	00010000 	andeq	r0, r1, r0
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	00000000 	andeq	r0, r0, r0
 26c:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
 270:	530101fc 	movwpl	r0, #4604	; 0x11fc
 274:	8001fc04 	andhi	pc, r1, r4, lsl #24
 278:	045c0102 	ldrbeq	r0, [ip], #-258	; 0xfffffefe
 27c:	038802d4 	orreq	r0, r8, #212, 4	; 0x4000000d
 280:	88045301 	stmdahi	r4, {r0, r8, r9, ip, lr}
 284:	04039403 	streq	r9, [r3], #-1027	; 0xfffffbfd
 288:	9f5301a3 	svcls	0x005301a3
 28c:	f003b804 			; <UNDEFINED> instruction: 0xf003b804
 290:	04530103 	ldrbeq	r0, [r3], #-259	; 0xfffffefd
 294:	048703f0 	streq	r0, [r7], #1008	; 0x3f0
 298:	87045c01 	strhi	r5, [r4, -r1, lsl #24]
 29c:	0404ac04 	streq	sl, [r4], #-3076	; 0xfffff3fc
 2a0:	9f5301a3 	svcls	0x005301a3
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	04000000 	streq	r0, [r0], #-0
 2ac:	02019478 	andeq	r9, r1, #120, 8	; 0x78000000
 2b0:	94040091 	strls	r0, [r4], #-145	; 0xffffff6f
 2b4:	01039b01 	tsteq	r3, r1, lsl #22
 2b8:	03b80452 			; <UNDEFINED> instruction: 0x03b80452
 2bc:	520103fc 	andpl	r0, r1, #252, 6	; 0xf0000003
 2c0:	00000100 	andeq	r0, r0, r0, lsl #2
 2c4:	00000101 	andeq	r0, r0, r1, lsl #2
 2c8:	00000000 	andeq	r0, r0, r0
 2cc:	01010000 	mrseq	r0, (UNDEF: 1)
 2d0:	00000101 	andeq	r0, r0, r1, lsl #2
 2d4:	00000101 	andeq	r0, r0, r1, lsl #2
 2d8:	00000000 	andeq	r0, r0, r0
 2dc:	04000000 	streq	r0, [r0], #-0
 2e0:	02840194 	addeq	r0, r4, #148, 2	; 0x25
 2e4:	7fa09104 	svcvc	0x00a09104
 2e8:	0284049f 	addeq	r0, r4, #-1627389952	; 0x9f000000
 2ec:	500102c4 	andpl	r0, r1, r4, asr #5
 2f0:	d002c404 	andle	ip, r2, r4, lsl #8
 2f4:	02710302 	rsbseq	r0, r1, #134217728	; 0x8000000
 2f8:	02d0049f 	sbcseq	r0, r0, #-1627389952	; 0x9f000000
 2fc:	500102d4 	ldrdpl	r0, [r1], -r4
 300:	e002d404 	and	sp, r2, r4, lsl #8
 304:	a0910402 	addsge	r0, r1, r2, lsl #8
 308:	e0049f7f 	and	r9, r4, pc, ror pc
 30c:	0102f402 	tsteq	r2, r2, lsl #8	; <UNPREDICTABLE>
 310:	02f40451 	rscseq	r0, r4, #1358954496	; 0x51000000
 314:	71030380 	smlabbvc	r3, r0, r3, r0
 318:	80049f7f 	andhi	r9, r4, pc, ror pc
 31c:	03038c03 	movweq	r8, #15363	; 0x3c03
 320:	049f0171 	ldreq	r0, [pc], #369	; 328 <.debug_loclists+0x328>
 324:	039b038c 	orrseq	r0, fp, #140, 6	; 0x30000002
 328:	b8045001 	stmdalt	r4, {r0, ip, lr}
 32c:	0403b803 	streq	fp, [r3], #-2051	; 0xfffff7fd
 330:	9f7fa091 	svcls	0x007fa091
 334:	c403b804 	strgt	fp, [r3], #-2052	; 0xfffff7fc
 338:	a1910403 	orrsge	r0, r1, r3, lsl #8
 33c:	c4049f7f 	strgt	r9, [r4], #-3967	; 0xfffff081
 340:	0403c803 	streq	ip, [r3], #-2051	; 0xfffff7fd
 344:	9f7fa091 	svcls	0x007fa091
 348:	dc03c804 	stcle	8, cr12, [r3], {4}
 34c:	04500103 	ldrbeq	r0, [r0], #-259	; 0xfffffefd
 350:	03ec03dc 	mvneq	r0, #220, 6	; 0x70000003
 354:	9f7f7003 	svcls	0x007f7003
 358:	ac03ec04 	stcge	12, cr14, [r3], {4}
 35c:	a0910404 	addsge	r0, r1, r4, lsl #8
 360:	00009f7f 	andeq	r9, r0, pc, ror pc
 364:	01010000 	mrseq	r0, (UNDEF: 1)
	...
 374:	04000000 	streq	r0, [r0], #-0
 378:	01e40198 			; <UNDEFINED> instruction: 0x01e40198
 37c:	e4045c01 	str	r5, [r4], #-3073	; 0xfffff3ff
 380:	0101fc01 	tsteq	r1, r1, lsl #24	; <UNPREDICTABLE>
 384:	01fc0453 	mvnseq	r0, r3, asr r4
 388:	5c0102d4 	sfmpl	f0, 4, [r1], {212}	; 0xd4
 38c:	e002d404 	and	sp, r2, r4, lsl #8
 390:	04530102 	ldrbeq	r0, [r3], #-258	; 0xfffffefe
 394:	02fc02e0 	rscseq	r0, ip, #224, 4
 398:	b8045c01 	stmdalt	r4, {r0, sl, fp, ip, lr}
 39c:	0103c803 	tsteq	r3, r3, lsl #16
 3a0:	03c80453 	biceq	r0, r8, #1392508928	; 0x53000000
 3a4:	5c0103e4 	stcpl	3, cr0, [r1], {228}	; 0xe4
 3a8:	f003ec04 			; <UNDEFINED> instruction: 0xf003ec04
 3ac:	04530103 	ldrbeq	r0, [r3], #-259	; 0xfffffefd
 3b0:	048703f0 	streq	r0, [r7], #1008	; 0x3f0
 3b4:	87045c01 	strhi	r5, [r4, -r1, lsl #24]
 3b8:	0404ac04 	streq	sl, [r4], #-3076	; 0xfffff3fc
 3bc:	9f5301a3 	svcls	0x005301a3
 3c0:	01010100 	mrseq	r0, (UNDEF: 17)
 3c4:	00000000 	andeq	r0, r0, r0
 3c8:	01e40400 	mvneq	r0, r0, lsl #8
 3cc:	300201f8 	strdcc	r0, [r2], -r8
 3d0:	01f8049f 			; <UNDEFINED> instruction: 0x01f8049f
 3d4:	31020280 	smlabbcc	r2, r0, r2, r0
 3d8:	0284049f 	addeq	r0, r4, #-1627389952	; 0x9f000000
 3dc:	560102d4 			; <UNDEFINED> instruction: 0x560102d4
 3e0:	dc02d404 	cfstrsle	mvf13, [r2], {4}
 3e4:	9f300202 	svcls	0x00300202
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	00000101 	andeq	r0, r0, r1, lsl #2
 3f0:	04000101 	streq	r0, [r0], #-257	; 0xfffffeff
 3f4:	50015c3c 	andpl	r5, r1, ip, lsr ip
 3f8:	015c5c04 	cmpeq	ip, r4, lsl #24
 3fc:	645c0451 	ldrbvs	r0, [ip], #-1105	; 0xfffffbaf
 400:	9f017103 	svcls	0x00017103
 404:	016c6404 	cmneq	ip, r4, lsl #8
 408:	786c0451 	stmdavc	ip!, {r0, r4, r6, sl}^
 40c:	9f017103 	svcls	0x00017103
 410:	00000000 	andeq	r0, r0, r0
 414:	583c0400 	ldmdapl	ip!, {sl}
 418:	58045101 	stmdapl	r4, {r0, r8, ip, lr}
 41c:	01a30478 			; <UNDEFINED> instruction: 0x01a30478
 420:	00009f51 	andeq	r9, r0, r1, asr pc
 424:	00000000 	andeq	r0, r0, r0
 428:	04000101 	streq	r0, [r0], #-257	; 0xfffffeff
 42c:	5201543c 	andpl	r5, r1, #60, 8	; 0x3c000000
 430:	01605404 	cmneq	r0, r4, lsl #8
 434:	64600452 	strbtvs	r0, [r0], #-1106	; 0xfffffbae
 438:	9f017203 	svcls	0x00017203
 43c:	01786404 	cmneq	r8, r4, lsl #8
 440:	00000052 	andeq	r0, r0, r2, asr r0
 444:	3c040000 	stccc	0, cr0, [r4], {-0}
 448:	04530150 	ldrbeq	r0, [r3], #-336	; 0xfffffeb0
 44c:	53017050 	movwpl	r7, #4176	; 0x1050
	...
 458:	04000000 	streq	r0, [r0], #-0
 45c:	5c014c44 	stcpl	12, cr4, [r1], {68}	; 0x44
 460:	08504c04 	ldmdaeq	r0, {r2, sl, fp, lr}^
 464:	00730072 	rsbseq	r0, r3, r2, ror r0
 468:	9f01231c 	svcls	0x0001231c
 46c:	09545004 	ldmdbeq	r4, {r2, ip, lr}^
 470:	01a30072 			; <UNDEFINED> instruction: 0x01a30072
 474:	01231c53 			; <UNDEFINED> instruction: 0x01231c53
 478:	5c54049f 	cfldrdpl	mvd0, [r4], {159}	; 0x9f
 47c:	a3007209 	movwge	r7, #521	; 0x209
 480:	231c5301 	tstcs	ip, #67108864	; 0x4000000
 484:	5c049f02 	stcpl	15, cr9, [r4], {2}
 488:	01a30a78 			; <UNDEFINED> instruction: 0x01a30a78
 48c:	5301a352 	movwpl	sl, #4946	; 0x1352
 490:	9f01231c 	svcls	0x0001231c
 494:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
 498:	50017850 	andpl	r7, r1, r0, asr r8
 49c:	01010000 	mrseq	r0, (UNDEF: 1)
 4a0:	04000000 	streq	r0, [r0], #-0
 4a4:	50011c14 	andpl	r1, r1, r4, lsl ip
 4a8:	03241c04 			; <UNDEFINED> instruction: 0x03241c04
 4ac:	049f0170 	ldreq	r0, [pc], #368	; 4b4 <.debug_loclists+0x4b4>
 4b0:	50013c24 	andpl	r3, r1, r4, lsr #24
 4b4:	00000000 	andeq	r0, r0, r0
 4b8:	18140400 	ldmdane	r4, {sl}
 4bc:	18045101 	stmdane	r4, {r0, r8, ip, lr}
 4c0:	01a3043c 			; <UNDEFINED> instruction: 0x01a3043c
 4c4:	00009f51 	andeq	r9, r0, r1, asr pc
 4c8:	3c180400 	cfldrscc	mvf0, [r8], {-0}
 4cc:	00005101 	andeq	r5, r0, r1, lsl #2
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	04000400 	streq	r0, [r0], #-1024	; 0xfffffc00
 4d8:	04045001 	streq	r5, [r4], #-1
 4dc:	3070030c 	rsbscc	r0, r0, ip, lsl #6
 4e0:	140c049f 	strne	r0, [ip], #-1183	; 0xfffffb61
 4e4:	5001a304 	andpl	sl, r1, r4, lsl #6
 4e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4ec:	ac040000 	stcge	0, cr0, [r4], {-0}
 4f0:	0104f004 	tsteq	r4, r4	; <UNPREDICTABLE>
 4f4:	04f00450 	ldrbteq	r0, [r0], #1104	; 0x450
 4f8:	a3040590 	movwge	r0, #17808	; 0x4590
 4fc:	009f5001 	addseq	r5, pc, r1
 500:	00000000 	andeq	r0, r0, r0
 504:	ec04ac04 	stc	12, cr10, [r4], {4}
 508:	04510104 	ldrbeq	r0, [r1], #-260	; 0xfffffefc
 50c:	059004ec 	ldreq	r0, [r0, #1260]	; 0x4ec
 510:	5101a304 	tstpl	r1, r4, lsl #6
 514:	Address 0x0000000000000514 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000728 	andeq	r0, r0, r8, lsr #14
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000005aa 	andeq	r0, r0, sl, lsr #11
   4:	00d30003 	sbcseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <va_printk+0xfffffd35>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <va_printk+0xfffffbd0>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e31312f 	rsfcssp	f3, f1, #10.0
  40:	2f302e32 	svccs	0x00302e32
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff98 <va_printk+0xfffffd08>
  50:	73612f65 	cmnvc	r1, #404	; 0x194
  54:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  58:	616d6172 	smcvs	54802	; 0xd612
  5c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  60:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  64:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  68:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  6c:	61732f62 	cmnvs	r3, r2, ror #30
  70:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  74:	2f616d61 	svccs	0x00616d61
  78:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  7c:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffc4 <va_printk+0xfffffd34>
  80:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  84:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  88:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  8c:	61760000 	cmnvs	r6, r0
  90:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  94:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  98:	00010063 	andeq	r0, r1, r3, rrx
  9c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  a0:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  a4:	00020068 	andeq	r0, r2, r8, rrx
  a8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  ac:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b0:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  b4:	00020068 	andeq	r0, r2, r8, rrx
  b8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  bc:	0300682e 	movweq	r6, #2094	; 0x82e
  c0:	74730000 	ldrbtvc	r0, [r3], #-0
  c4:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  cc:	623c0000 	eorsvs	r0, ip, #0
  d0:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  d4:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
  d8:	00000000 	andeq	r0, r0, r0
  dc:	001b0500 	andseq	r0, fp, r0, lsl #10
  e0:	00000205 	andeq	r0, r0, r5, lsl #4
  e4:	26030000 	strcs	r0, [r3], -r0
  e8:	011d0501 	tsteq	sp, r1, lsl #10
  ec:	01062d05 	tsteq	r6, r5, lsl #26
  f0:	4a2e3a05 	bmi	b8e90c <va_printk+0xb8e67c>
  f4:	51063305 	tstpl	r6, r5, lsl #6
  f8:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
  fc:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 100:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 104:	04020003 	streq	r0, [r2], #-3
 108:	08052f02 	stmdaeq	r5, {r1, r8, r9, sl, fp, sp}
 10c:	02040200 	andeq	r0, r4, #0, 4
 110:	18050106 	stmdane	r5, {r1, r2, r8}
 114:	02040200 	andeq	r0, r4, #0, 4
 118:	0c054906 			; <UNDEFINED> instruction: 0x0c054906
 11c:	01040200 	mrseq	r0, R12_usr
 120:	4c02052e 	cfstr32mi	mvfx0, [r2], {46}	; 0x2e
 124:	01060505 	tsteq	r6, r5, lsl #10
 128:	4b060205 	blmi	180944 <va_printk+0x1806b4>
 12c:	13060105 	movwne	r0, #24837	; 0x6105
 130:	31063e05 	tstcc	r6, r5, lsl #28
 134:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 138:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 13c:	02052e06 	andeq	r2, r5, #6, 28	; 0x60
 140:	04052f06 	streq	r2, [r5], #-3846	; 0xfffff0fa
 144:	03050106 	movweq	r0, #20742	; 0x5106
 148:	11052f06 	tstne	r5, r6, lsl #30
 14c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 150:	0602052e 	streq	r0, [r2], -lr, lsr #10
 154:	07051530 	smladxeq	r5, r0, r5, r1
 158:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 15c:	03052e2e 	movweq	r2, #24110	; 0x5e2e
 160:	03040200 	movweq	r0, #16896	; 0x4200
 164:	0c052f06 	stceq	15, cr2, [r5], {6}
 168:	03040200 	movweq	r0, #16896	; 0x4200
 16c:	0a050106 	beq	14058c <va_printk+0x1402fc>
 170:	03040200 	movweq	r0, #16896	; 0x4200
 174:	0018052e 	andseq	r0, r8, lr, lsr #10
 178:	06030402 	streq	r0, [r3], -r2, lsl #8
 17c:	000d052d 	andeq	r0, sp, sp, lsr #10
 180:	01010402 	tsteq	r1, r2, lsl #8
 184:	054c0205 	strbeq	r0, [ip, #-517]	; 0xfffffdfb
 188:	2e010609 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx9
 18c:	30060205 	andcc	r0, r6, r5, lsl #4
 190:	13060105 	movwne	r0, #24837	; 0x6105
 194:	31064905 	tstcc	r6, r5, lsl #18
 198:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 19c:	0405a006 	streq	sl, [r5], #-6
 1a0:	03050106 	movweq	r0, #20742	; 0x5106
 1a4:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 1a8:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 1ac:	05133006 	ldreq	r3, [r3, #-6]
 1b0:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 1b4:	06300602 	ldrteq	r0, [r0], -r2, lsl #12
 1b8:	0604052e 	streq	r0, [r4], -lr, lsr #10
 1bc:	13152402 	tstne	r5, #33554432	; 0x2000000
 1c0:	01060f05 	tsteq	r6, r5, lsl #30
 1c4:	4a06052e 	bmi	181684 <va_printk+0x1813f4>
 1c8:	4b060505 	blmi	1815e4 <va_printk+0x181354>
 1cc:	06090513 			; <UNDEFINED> instruction: 0x06090513
 1d0:	06050501 	streq	r0, [r5], -r1, lsl #10
 1d4:	060b052f 	streq	r0, [fp], -pc, lsr #10
 1d8:	04020010 	streq	r0, [r2], #-16
 1dc:	04052e01 	streq	r2, [r5], #-3585	; 0xfffff1ff
 1e0:	01040200 	mrseq	r0, R12_usr
 1e4:	05053206 	streq	r3, [r5, #-518]	; 0xfffffdfa
 1e8:	01040200 	mrseq	r0, R12_usr
 1ec:	001b0513 	andseq	r0, fp, r3, lsl r5
 1f0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1f4:	00070501 	andeq	r0, r7, r1, lsl #10
 1f8:	d6010402 	strle	r0, [r1], -r2, lsl #8
 1fc:	02001805 	andeq	r1, r0, #327680	; 0x50000
 200:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 204:	0402000a 	streq	r0, [r2], #-10
 208:	0c054a01 			; <UNDEFINED> instruction: 0x0c054a01
 20c:	01040200 	mrseq	r0, R12_usr
 210:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 214:	01040200 	mrseq	r0, R12_usr
 218:	0c052e06 	stceq	14, cr2, [r5], {6}
 21c:	01040200 	mrseq	r0, R12_usr
 220:	0604052e 	streq	r0, [r4], -lr, lsr #10
 224:	0606054b 	streq	r0, [r6], -fp, asr #10
 228:	06050501 	streq	r0, [r5], -r1, lsl #10
 22c:	060a052f 	streq	r0, [sl], -pc, lsr #10
 230:	4a070501 	bmi	1c163c <va_printk+0x1c13ac>
 234:	030d052e 	movweq	r0, #54574	; 0xd52e
 238:	054a2e76 	strbeq	r2, [sl, #-3702]	; 0xfffff18a
 23c:	0d050f02 	stceq	15, cr0, [r5, #-8]
 240:	01040200 	mrseq	r0, R12_usr
 244:	2e120306 	cdpcs	3, 1, cr0, cr2, cr6, {0}
 248:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 24c:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 250:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
 254:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 258:	0402002a 	streq	r0, [r2], #-42	; 0xffffffd6
 25c:	16052e01 	strne	r2, [r5], -r1, lsl #28
 260:	01040200 	mrseq	r0, R12_usr
 264:	0015054a 	andseq	r0, r5, sl, asr #10
 268:	06010402 	streq	r0, [r1], -r2, lsl #8
 26c:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 270:	00010601 	andeq	r0, r1, r1, lsl #12
 274:	4a010402 	bmi	41284 <va_printk+0x40ff4>
 278:	2f060d05 	svccs	0x00060d05
 27c:	01061205 	tsteq	r6, r5, lsl #4
 280:	060d054a 	streq	r0, [sp], -sl, asr #10
 284:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
 288:	06190501 	ldreq	r0, [r9], -r1, lsl #10
 28c:	0004054b 	andeq	r0, r4, fp, asr #10
 290:	03020402 	movweq	r0, #9218	; 0x2402
 294:	02000111 	andeq	r0, r0, #1073741828	; 0x40000004
 298:	05010204 	streq	r0, [r1, #-516]	; 0xfffffdfc
 29c:	04020002 	streq	r0, [r2], #-2
 2a0:	09051502 	stmdbeq	r5, {r1, r8, sl, ip}
 2a4:	02040200 	andeq	r0, r4, #0, 4
 2a8:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 2ac:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 2b0:	04020001 	streq	r0, [r2], #-1
 2b4:	04059f02 	streq	r9, [r5], #-3842	; 0xfffff0fe
 2b8:	4a6e0306 	bmi	1b80ed8 <va_printk+0x1b80c48>
 2bc:	01060905 	tsteq	r6, r5, lsl #18
 2c0:	2f060405 	svccs	0x00060405
 2c4:	11060605 	tstne	r6, r5, lsl #12
 2c8:	052f0405 	streq	r0, [pc, #-1029]!	; fffffecb <va_printk+0xfffffc3b>
 2cc:	2e650302 	cdpcs	3, 6, cr0, cr5, cr2, {0}
 2d0:	02001905 	andeq	r1, r0, #81920	; 0x14000
 2d4:	03060104 	movweq	r0, #24836	; 0x6104
 2d8:	1a052e22 	bne	14bb68 <va_printk+0x14b8d8>
 2dc:	01040200 	mrseq	r0, R12_usr
 2e0:	00280513 	eoreq	r0, r8, r3, lsl r5
 2e4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2e8:	00250501 	eoreq	r0, r5, r1, lsl #10
 2ec:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 2f0:	02001f05 	andeq	r1, r0, #5, 30
 2f4:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 2f8:	0402000c 	streq	r0, [r2], #-12
 2fc:	004b0601 	subeq	r0, fp, r1, lsl #12
 300:	06010402 	streq	r0, [r1], -r2, lsl #8
 304:	04020001 	streq	r0, [r2], #-1
 308:	04054a01 	streq	r4, [r5], #-2561	; 0xfffff5ff
 30c:	01040200 	mrseq	r0, R12_usr
 310:	02004e06 	andeq	r4, r0, #6, 28	; 0x60
 314:	00010104 	andeq	r0, r1, r4, lsl #2
 318:	01010402 	tsteq	r1, r2, lsl #8
 31c:	01040200 	mrseq	r0, R12_usr
 320:	04020001 	streq	r0, [r2], #-1
 324:	002e0601 	eoreq	r0, lr, r1, lsl #12
 328:	66010402 	strvs	r0, [r1], -r2, lsl #8
 32c:	01040200 	mrseq	r0, R12_usr
 330:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 334:	054a0601 	strbeq	r0, [sl, #-1537]	; 0xfffff9ff
 338:	7fa60348 	svcvc	0x00a60348
 33c:	05052008 	streq	r2, [r5, #-8]
 340:	2e060113 	mcrcs	1, 0, r0, cr6, cr3, {0}
 344:	02040200 	andeq	r0, r4, #0, 4
 348:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 34c:	00010204 	andeq	r0, r1, r4, lsl #4
 350:	13020402 	movwne	r0, #9218	; 0x2402
 354:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 358:	01060204 	tsteq	r6, r4, lsl #4
 35c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 360:	4b060204 	blmi	180b78 <va_printk+0x1808e8>
 364:	02000705 	andeq	r0, r0, #1310720	; 0x140000
 368:	01060204 	tsteq	r6, r4, lsl #4
 36c:	4b060905 	blmi	182788 <va_printk+0x1824f8>
 370:	01060e05 	tsteq	r6, r5, lsl #28
 374:	02004805 	andeq	r4, r0, #327680	; 0x50000
 378:	05620104 	strbeq	r0, [r2, #-260]!	; 0xfffffefc
 37c:	04020005 	streq	r0, [r2], #-5
 380:	004b0601 	subeq	r0, fp, r1, lsl #12
 384:	01010402 	tsteq	r1, r2, lsl #8
 388:	01040200 	mrseq	r0, R12_usr
 38c:	02009e06 	andeq	r9, r0, #6, 28	; 0x60
 390:	002e0104 	eoreq	r0, lr, r4, lsl #2
 394:	06010402 	streq	r0, [r1], -r2, lsl #8
 398:	0340052e 	movteq	r0, #1326	; 0x52e
 39c:	06d600e1 	ldrbeq	r0, [r6], r1, ror #1
 3a0:	06020501 	streq	r0, [r2], -r1, lsl #10
 3a4:	061e059f 			; <UNDEFINED> instruction: 0x061e059f
 3a8:	2e120501 	cfmul32cs	mvfx0, mvfx2, mvfx1
 3ac:	2f060505 	svccs	0x00060505
 3b0:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 3b4:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 3b8:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 3bc:	08051302 	stmdaeq	r5, {r1, r8, r9, ip}
 3c0:	02050d06 	andeq	r0, r5, #384	; 0x180
 3c4:	06080533 			; <UNDEFINED> instruction: 0x06080533
 3c8:	060e054e 	streq	r0, [lr], -lr, asr #10
 3cc:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 3d0:	4b060405 	blmi	1813ec <va_printk+0x18115c>
 3d4:	01060905 	tsteq	r6, r5, lsl #18
 3d8:	2f060405 	svccs	0x00060405
 3dc:	01060705 	tsteq	r6, r5, lsl #14
 3e0:	03060d05 	movweq	r0, #27909	; 0x6d05
 3e4:	08052e7a 	stmdaeq	r5, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
 3e8:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
 3ec:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 3f0:	03054a01 	movweq	r4, #23041	; 0x5a01
 3f4:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 3f8:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 3fc:	0f054b06 	svceq	0x00054b06
 400:	09050106 	stmdbeq	r5, {r1, r2, r8}
 404:	04052e2e 	streq	r2, [r5], #-3630	; 0xfffff1d2
 408:	07053406 	streq	r3, [r5, -r6, lsl #8]
 40c:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 410:	14133006 	ldrne	r3, [r3], #-6
 414:	10060d05 	andne	r0, r6, r5, lsl #26
 418:	05300905 	ldreq	r0, [r0, #-2309]!	; 0xfffff6fb
 41c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffe1f <va_printk+0xfffffb8f>
 420:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 424:	0b052e16 	bleq	14bc84 <va_printk+0x14b9f4>
 428:	0605052e 	streq	r0, [r5], -lr, lsr #10
 42c:	0608052f 	streq	r0, [r8], -pc, lsr #10
 430:	060a0501 	streq	r0, [sl], -r1, lsl #10
 434:	0612052c 	ldreq	r0, [r2], -ip, lsr #10
 438:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 43c:	86060405 	strhi	r0, [r6], -r5, lsl #8
 440:	15014a01 	strne	r4, [r1, #-2561]	; 0xfffff5ff
 444:	01040200 	mrseq	r0, R12_usr
 448:	000f3602 	andeq	r3, pc, r2, lsl #12
 44c:	01010402 	tsteq	r1, r2, lsl #8
 450:	01040200 	mrseq	r0, R12_usr
 454:	341105d6 	ldrcc	r0, [r1], #-1494	; 0xfffffa2a
 458:	02000113 	andeq	r0, r0, #-1073741820	; 0xc0000004
 45c:	ba060204 	blt	180c74 <va_printk+0x1809e4>
 460:	03040200 	movweq	r0, #16896	; 0x4200
 464:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 468:	00010304 	andeq	r0, r1, r4, lsl #6
 46c:	14030402 	strne	r0, [r3], #-1026	; 0xfffffbfe
 470:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 474:	01060304 	tsteq	r6, r4, lsl #6
 478:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 47c:	2f060304 	svccs	0x00060304
 480:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 484:	01060304 	tsteq	r6, r4, lsl #6
 488:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 48c:	d7060304 	strle	r0, [r6, -r4, lsl #6]
 490:	03040200 	movweq	r0, #16896	; 0x4200
 494:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 498:	14051703 	strne	r1, [r5], #-1795	; 0xfffff8fd
 49c:	03040200 	movweq	r0, #16896	; 0x4200
 4a0:	13050106 	movwne	r0, #20742	; 0x5106
 4a4:	03040200 	movweq	r0, #16896	; 0x4200
 4a8:	06180582 	ldreq	r0, [r8], -r2, lsl #11
 4ac:	061b054e 	ldreq	r0, [fp], -lr, asr #10
 4b0:	821a0501 	andshi	r0, sl, #4194304	; 0x400000
 4b4:	4b060905 	blmi	1828d0 <va_printk+0x182640>
 4b8:	01060d05 	tsteq	r6, r5, lsl #26
 4bc:	0609052e 	streq	r0, [r9], -lr, lsr #10
 4c0:	05ba06f3 	ldreq	r0, [sl, #1779]!	; 0x6f3
 4c4:	05300615 	ldreq	r0, [r0, #-1557]!	; 0xfffff9eb
 4c8:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 4cc:	19056617 	stmdbne	r5, {r0, r1, r2, r4, r9, sl, sp, lr}
 4d0:	15054b06 	strne	r4, [r5, #-2822]	; 0xfffff4fa
 4d4:	666f0306 	strbtvs	r0, [pc], -r6, lsl #6
 4d8:	48061105 	stmdami	r6, {r0, r2, r8, ip}
 4dc:	0905d601 	stmdbeq	r5, {r0, r9, sl, ip, lr, pc}
 4e0:	052e0b03 	streq	r0, [lr, #-2819]!	; 0xfffff4fd
 4e4:	2e01060d 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx13
 4e8:	f3060905 	vmls.i8	d0, d6, d5
 4ec:	1505ba06 	strne	fp, [r5, #-2566]	; 0xfffff5fa
 4f0:	03062f06 	movweq	r2, #28422	; 0x6f06
 4f4:	19056675 	stmdbne	r5, {r0, r2, r4, r5, r6, r9, sl, sp, lr}
 4f8:	4a130306 	bmi	4c1118 <va_printk+0x4c0e88>
 4fc:	03061505 	movweq	r1, #25861	; 0x6505
 500:	0306666d 	movweq	r6, #26221	; 0x666d
 504:	ba014a15 	blt	52d60 <va_printk+0x52ad0>
 508:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 50c:	9e011a06 	vmlals.f32	s2, s2, s12
 510:	010e032e 	tsteq	lr, lr, lsr #6
 514:	01060905 	tsteq	r6, r5, lsl #18
 518:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 51c:	03040575 	movweq	r0, #17781	; 0x4575
 520:	07050118 	smladeq	r5, r8, r1, r0
 524:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 528:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 52c:	052e6703 	streq	r6, [lr, #-1795]!	; 0xfffff8fd
 530:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 534:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 538:	0531f306 	ldreq	pc, [r1, #-774]!	; 0xfffffcfa
 53c:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 540:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 544:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 548:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 54c:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 550:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 554:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 558:	30830605 	addcc	r0, r3, r5, lsl #12
 55c:	01060905 	tsteq	r6, r5, lsl #18
 560:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 564:	30110575 	andscc	r0, r1, r5, ror r5
 568:	01062205 	tsteq	r6, r5, lsl #4
 56c:	4b060505 	blmi	181988 <va_printk+0x1816f8>
 570:	05831105 	streq	r1, [r3, #261]	; 0x105
 574:	9e018305 	cdpls	3, 0, cr8, cr1, cr5, {0}
 578:	060e0535 			; <UNDEFINED> instruction: 0x060e0535
 57c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 580:	2d061005 	stccs	0, cr1, [r6, #-20]	; 0xffffffec
 584:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 588:	4a060104 	bmi	1809a0 <va_printk+0x180710>
 58c:	02001005 	andeq	r1, r0, #5
 590:	002e0104 	eoreq	r0, lr, r4, lsl #2
 594:	66010402 	strvs	r0, [r1], -r2, lsl #8
 598:	16060205 	strne	r0, [r6], -r5, lsl #4
 59c:	01060705 	tsteq	r6, r5, lsl #14
 5a0:	4b060205 	blmi	180dbc <va_printk+0x180b2c>
 5a4:	13060105 	movwne	r0, #24837	; 0x6105
 5a8:	001a0266 	andseq	r0, sl, r6, ror #4
 5ac:	Address 0x00000000000005ac is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
   4:	00746967 	rsbseq	r6, r4, r7, ror #18
   8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
   c:	745f3436 	ldrbvc	r3, [pc], #-1078	; 14 <.debug_str+0x14>
  10:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 18 <.debug_str+0x18>
  14:	2f636269 	svccs	0x00636269
  18:	702d6176 	eorvc	r6, sp, r6, ror r1
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  24:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff70 <va_printk+0xfffffce0>
  28:	73612f65 	cmnvc	r1, #404	; 0x194
  2c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  30:	616d6172 	smcvs	54802	; 0xd612
  34:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  38:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  3c:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  40:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  44:	61732f62 	cmnvs	r3, r2, ror #30
  48:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  4c:	2f616d61 	svccs	0x00616d61
  50:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  54:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffff9c <va_printk+0xfffffd0c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	7a697300 	bvc	1a5cc64 <va_printk+0x1a5c9d4>
  60:	00745f65 	rsbseq	r5, r4, r5, ror #30
  64:	5f697072 	svcpl	0x00697072
  68:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  6c:	00726168 	rsbseq	r6, r2, r8, ror #2
  70:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  74:	00747369 	rsbseq	r7, r4, r9, ror #6
  78:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  7c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  80:	69770074 	ldmdbvs	r7!, {r2, r4, r5, r6}^
  84:	00687464 	rsbeq	r7, r8, r4, ror #8
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  90:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  94:	5f5f0074 	svcpl	0x005f0074
  98:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  9c:	00747369 	rsbseq	r7, r4, r9, ror #6
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  ac:	006b746e 	rsbeq	r7, fp, lr, ror #8
  b0:	61656c63 	cmnvs	r5, r3, ror #24
  b4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  b8:	746f6f62 	strbtvc	r6, [pc], #-3938	; c0 <.debug_str+0xc0>
  bc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c0:	5f64656e 	svcpl	0x0064656e
  c4:	6e750070 	mrcvs	0, 3, r0, cr5, cr0, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  d8:	0070665f 	rsbseq	r6, r0, pc, asr r6
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  f0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  fc:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 100:	33746e69 	cmncc	r4, #1680	; 0x690
 104:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 108:	6b747570 	blvs	1d1d6d0 <va_printk+0x1d1d440>
 10c:	736e7500 	cmnvc	lr, #0, 10
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 114:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 118:	72610074 	rsbvc	r0, r1, #116	; 0x74
 11c:	72007367 	andvc	r7, r0, #-1677721599	; 0x9c000001
 120:	735f6970 	cmpvc	pc, #112, 18	; 0x1c0000
 124:	6f5f7465 	svcvs	0x005f7465
 128:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
 12c:	6d660074 	stclvs	0, cr0, [r6, #-464]!	; 0xfffffe30
 130:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xfffff08c
 134:	00747261 	rsbseq	r7, r4, r1, ror #4
 138:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 13c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 140:	2074726f 	rsbscs	r7, r4, pc, ror #4
 144:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 148:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 14c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 150:	615f5f00 	cmpvs	pc, r0, lsl #30
 154:	68630070 	stmdavs	r3!, {r4, r5, r6}^
 158:	73007261 	movwvc	r7, #609	; 0x261
 15c:	61637274 	smcvs	14116	; 0x3724
 160:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 164:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
 168:	67656e00 	strbvs	r6, [r5, -r0, lsl #28]!
 16c:	7300705f 	movwvc	r7, #95	; 0x5f
 170:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
 174:	6500706d 	strvs	r7, [r0, #-109]	; 0xffffff93
 178:	0074696d 	rsbseq	r6, r4, sp, ror #18
 17c:	73747570 	cmnvc	r4, #112, 10	; 0x1c000000
 180:	0070665f 	rsbseq	r6, r0, pc, asr r6
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 18c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 190:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 194:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
 198:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
 19c:	61760065 	cmnvs	r6, r5, rrx
 1a0:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 1a4:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1a8:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
 1ac:	5f00706d 	svcpl	0x0000706d
 1b0:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 1b4:	61765f63 	cmnvs	r6, r3, ror #30
 1b8:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 1bc:	756e0074 	strbvc	r0, [lr, #-116]!	; 0xffffff8c
 1c0:	4700316d 	strmi	r3, [r0, -sp, ror #2]
 1c4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1c8:	31203939 			; <UNDEFINED> instruction: 0x31203939
 1cc:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 1d0:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 1d4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1d8:	316d7261 	cmncc	sp, r1, ror #4
 1dc:	6a363731 	bvs	d8dea8 <va_printk+0xd8dc18>
 1e0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1e4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1e8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1ec:	316d7261 	cmncc	sp, r1, ror #4
 1f0:	6a363731 	bvs	d8debc <va_printk+0xd8dc2c>
 1f4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1f8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1fc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 200:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 204:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 208:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 20c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 210:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 214:	613d6863 	teqvs	sp, r3, ror #16
 218:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 21c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 220:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 224:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 228:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 22c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 230:	20393975 	eorscs	r3, r9, r5, ror r9
 234:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 238:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 23c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 240:	6200676e 	andvs	r6, r0, #28835840	; 0x1b80000
 244:	00657361 	rsbeq	r7, r5, r1, ror #6
 248:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 24c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 250:	5f5f4e4f 	svcpl	0x005f4e4f
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000028 	andeq	r0, r0, r8, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	0000003c 	andeq	r0, r0, ip, lsr r0
  3c:	0000003c 	andeq	r0, r0, ip, lsr r0
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000000 	andeq	r0, r0, r0
  48:	00000078 	andeq	r0, r0, r8, ror r0
  4c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  50:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  54:	86048505 	strhi	r8, [r4], -r5, lsl #10
  58:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  5c:	600e4201 	andvs	r4, lr, r1, lsl #4
  60:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  64:	000b4214 	andeq	r4, fp, r4, lsl r2
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	0000022c 	andeq	r0, r0, ip, lsr #4
  74:	00000064 	andeq	r0, r0, r4, rrx
  78:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	0000002c 	andeq	r0, r0, ip, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	00000290 	muleq	r0, r0, r2
  8c:	00000498 	muleq	r0, r8, r4
  90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  94:	86088509 	strhi	r8, [r8], -r9, lsl #10
  98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  9c:	8a048905 	bhi	1224b8 <va_printk+0x122228>
  a0:	8e028b03 	vmlahi.f64	d8, d2, d3
  a4:	b80e4201 	stmdalt	lr, {r0, r9, lr}
  a8:	022c0302 	eoreq	r0, ip, #134217728	; 0x8000000
  ac:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd59c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <va_printk+0x461a0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached_helper+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached_helper+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_not_implemented_helper+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_not_implemented_helper+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.1>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.0>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00011a0b 	andeq	r1, r1, fp, lsl #20
  10:	001b0c00 	andseq	r0, fp, r0, lsl #24
  14:	00670000 	rsbeq	r0, r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00600000 	rsbeq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040c0000 	streq	r0, [ip], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000d2 	ldrdeq	r0, [r0], -r2
  34:	ac060101 	stfges	f0, [r6], {1}
  38:	01000001 	tsteq	r0, r1
  3c:	01090502 	tsteq	r9, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	0001a305 	andeq	sl, r1, r5, lsl #6
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000f6 	strdeq	r0, [r0], -r6
  50:	a0080101 	andge	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00540702 	subseq	r0, r4, r2, lsl #14
  5c:	9a0d0000 	bls	340064 <asm_not_implemented_helper+0x340034>
  60:	02000001 	andeq	r0, r0, #1
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00004207 	andeq	r4, r0, r7, lsl #4
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  78:	0085040e 	addeq	r0, r5, lr, lsl #8
  7c:	01010000 	mrseq	r0, (UNDEF: 1)
  80:	00010408 	andeq	r0, r1, r8, lsl #8
  84:	007e0300 	rsbseq	r0, lr, r0, lsl #6
  88:	350f0000 	strcc	r0, [pc, #-0]	; 90 <.debug_info+0x90>
  8c:	03000000 	movweq	r0, #0
  90:	1310066e 	tstne	r0, #115343360	; 0x6e00000
  94:	03000001 	movweq	r0, #1
  98:	00260628 	eoreq	r0, r6, r8, lsr #12
  9c:	00a90000 	adceq	r0, r9, r0
  a0:	78110000 	ldmdavc	r1, {}	; <UNPREDICTABLE>
  a4:	12000000 	andne	r0, r0, #0
  a8:	00000400 	andeq	r0, r0, r0, lsl #8
  ac:	30060000 	andcc	r0, r6, r0
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00011e9c 	muleq	r1, ip, lr
  bc:	63700500 	cmnvs	r0, #0, 10
  c0:	5e2a0600 	cfmadda32pl	mvax0, mvax0, mvfx10, mvfx0
  c4:	12000000 	andne	r0, r0, #0
  c8:	0c000000 	stceq	0, cr0, [r0], {-0}
  cc:	06000000 	streq	r0, [r0], -r0
  d0:	000000ae 	andeq	r0, r0, lr, lsr #1
  d4:	0000012e 	andeq	r0, r0, lr, lsr #2
  d8:	00180305 	andseq	r0, r8, r5, lsl #6
  dc:	50070000 	andpl	r0, r7, r0
  e0:	92000000 	andls	r0, r0, #0
  e4:	14000000 	strne	r0, [r0], #-0
  e8:	02000001 	andeq	r0, r0, #1
  ec:	03055001 	movweq	r5, #20481	; 0x5001
  f0:	00000048 	andeq	r0, r0, r8, asr #32
  f4:	05510102 	ldrbeq	r0, [r1, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	52010200 	andpl	r0, r1, #0, 4
 100:	00180305 	andseq	r0, r8, r5, lsl #6
 104:	01020000 	mrseq	r0, (UNDEF: 2)
 108:	02370153 	eorseq	r0, r7, #-1073741804	; 0xc0000014
 10c:	03007d02 	movweq	r7, #3330	; 0xd02
 110:	005001a3 	subseq	r0, r0, r3, lsr #3
 114:	00005408 	andeq	r5, r0, r8, lsl #8
 118:	00008a00 	andeq	r8, r0, r0, lsl #20
 11c:	85090000 	strhi	r0, [r9, #-0]
 120:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 124:	0a000001 	beq	130 <.debug_info+0x130>
 128:	0000002d 	andeq	r0, r0, sp, lsr #32
 12c:	1e03001a 	mcrne	0, 0, r0, cr3, cr10, {0}
 130:	04000001 	streq	r0, [r0], #-1
 134:	000000bb 	strheq	r0, [r0], -fp
 138:	00000003 	andeq	r0, r0, r3
 13c:	00003000 	andeq	r3, r0, r0
 140:	a89c0100 	ldmge	ip, {r8}
 144:	05000001 	streq	r0, [r0, #-1]
 148:	03006370 	movweq	r6, #880	; 0x370
 14c:	00005e26 	andeq	r5, r0, r6, lsr #28
 150:	00002c00 	andeq	r2, r0, r0, lsl #24
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00ae0600 	adceq	r0, lr, r0, lsl #12
 15c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 160:	03050000 	movweq	r0, #20480	; 0x5000
 164:	00000000 	andeq	r0, r0, r0
 168:	00002007 	andeq	r2, r0, r7
 16c:	00009200 	andeq	r9, r0, r0, lsl #4
 170:	00019e00 	andeq	r9, r1, r0, lsl #28
 174:	50010200 	andpl	r0, r1, r0, lsl #4
 178:	001c0305 	andseq	r0, ip, r5, lsl #6
 17c:	01020000 	mrseq	r0, (UNDEF: 2)
 180:	00030551 	andeq	r0, r3, r1, asr r5
 184:	02000000 	andeq	r0, r0, #0
 188:	03055201 	movweq	r5, #20993	; 0x5201
 18c:	00000000 	andeq	r0, r0, r0
 190:	01530102 	cmpeq	r3, r2, lsl #2
 194:	7d020234 	sfmvc	f0, 4, [r2, #-208]	; 0xffffff30
 198:	01a30300 			; <UNDEFINED> instruction: 0x01a30300
 19c:	24080050 	strcs	r0, [r8], #-80	; 0xffffffb0
 1a0:	8a000000 	bhi	1a8 <.debug_info+0x1a8>
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	00008509 	andeq	r8, r0, r9, lsl #10
 1ac:	0001b800 	andeq	fp, r1, r0, lsl #16
 1b0:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 1b4:	00160000 	andseq	r0, r6, r0
 1b8:	0001a803 	andeq	sl, r1, r3, lsl #16
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <asm_not_implemented_helper+0x8fdc>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  20:	213a0e03 	teqcs	sl, r3, lsl #28
  24:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  28:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  2c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  30:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  34:	00001301 	andeq	r1, r0, r1, lsl #6
  38:	03000505 	movweq	r0, #1285	; 0x505
  3c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  40:	0b390b3b 	bleq	e42d34 <asm_not_implemented_helper+0xe42d04>
  44:	17021349 	strne	r1, [r2, -r9, asr #6]
  48:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  4c:	00340600 	eorseq	r0, r4, r0, lsl #12
  50:	13490e03 	movtne	r0, #40451	; 0x9e03
  54:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  58:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
  5c:	7f017d01 	svcvc	0x00017d01
  60:	00130113 	andseq	r0, r3, r3, lsl r1
  64:	00480800 	subeq	r0, r8, r0, lsl #16
  68:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  6c:	01090000 	mrseq	r0, (UNDEF: 9)
  70:	01134901 	tsteq	r3, r1, lsl #18
  74:	0a000013 	beq	c8 <.debug_abbrev+0xc8>
  78:	13490021 	movtne	r0, #36897	; 0x9021
  7c:	00000b2f 	andeq	r0, r0, pc, lsr #22
  80:	2501110b 	strcs	r1, [r1, #-267]	; 0xfffffef5
  84:	030b130e 	movweq	r1, #45838	; 0xb30e
  88:	110e1b0e 	tstne	lr, lr, lsl #22
  8c:	10061201 	andne	r1, r6, r1, lsl #4
  90:	0c000017 	stceq	0, cr0, [r0], {23}
  94:	0b0b0024 	bleq	2c012c <asm_not_implemented_helper+0x2c00fc>
  98:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  9c:	160d0000 	strne	r0, [sp], -r0
  a0:	3a0e0300 	bcc	380ca8 <asm_not_implemented_helper+0x380c78>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0013490b 	andseq	r4, r3, fp, lsl #18
  ac:	000f0e00 	andeq	r0, pc, r0, lsl #28
  b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  b4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  b8:	03193f00 	tsteq	r9, #0, 30
  bc:	3b0b3a0e 	blcc	2ce8fc <asm_not_implemented_helper+0x2ce8cc>
  c0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c4:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  c8:	0000193c 	andeq	r1, r0, ip, lsr r9
  cc:	3f012e10 	svccc	0x00012e10
  d0:	3a0e0319 	bcc	380d3c <asm_not_implemented_helper+0x380d0c>
  d4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  dc:	01193c13 	tsteq	r9, r3, lsl ip
  e0:	11000013 	tstne	r0, r3, lsl r0
  e4:	13490005 	movtne	r0, #36869	; 0x9005
  e8:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
  ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	30040000 	andcc	r0, r4, r0
  14:	0450014c 	ldrbeq	r0, [r0], #-332	; 0xfffffeb4
  18:	91024f4c 	tstls	r2, ip, asr #30
  1c:	604f0468 	subvs	r0, pc, r8, ror #8
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  28:	00000000 	andeq	r0, r0, r0
  2c:	011c0004 	tsteq	ip, r4
  30:	1f1c0450 	svcne	0x001c0450
  34:	04689102 	strbteq	r9, [r8], #-258	; 0xfffffefe
  38:	a304301f 	movwge	r3, #16415	; 0x401f
  3c:	009f5001 	addseq	r5, pc, r1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	00b40003 	adcseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	2f727375 	svccs	0x00727375
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	31312f69 	teqcc	r1, r9, ror #30
  44:	302e322e 	eorcc	r3, lr, lr, lsr #4
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  58:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  5c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  60:	6f442f61 	svcvs	0x00442f61
  64:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  68:	2f73746e 	svccs	0x0073746e
  6c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  70:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  74:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  78:	616d6172 	smcvs	54802	; 0xd612
  7c:	3153432f 	cmpcc	r3, pc, lsr #6
  80:	2f453034 	svccs	0x00453034
  84:	7062696c 	rsbvc	r6, r2, ip, ror #18
  88:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  8c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  90:	61000065 	tstvs	r0, r5, rrx
  94:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  98:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  9c:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  a0:	00000100 	andeq	r0, r0, r0, lsl #2
  a4:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  a8:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  ac:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  b0:	00000200 	andeq	r0, r0, r0, lsl #4
  b4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b8:	00030068 	andeq	r0, r3, r8, rrx
  bc:	2a050000 	bcs	1400c4 <asm_not_implemented_helper+0x140094>
  c0:	00020500 	andeq	r0, r2, r0, lsl #10
  c4:	14000000 	strne	r0, [r0], #-0
  c8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  cc:	06014b06 	streq	r4, [r1], -r6, lsl #22
  d0:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
  d4:	0106842e 	tsteq	r6, lr, lsr #8
  d8:	4b060505 	blmi	1814f4 <asm_not_implemented_helper+0x1814c4>
  dc:	069e0601 	ldreq	r0, [lr], r1, lsl #12
  e0:	0008022e 	andeq	r0, r8, lr, lsr #4
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
  28:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  2c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  30:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  34:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  38:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  3c:	6f6f6265 	svcvs	0x006f6265
  40:	6f6c0074 	svcvs	0x006c0074
  44:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  58:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	2f00746e 	svccs	0x0000746e
  68:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  6c:	6173612f 	cmnvs	r3, pc, lsr #2
  70:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  74:	2f616d61 	svccs	0x00616d61
  78:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  7c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  80:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  84:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  88:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  8c:	61726769 	cmnvs	r2, r9, ror #14
  90:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  94:	30343153 	eorscc	r3, r4, r3, asr r1
  98:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  9c:	00697062 	rsbeq	r7, r9, r2, rrx
  a0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a8:	61686320 	cmnvs	r8, r0, lsr #6
  ac:	5f5f0072 	svcpl	0x005f0072
  b0:	434e5546 	movtmi	r5, #58694	; 0xe546
  b4:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  b8:	61005f5f 	tstvs	r0, pc, asr pc
  bc:	6e5f6d73 	mrcvs	13, 2, r6, cr15, cr3, {3}
  c0:	725f746f 	subsvc	r7, pc, #1862270976	; 0x6f000000
  c4:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  c8:	685f6465 	ldmdavs	pc, {r0, r2, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
  cc:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  d0:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f4:	6f6c0074 	svcvs	0x006c0074
  f8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 108:	6f687300 	svcvs	0x00687300
 10c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 110:	7000746e 	andvc	r7, r0, lr, ror #8
 114:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 118:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 11c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 120:	31312039 	teqcc	r1, r9, lsr r0
 124:	302e322e 	eorcc	r3, lr, lr, lsr #4
 128:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 12c:	613d7570 	teqvs	sp, r0, ror r5
 130:	31316d72 	teqcc	r1, r2, ror sp
 134:	7a6a3637 	bvc	1a8da18 <asm_not_implemented_helper+0x1a8d9e8>
 138:	20732d66 	rsbscs	r2, r3, r6, ror #26
 13c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 140:	613d656e 	teqvs	sp, lr, ror #10
 144:	31316d72 	teqcc	r1, r2, ror sp
 148:	7a6a3637 	bvc	1a8da2c <asm_not_implemented_helper+0x1a8d9fc>
 14c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 150:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 154:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 158:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 15c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 160:	616d2d20 	cmnvs	sp, r0, lsr #26
 164:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 168:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 16c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 170:	6b36766d 	blvs	d9db2c <asm_not_implemented_helper+0xd9dafc>
 174:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 178:	20626467 	rsbcs	r6, r2, r7, ror #8
 17c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 180:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 184:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 188:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 18c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 190:	61747365 	cmnvs	r4, r5, ror #6
 194:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 198:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
 19c:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1a0:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 1a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1b0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1b4:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_not_implemented_helper+0x46400>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ba 	strheq	r0, [r0], -sl
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c803 	andeq	ip, r0, r3, lsl #16
  10:	015d0c00 	cmpeq	sp, r0, lsl #24
  14:	00410000 	subeq	r0, r1, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007a 	andeq	r0, r0, sl, ror r0
  34:	51060101 	tstpl	r6, r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	00be0502 	adcseq	r0, lr, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014805 	andeq	r4, r1, r5, lsl #16
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	0000009e 	muleq	r0, lr, r0
  50:	0e080101 	adfeqe	f0, f0, f1
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002e0702 	eoreq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001c07 	andeq	r1, r0, r7, lsl #24
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000087 	andeq	r0, r0, r7, lsl #1
  6c:	ac080101 	stfges	f0, [r8], {1}
  70:	05000000 	streq	r0, [r0, #-0]
  74:	00000000 	andeq	r0, r0, r0
  78:	10060c01 	andne	r0, r6, r1, lsl #24
  7c:	10000000 	andne	r0, r0, r0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	00009a9c 	muleq	r0, ip, sl
  88:	00720200 	rsbseq	r0, r2, r0, lsl #4
  8c:	00002d0d 	andeq	r2, r0, sp, lsl #26
  90:	00001200 	andeq	r1, r0, r0, lsl #4
  94:	00000c00 	andeq	r0, r0, r0, lsl #24
  98:	b1060000 	mrslt	r0, (UNDEF: 6)
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	00000603 	andeq	r0, r0, r3, lsl #12
  a4:	00100000 	andseq	r0, r0, r0
  a8:	9c010000 	stcls	0, cr0, [r1], {-0}
  ac:	04007202 	streq	r7, [r0], #-514	; 0xfffffdfe
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	00000033 	andeq	r0, r0, r3, lsr r0
  b8:	0000002d 	andeq	r0, r0, sp, lsr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <disable_cache+0x8ffc>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <disable_cache+0x484f0>
  14:	0e21390b 	vmuleq.f16	s6, s2, s22	; <UNPREDICTABLE>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  20:	01110300 	tsteq	r1, r0, lsl #6
  24:	0b130e25 	bleq	4c38c0 <disable_cache+0x4c38b0>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	01111755 	tsteq	r1, r5, asr r7
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002404 	bleq	904c <disable_cache+0x903c>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	05000008 	streq	r0, [r0, #-8]
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <disable_cache+0xe83848>
  48:	0b390b3b 	bleq	e42d3c <disable_cache+0xe42d2c>
  4c:	01111927 	tsteq	r1, r7, lsr #18
  50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  54:	1301197a 	movwne	r1, #6522	; 0x197a
  58:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  5c:	03193f01 	tsteq	r9, #1, 30
  60:	3b0b3a0e 	blcc	2ce8a0 <disable_cache+0x2ce890>
  64:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  68:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  6c:	7a184006 	bvc	61008c <disable_cache+0x61007c>
  70:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000004a 	andeq	r0, r0, sl, asr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	14060000 	strne	r0, [r6], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	53010000 	movwpl	r0, #4096	; 0x1000
  1c:	07040004 	streq	r0, [r4, -r4]
  20:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
  24:	049f1aef 	ldreq	r1, [pc], #2799	; 2c <.debug_loclists+0x2c>
  28:	53010c04 	movwpl	r0, #7172	; 0x1c04
  2c:	01010000 	mrseq	r0, (UNDEF: 1)
  30:	06000000 	streq	r0, [r0], -r0
  34:	00000004 	andeq	r0, r0, r4
  38:	01000004 	tsteq	r0, r4
  3c:	04000453 	streq	r0, [r0], #-1107	; 0xfffffbad
  40:	0a007307 	beq	1cc64 <disable_cache+0x1cc54>
  44:	9f211000 	svcls	0x00211000
  48:	010c0404 	tsteq	ip, r4, lsl #8
  4c:	Address 0x000000000000004c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000006b 	andeq	r0, r0, fp, rrx
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  2c:	00632e65 	rsbeq	r2, r3, r5, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  38:	00000002 	andeq	r0, r0, r2
  3c:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  40:	02051313 	andeq	r1, r5, #1275068416	; 0x4c000000
  44:	0405132f 	streq	r1, [r5], #-815	; 0xfffffcd1
  48:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  4c:	01052f06 	tsteq	r5, r6, lsl #30
  50:	1a052f06 	bne	14bc70 <disable_cache+0x14bc60>
  54:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
  58:	02051313 	andeq	r1, r5, #1275068416	; 0x4c000000
  5c:	04051330 	streq	r1, [r5], #-816	; 0xfffffcd0
  60:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  64:	01052f06 	tsteq	r5, r6, lsl #30
  68:	02022f06 	andeq	r2, r2, #6, 30
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61736964 	cmnvs	r3, r4, ror #18
   4:	5f656c62 	svcpl	0x00656c62
   8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f682f00 	svcvs	0x00682f00
  44:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  48:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  50:	6f442f61 	svcvs	0x00442f61
  54:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  58:	2f73746e 	svccs	0x0073746e
  5c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  60:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  64:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  68:	616d6172 	smcvs	54802	; 0xd612
  6c:	3153432f 	cmpcc	r3, pc, lsr #6
  70:	2f453034 	svccs	0x00453034
  74:	7062696c 	rsbvc	r6, r2, ip, ror #18
  78:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  7c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  80:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  84:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	6f6c0074 	svcvs	0x006c0074
  a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	616e6500 	cmnvs	lr, r0, lsl #10
  b4:	5f656c62 	svcpl	0x00656c62
  b8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  bc:	68730065 	ldmdavs	r3!, {r0, r2, r5, r6}^
  c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	20554e47 	subscs	r4, r5, r7, asr #28
  cc:	20393943 	eorscs	r3, r9, r3, asr #18
  d0:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  d4:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  d8:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  dc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  e4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  ec:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  f0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  f4:	36373131 			; <UNDEFINED> instruction: 0x36373131
  f8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  fc:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 100:	616f6c66 	cmnvs	pc, r6, ror #24
 104:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 108:	6f733d69 	svcvs	0x00733d69
 10c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 110:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 11c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 120:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 124:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 128:	4f2d2062 	svcmi	0x002d2062
 12c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 130:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 134:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 138:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 13c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 140:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 144:	00676e69 	rsbeq	r6, r7, r9, ror #28
 148:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 14c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 150:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 15c:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 160:	66666174 			; <UNDEFINED> instruction: 0x66666174
 164:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 168:	6361632f 	cmnvs	r1, #-1140850688	; 0xbc000000
 16c:	632e6568 			; <UNDEFINED> instruction: 0x632e6568
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <disable_cache+0x46420>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000107 	andeq	r0, r0, r7, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000e906 	andeq	lr, r0, r6, lsl #18
  10:	00b10c00 	adcseq	r0, r1, r0, lsl #24
  14:	00540000 	subseq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	002c0000 	eoreq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000008d 	andeq	r0, r0, sp, lsl #1
  34:	85060101 	strhi	r0, [r6, #-257]	; 0xfffffeff
  38:	01000001 	tsteq	r0, r1
  3c:	00df0502 	sbcseq	r0, pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00016e05 	andeq	r6, r1, r5, lsl #28
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000cc 	andeq	r0, r0, ip, asr #1
  50:	0b080101 	bleq	20045c <clean_reboot+0x20045c>
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00410702 	subeq	r0, r1, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002f07 	andeq	r2, r0, r7, lsl #30
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000009a 	muleq	r0, sl, r0
  6c:	00002608 	andeq	r2, r0, r8, lsl #12
  70:	00007b00 	andeq	r7, r0, r0, lsl #22
  74:	007b0200 	rsbseq	r0, fp, r0, lsl #4
  78:	03000000 	movweq	r0, #0
  7c:	00000087 	andeq	r0, r0, r7, lsl #1
  80:	da080101 	ble	20048c <clean_reboot+0x20048c>
  84:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  88:	00000080 	andeq	r0, r0, r0, lsl #1
  8c:	0001690a 	andeq	r6, r1, sl, lsl #18
  90:	0e210200 	cdpeq	2, 2, cr0, cr1, cr0, {0}
  94:	00000098 	muleq	r0, r8, r0
  98:	00006c03 	andeq	r6, r0, r3, lsl #24
  9c:	00000b00 	andeq	r0, r0, r0, lsl #22
  a0:	6b020000 	blvs	800a8 <clean_reboot+0x800a8>
  a4:	00190c06 	andseq	r0, r9, r6, lsl #24
  a8:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
  ac:	0000b706 	andeq	fp, r0, r6, lsl #14
  b0:	002d0200 	eoreq	r0, sp, r0, lsl #4
  b4:	0d000000 	stceq	0, cr0, [r0, #-0]
  b8:	00000177 	andeq	r0, r0, r7, ror r1
  bc:	0e064d02 	cdpeq	13, 0, cr4, cr6, cr2, {0}
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00140f9c 	mulseq	r4, ip, pc	; <UNPREDICTABLE>
  d4:	00e40000 	rsceq	r0, r4, r0
  d8:	01040000 	mrseq	r0, (UNDEF: 4)
  dc:	00030550 	andeq	r0, r3, r0, asr r5
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00001805 	andeq	r1, r0, r5, lsl #16
  e8:	0000b700 	andeq	fp, r0, r0, lsl #14
  ec:	00201000 	eoreq	r1, r0, r0
  f0:	00a50000 	adceq	r0, r5, r0
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	003a0150 	eorseq	r0, sl, r0, asr r1
 100:	00002405 	andeq	r2, r0, r5, lsl #8
 104:	00009d00 	andeq	r9, r0, r0, lsl #26
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <clean_reboot+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	movtne	r0, #36869	; 0x9005
  10:	0f030000 	svceq	0x00030000
  14:	04210b00 	strteq	r0, [r1], #-2816	; 0xfffff500
  18:	00001349 	andeq	r1, r0, r9, asr #6
  1c:	02004904 	andeq	r4, r0, #4, 18	; 0x10000
  20:	00187e18 	andseq	r7, r8, r8, lsl lr
  24:	00480500 	subeq	r0, r8, r0, lsl #10
  28:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  2c:	11060000 	mrsne	r0, (UNDEF: 6)
  30:	130e2501 	movwne	r2, #58625	; 0xe501
  34:	1b0e030b 	blne	380c68 <clean_reboot+0x380c68>
  38:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  3c:	00171006 	andseq	r1, r7, r6
  40:	00240700 	eoreq	r0, r4, r0, lsl #14
  44:	0b3e0b0b 	bleq	f82c78 <clean_reboot+0xf82c78>
  48:	00000803 	andeq	r0, r0, r3, lsl #16
  4c:	27011508 	strcs	r1, [r1, -r8, lsl #10]
  50:	01134919 	tsteq	r3, r9, lsl r9
  54:	09000013 	stmdbeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	340a0000 	strcc	r0, [sl], #-0
  60:	3a0e0300 	bcc	380c68 <clean_reboot+0x380c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	3f13490b 	svccc	0x0013490b
  6c:	00193c19 	andseq	r3, r9, r9, lsl ip
  70:	002e0b00 	eoreq	r0, lr, r0, lsl #22
  74:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  78:	0b3b0b3a 	bleq	ec2d68 <clean_reboot+0xec2d68>
  7c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  80:	3c190187 	ldfccs	f0, [r9], {135}	; 0x87
  84:	0c000019 	stceq	0, cr0, [r0], {25}
  88:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  8c:	0b3a0e03 	bleq	e838a0 <clean_reboot+0xe838a0>
  90:	0b390b3b 	bleq	e42d84 <clean_reboot+0xe42d84>
  94:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  98:	00001301 	andeq	r1, r0, r1, lsl #6
  9c:	3f002e0d 	svccc	0x00002e0d
  a0:	3a0e0319 	bcc	380d0c <clean_reboot+0x380d0c>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	3c19270b 	ldccc	7, cr2, [r9], {11}
  ac:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <clean_reboot+0xe838c8>
  b8:	0b390b3b 	bleq	e42dac <clean_reboot+0xe42dac>
  bc:	01871927 	orreq	r1, r7, r7, lsr #18
  c0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  c4:	7a184006 	bvc	6100e4 <clean_reboot+0x6100e4>
  c8:	0f000019 	svceq	0x00000019
  cc:	017d0148 	cmneq	sp, r8, asr #2
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	7d014810 	stcvc	8, cr4, [r1, #-64]	; 0xffffffc0
  d8:	01137f01 	tsteq	r3, r1, lsl #30
  dc:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000096 	muleq	r0, r6, r0
   4:	007b0003 	rsbseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  6c:	722d6e61 	eorvc	r6, sp, #1552	; 0x610
  70:	6f6f6265 	svcvs	0x006f6265
  74:	00632e74 	rsbeq	r2, r3, r4, ror lr
  78:	72000001 	andvc	r0, r0, #1
  7c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  80:	00000200 	andeq	r0, r0, r0, lsl #4
  84:	00190500 	andseq	r0, r9, r0, lsl #10
  88:	00000205 	andeq	r0, r0, r5, lsl #4
  8c:	05150000 	ldreq	r0, [r5, #-0]
  90:	2f832f05 	svccs	0x00832f05
  94:	0006024b 	andeq	r0, r6, fp, asr #4
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  10:	2064656e 	rsbcs	r6, r4, lr, ror #10
  14:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  18:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  1c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff62 <clean_reboot+0xffffff62>	; <UNPREDICTABLE>
  20:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
  24:	5f6e6165 	svcpl	0x006e6165
  28:	6f626572 	svcvs	0x00626572
  2c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  30:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f687300 	svcvs	0x00687300
  44:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa0 <clean_reboot+0xffffffa0>
  58:	73612f65 	cmnvc	r1, #404	; 0x194
  5c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  60:	616d6172 	smcvs	54802	; 0xd612
  64:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  68:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  6c:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  70:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  74:	61732f62 	cmnvs	r3, r2, ror #30
  78:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  7c:	2f616d61 	svccs	0x00616d61
  80:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  84:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffcc <clean_reboot+0xffffffcc>
  88:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  8c:	736e7500 	cmnvc	lr, #0, 10
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	6f6c0074 	svcvs	0x006c0074
  9c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  b4:	66666174 			; <UNDEFINED> instruction: 0x66666174
  b8:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  bc:	656c632f 	strbvs	r6, [ip, #-815]!	; 0xfffffcd1
  c0:	722d6e61 	eorvc	r6, sp, #1552	; 0x610
  c4:	6f6f6265 	svcvs	0x006f6265
  c8:	00632e74 	rsbeq	r2, r3, r4, ror lr
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  d4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  d8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  dc:	73007261 	movwvc	r7, #609	; 0x261
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  ec:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  f0:	2e313120 	rsfcssp	f3, f1, f0
  f4:	20302e32 	eorscs	r2, r0, r2, lsr lr
  f8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  fc:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 100:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 104:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 108:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 10c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 110:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 114:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 118:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 11c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 120:	6f6c666d 	svcvs	0x006c666d
 124:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 128:	733d6962 	teqvc	sp, #1605632	; 0x188000
 12c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 130:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 134:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 138:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 13c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 140:	7a6b3676 	bvc	1acdb20 <clean_reboot+0x1acdb20>
 144:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 148:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 14c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 150:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 154:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 158:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 15c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 160:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 164:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 168:	74757000 	ldrbtvc	r7, [r5], #-0
 16c:	6f6c006b 	svcvs	0x006c006b
 170:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 174:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 178:	5f747261 	svcpl	0x00747261
 17c:	73756c66 	cmnvc	r5, #26112	; 0x6600
 180:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 184:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 188:	2064656e 	rsbcs	r6, r4, lr, ror #10
 18c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3028 	ldr	r3, [pc, #40]	; 38 <_cstart+0x38>
   c:	ea000001 	b	18 <_cstart+0x18>
  10:	e3a02000 	mov	r2, #0
  14:	e4832004 	str	r2, [r3], #4
  18:	e59f201c 	ldr	r2, [pc, #28]	; 3c <_cstart+0x3c>
  1c:	e1530002 	cmp	r3, r2
  20:	3afffffa 	bcc	10 <_cstart+0x10>
  24:	ebfffffe 	bl	0 <uart_init>
  28:	e3a03001 	mov	r3, #1
  2c:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  30:	ebfffffe 	bl	0 <notmain>
  34:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000125 	andeq	r0, r0, r5, lsr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00011906 	andeq	r1, r1, r6, lsl #18
  10:	00b70c00 	adcseq	r0, r7, r0, lsl #24
  14:	00680000 	rsbeq	r0, r8, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00400000 	subeq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000d8 	ldrdeq	r0, [r0], -r8
  34:	a2060101 	andge	r0, r6, #1073741824	; 0x40000000
  38:	01000001 	tsteq	r0, r1
  3c:	010f0502 	tsteq	pc, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00019905 	andeq	r9, r1, r5, lsl #18
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000fc 	strdeq	r0, [r0], -ip
  50:	28080101 	stmdacs	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00550702 	subseq	r0, r5, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00004307 	andeq	r4, r0, r7, lsl #6
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000e5 	andeq	r0, r0, r5, ror #1
  6c:	0a080101 	beq	200478 <_cstart+0x200478>
  70:	08000001 	stmdaeq	r0, {r0}
  74:	00000036 	andeq	r0, r0, r6, lsr r0
  78:	03066e02 	movweq	r6, #28162	; 0x6e02
  7c:	0000000e 	andeq	r0, r0, lr
  80:	1e040105 	adfnes	f0, f4, f5
  84:	02000000 	andeq	r0, r0, #0
  88:	a103063b 	tstge	r3, fp, lsr r6
  8c:	31000000 	mrscc	r0, (UNDEF: 0)
  90:	00af0901 	adceq	r0, pc, r1, lsl #18
  94:	04010000 	streq	r0, [r1], #-0
  98:	00000006 	andeq	r0, r0, r6
  9c:	00004000 	andeq	r4, r0, r0
  a0:	229c0100 	addscs	r0, ip, #0, 2
  a4:	05000001 	streq	r0, [r0, #-1]
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00002610 	andeq	r2, r0, r0, lsl r6
  b0:	00cc0500 	sbceq	r0, ip, r0, lsl #10
  b4:	261f0000 	ldrcs	r0, [pc], -r0
  b8:	04000000 	streq	r0, [r0], #-0
  bc:	0000000e 	andeq	r0, r0, lr
  c0:	0a070601 	beq	1c18cc <_cstart+0x1c18cc>
  c4:	00737362 	rsbseq	r7, r3, r2, ror #6
  c8:	220a0a01 	andcs	r0, sl, #4096	; 0x1000
  cc:	12000001 	andne	r0, r0, #1
  d0:	0c000000 	stceq	0, cr0, [r0], {-0}
  d4:	0b000000 	bleq	dc <.debug_info+0xdc>
  d8:	00000016 	andeq	r0, r0, r6, lsl r0
  dc:	220a0b01 	andcs	r0, sl, #1024	; 0x400
  e0:	0c000001 	stceq	0, cr0, [r0], {1}
  e4:	00000028 	andeq	r0, r0, r8, lsr #32
  e8:	00000008 	andeq	r0, r0, r8
  ec:	000000fd 	strdeq	r0, [r0], -sp
  f0:	006e690d 	rsbeq	r6, lr, sp, lsl #18
  f4:	2d051401 	cfstrscs	mvf1, [r5, #-4]
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00080200 	andeq	r0, r8, r0, lsl #4
 100:	008a0000 	addeq	r0, sl, r0
 104:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 108:	82000000 	andhi	r0, r0, #0
 10c:	02000000 	andeq	r0, r0, #0
 110:	00000034 	andeq	r0, r0, r4, lsr r0
 114:	0000007b 	andeq	r0, r0, fp, ror r0
 118:	00003802 	andeq	r3, r0, r2, lsl #16
 11c:	00007300 	andeq	r7, r0, r0, lsl #6
 120:	040e0000 	streq	r0, [lr], #-0
 124:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <_cstart+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	017d0048 	cmneq	sp, r8, asr #32
  10:	0000137f 	andeq	r1, r0, pc, ror r3
  14:	3f002e03 	svccc	0x00002e03
  18:	3a0e0319 	bcc	380c84 <_cstart+0x380c84>
  1c:	053b0221 	ldreq	r0, [fp, #-545]!	; 0xfffffddf
  20:	27062139 	smladxcs	r6, r9, r1, r2
  24:	00193c19 	andseq	r3, r9, r9, lsl ip
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <_cstart+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	0000193c 	andeq	r1, r0, ip, lsr r9
  3c:	03003405 	movweq	r3, #1029	; 0x405
  40:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  44:	3905213b 	stmdbcc	r5, {r0, r1, r3, r4, r5, r8, sp}
  48:	3f13490b 	svccc	0x0013490b
  4c:	00193c19 	andseq	r3, r9, r9, lsl ip
  50:	01110600 	tsteq	r1, r0, lsl #12
  54:	0b130e25 	bleq	4c38f0 <_cstart+0x4c38f0>
  58:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  5c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  60:	00001710 	andeq	r1, r0, r0, lsl r7
  64:	0b002407 	bleq	9088 <_cstart+0x9088>
  68:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  6c:	08000008 	stmdaeq	r0, {r3}
  70:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <_cstart+0xe83888>
  78:	0b390b3b 	bleq	e42d6c <_cstart+0xe42d6c>
  7c:	01871927 	orreq	r1, r7, r7, lsr #18
  80:	00193c19 	andseq	r3, r9, r9, lsl ip
  84:	012e0900 			; <UNDEFINED> instruction: 0x012e0900
  88:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  8c:	0b3b0b3a 	bleq	ec2d7c <_cstart+0xec2d7c>
  90:	01110b39 	tsteq	r1, r9, lsr fp
  94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  98:	1301197a 	movwne	r1, #6522	; 0x197a
  9c:	340a0000 	strcc	r0, [sl], #-0
  a0:	3a080300 	bcc	200ca8 <_cstart+0x200ca8>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340b0000 	strcc	r0, [fp], #-0
  b4:	3a0e0300 	bcc	380cbc <_cstart+0x380cbc>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0013490b 	andseq	r4, r3, fp, lsl #18
  c0:	010b0c00 	tsteq	fp, r0, lsl #24
  c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c8:	00001301 	andeq	r1, r0, r1, lsl #6
  cc:	0300340d 	movweq	r3, #1037	; 0x40d
  d0:	3b0b3a08 	blcc	2ce8f8 <_cstart+0x2ce8f8>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	000b1c13 	andeq	r1, fp, r3, lsl ip
  dc:	000f0e00 	andeq	r0, pc, r0, lsl #28
  e0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000020 	andeq	r0, r0, r0, lsr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	10040000 	andne	r0, r4, r0
  14:	04530110 	ldrbeq	r0, [r3], #-272	; 0xfffffef0
  18:	73031810 	movwvc	r1, #14352	; 0x3810
  1c:	18049f04 	stmdane	r4, {r2, r8, r9, sl, fp, ip, pc}
  20:	00530127 	subseq	r0, r3, r7, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00750003 	rsbseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	74736300 	ldrbtvc	r6, [r3], #-768	; 0xfffffd00
  6c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  70:	00010063 	andeq	r0, r1, r3, rrx
  74:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  78:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	02050010 	andeq	r0, r5, #16
  84:	00000000 	andeq	r0, r0, r0
  88:	2f050515 	svccs	0x00050515
  8c:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
  90:	13301405 	teqne	r0, #83886080	; 0x5000000
  94:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
  98:	0905310f 	stmdbeq	r5, {r0, r1, r2, r3, r8, ip, sp}
  9c:	10052f06 	andne	r2, r5, r6, lsl #30
  a0:	49060106 	stmdbmi	r6, {r1, r2, r8}
  a4:	32690505 	rsbcc	r0, r9, #20971520	; 0x1400000
  a8:	144a0101 	strbne	r0, [sl], #-257	; 0xfffffeff
  ac:	022f0205 	eoreq	r0, pc, #1342177280	; 0x50000000
  b0:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	6f6e005f 	svcvs	0x006e005f
  10:	69616d74 	stmdbvs	r1!, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
  14:	7362006e 	cmnvc	r2, #110	; 0x6e
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  38:	5f6e6165 	svcpl	0x006e6165
  3c:	6f626572 	svcvs	0x00626572
  40:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6f687300 	svcvs	0x00687300
  58:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffb4 <_cstart+0xffffffb4>
  6c:	73612f65 	cmnvc	r1, #404	; 0x194
  70:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  74:	616d6172 	smcvs	54802	; 0xd612
  78:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  7c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  80:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  84:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  88:	61732f62 	cmnvs	r3, r2, ror #30
  8c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  90:	2f616d61 	svccs	0x00616d61
  94:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  98:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffe0 <_cstart+0xffffffe0>
  9c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a0:	73756300 	cmnvc	r5, #0, 6
  a4:	5f6d6f74 	svcpl	0x006d6f74
  a8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
  ac:	5f007265 	svcpl	0x00007265
  b0:	61747363 	cmnvs	r4, r3, ror #6
  b4:	2e007472 	mcrcs	4, 0, r7, cr0, cr2, {3}
  b8:	6174732f 	cmnvs	r4, pc, lsr #6
  bc:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  c0:	632f6372 			; <UNDEFINED> instruction: 0x632f6372
  c4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  c8:	00632e74 	rsbeq	r2, r3, r4, ror lr
  cc:	73625f5f 	cmnvc	r2, #380	; 0x17c
  d0:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  d4:	005f5f64 	subseq	r5, pc, r4, ror #30
  d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6f6c2067 	svcvs	0x006c2067
  ec:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 100:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 104:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 108:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 10c:	73007261 	movwvc	r7, #609	; 0x261
 110:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 114:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 118:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 11c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 120:	2e313120 	rsfcssp	f3, f1, f0
 124:	20302e32 	eorscs	r2, r0, r2, lsr lr
 128:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 12c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 130:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 134:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 138:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 13c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 140:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 144:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 148:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 14c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 150:	6f6c666d 	svcvs	0x006c666d
 154:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 158:	733d6962 	teqvc	sp, #1605632	; 0x188000
 15c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 160:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 164:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 168:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 16c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 170:	7a6b3676 	bvc	1acdb50 <_cstart+0x1acdb50>
 174:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 178:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 17c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 180:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 184:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 188:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 18c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 190:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 194:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 198:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 19c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1a0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1a4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1a8:	61686320 	cmnvs	r8, r0, lsr #6
 1ac:	Address 0x00000000000001ac is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000a002 	andeq	sl, r0, r2
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	01330000 	teqeq	r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	66060101 	strvs	r0, [r6], -r1, lsl #2
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	005c0502 	subseq	r0, ip, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00009705 	andeq	r9, r0, r5, lsl #14
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	00000120 	andeq	r0, r0, r0, lsr #2
  50:	89080101 	stmdbhi	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00490702 	subeq	r0, r9, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002907 	andeq	r2, r0, r7, lsl #18
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000072 	andeq	r0, r0, r2, ror r0
  6c:	2e080101 	adfcse	f0, f0, f1
  70:	04000001 	streq	r0, [r0], #-1
  74:	0000003b 	andeq	r0, r0, fp, lsr r0
  78:	00060401 	andeq	r0, r6, r1, lsl #8
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <custom_loader+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			; <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <custom_loader+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000004a 	andeq	r0, r0, sl, asr #32
   4:	00320003 	eorseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  2c:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  30:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  34:	00632e72 	rsbeq	r2, r3, r2, ror lr
  38:	00000001 	andeq	r0, r0, r1
  3c:	05001a05 	streq	r1, [r0, #-2565]	; 0xfffff5fb
  40:	00000002 	andeq	r0, r0, r2
  44:	01051500 	tsteq	r5, r0, lsl #10
  48:	00020214 	andeq	r0, r2, r4, lsl r2
  4c:	Address 0x000000000000004c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  24:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  28:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  2c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  30:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	6300746e 	movwvs	r7, #1134	; 0x46e
  3c:	6f747375 	svcvs	0x00747375
  40:	6f6c5f6d 	svcvs	0x006c5f6d
  44:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  60:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  64:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	61686320 	cmnvs	r8, r0, lsr #6
  70:	6f6c0072 	svcvs	0x006c0072
  74:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	736e7500 	cmnvc	lr, #0, 10
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  90:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  94:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	20554e47 	subscs	r4, r5, r7, asr #28
  a4:	20393943 	eorscs	r3, r9, r3, asr #18
  a8:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  ac:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  b0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  b8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  bc:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  c8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  cc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  d8:	616f6c66 	cmnvs	pc, r6, ror #24
  dc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e0:	6f733d69 	svcvs	0x00733d69
  e4:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  e8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  ec:	616d2d20 	cmnvs	sp, r0, lsr #26
  f0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  fc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 100:	4f2d2062 	svcmi	0x002d2062
 104:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 108:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 10c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 110:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 114:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 118:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 11c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 128:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 12c:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 130:	2f007261 	svccs	0x00007261
 134:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 138:	6173612f 	cmnvs	r3, pc, lsr #2
 13c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
 140:	2f616d61 	svccs	0x00616d61
 144:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 148:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 14c:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 150:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
 154:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
 158:	61726769 	cmnvs	r2, r9, ror #14
 15c:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
 160:	30343153 	eorscc	r3, r4, r3, asr r1
 164:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
 168:	00697062 	rsbeq	r7, r9, r2, rrx

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f5f3c 	mrc	15, 0, r5, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <timer_get_usec>
  14:	e0400004 	sub	r0, r0, r4
  18:	e59f3010 	ldr	r3, [pc, #16]	; 30 <cyc_per_sec+0x30>
  1c:	e1500003 	cmp	r0, r3
  20:	3afffffa 	bcc	10 <cyc_per_sec+0x10>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400005 	sub	r0, r0, r5
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000011f 	andeq	r0, r0, pc, lsl r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ef05 	andeq	lr, r0, r5, lsl #30
  10:	008d0c00 	addeq	r0, sp, r0, lsl #24
  14:	003b0000 	eorseq	r0, fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04060000 	streq	r0, [r6], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000a9 	andeq	r0, r0, r9, lsr #1
  34:	78060101 	stmdavc	r6, {r0, r8}
  38:	01000001 	tsteq	r0, r1
  3c:	00e50502 	rsceq	r0, r5, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00016f05 	andeq	r6, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000d2 	ldrdeq	r0, [r0], -r2
  50:	08080101 	stmdaeq	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00280702 	eoreq	r0, r8, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001607 	andeq	r1, r0, r7, lsl #12
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000bb 	strheq	r0, [r0], -fp
  6c:	e0080101 	and	r0, r8, r1, lsl #2
  70:	07000000 	streq	r0, [r0, -r0]
  74:	0000007e 	andeq	r0, r0, lr, ror r0
  78:	2d0a5d02 	stccs	13, cr5, [sl, #-8]
  7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  80:	00000184 	andeq	r0, r0, r4, lsl #3
  84:	2d0a0401 	cfstrscs	mvf0, [sl, #-4]
  88:	00000000 	andeq	r0, r0, r0
  8c:	34000000 	strcc	r0, [r0], #-0
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	0074029c 			; <UNDEFINED> instruction: 0x0074029c
  98:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
  9c:	0000002d 	andeq	r0, r0, sp, lsr #32
  a0:	0000000e 	andeq	r0, r0, lr
  a4:	0000000c 	andeq	r0, r0, ip
  a8:	01007309 	tsteq	r0, r9, lsl #6
  ac:	002d0e07 	eoreq	r0, sp, r7, lsl #28
  b0:	00180000 	andseq	r0, r8, r0
  b4:	00140000 	andseq	r0, r4, r0
  b8:	00020000 	andeq	r0, r2, r0
  bc:	0b000000 	bleq	c4 <.debug_info+0xc4>
  c0:	00002d0e 	andeq	r2, r0, lr, lsl #26
  c4:	00002500 	andeq	r2, r0, r0, lsl #10
  c8:	00002300 	andeq	r2, r0, r0, lsl #6
  cc:	00040300 	andeq	r0, r4, r0, lsl #6
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00ee0000 	rsceq	r0, lr, r0
  d8:	b6020000 	strlt	r0, [r2], -r0
  dc:	05000000 	streq	r0, [r0, #-0]
  e0:	00002d1a 	andeq	r2, r0, sl, lsl sp
  e4:	00002d00 	andeq	r2, r0, r0, lsl #26
  e8:	00002b00 	andeq	r2, r0, r0, lsl #22
  ec:	24030000 	strcs	r0, [r3], #-0
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	0f000000 	svceq	0x00000000
  f8:	02000001 	andeq	r0, r0, #1
  fc:	000000b6 	strheq	r0, [r0], -r6
 100:	002d180b 	eoreq	r1, sp, fp, lsl #16
 104:	00350000 	eorseq	r0, r5, r0
 108:	00330000 	eorseq	r0, r3, r0
 10c:	04000000 	streq	r0, [r0], #-0
 110:	0000000c 	andeq	r0, r0, ip
 114:	00000073 	andeq	r0, r0, r3, ror r0
 118:	00001404 	andeq	r1, r0, r4, lsl #8
 11c:	00007300 	andeq	r7, r0, r0, lsl #6
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <cyc_per_sec+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  10:	3b01213a 	blcc	48500 <cyc_per_sec+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	11010b03 	tstne	r1, r3, lsl #22
  24:	01061201 	tsteq	r6, r1, lsl #4
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	017d0048 	cmneq	sp, r8, asr #32
  30:	0000137f 	andeq	r1, r0, pc, ror r3
  34:	25011105 	strcs	r1, [r1, #-261]	; 0xfffffefb
  38:	030b130e 	movweq	r1, #45838	; 0xb30e
  3c:	110e1b0e 	tstne	lr, lr, lsl #22
  40:	10061201 	andne	r1, r6, r1, lsl #4
  44:	06000017 			; <UNDEFINED> instruction: 0x06000017
  48:	0b0b0024 	bleq	2c00e0 <cyc_per_sec+0x2c00e0>
  4c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  50:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  54:	03193f00 	tsteq	r9, #0, 30
  58:	3b0b3a0e 	blcc	2ce898 <cyc_per_sec+0x2ce898>
  5c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  60:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  64:	08000019 	stmdaeq	r0, {r0, r3, r4}
  68:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  6c:	0b3a0e03 	bleq	e83880 <cyc_per_sec+0xe83880>
  70:	0b390b3b 	bleq	e42d64 <cyc_per_sec+0xe42d64>
  74:	13491927 	movtne	r1, #39207	; 0x9927
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  80:	34090000 	strcc	r0, [r9], #-0
  84:	3a080300 	bcc	200c8c <cyc_per_sec+0x200c8c>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  90:	1742b717 	smlaldne	fp, r2, r7, r7
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000037 	andeq	r0, r0, r7, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	08040001 	stmdaeq	r4, {r0}
  10:	00550134 	subseq	r0, r5, r4, lsr r1
  14:	00010100 	andeq	r0, r1, r0, lsl #2
  18:	01101004 	tsteq	r0, r4
  1c:	34100450 	ldrcc	r0, [r0], #-1104	; 0xfffffbb0
  20:	01005401 	tsteq	r0, r1, lsl #8
  24:	2c280400 	cfstrscs	mvf0, [r8], #-0
  28:	00005001 	andeq	r5, r0, r1
  2c:	34080400 	strcc	r0, [r8], #-1024	; 0xfffffc00
  30:	00005501 	andeq	r5, r0, r1, lsl #10
  34:	2c280400 	cfstrscs	mvf0, [r8], #-0
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d8 	ldrdeq	r0, [r0], -r8
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	63796300 	cmnvs	r9, #0, 6
  6c:	702d656c 	eorvc	r6, sp, ip, ror #10
  70:	732d7265 			; <UNDEFINED> instruction: 0x732d7265
  74:	632e6365 			; <UNDEFINED> instruction: 0x632e6365
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	1c050000 	stcne	0, cr0, [r5], {-0}
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	15000000 	strne	r0, [r0, #-0]
  90:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb93 <cyc_per_sec+0xfffffb93>
  94:	2e01011a 	mcrcs	1, 0, r0, cr1, cr10, {0}
  98:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  9c:	12051406 	andne	r1, r5, #100663296	; 0x6000000
  a0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a4:	22054b06 	andcs	r4, r5, #6144	; 0x1800
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	000c0501 	andeq	r0, ip, r1, lsl #10
  b0:	06010402 	streq	r0, [r1], -r2, lsl #8
  b4:	001d0501 	andseq	r0, sp, r1, lsl #10
  b8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  bc:	02002205 	andeq	r2, r0, #1342177280	; 0x50000000
  c0:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
  c4:	05690605 	strbeq	r0, [r9, #-1541]!	; 0xfffff9fb
  c8:	2e010118 	mcrcs	1, 0, r0, cr1, cr8, {0}
  cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d0:	01051306 	tsteq	r5, r6, lsl #6
  d4:	022e1306 	eoreq	r1, lr, #402653184	; 0x18000000
  d8:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f637963 	svcpl	0x00637963
   4:	00646e65 	rsbeq	r6, r4, r5, ror #28
   8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  10:	61686320 	cmnvs	r8, r0, lsr #6
  14:	6f6c0072 	svcvs	0x006c0072
  18:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  1c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  20:	2064656e 	rsbcs	r6, r4, lr, ror #10
  24:	00746e69 	rsbseq	r6, r4, r9, ror #28
  28:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  2c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  30:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	2f00746e 	svccs	0x0000746e
  3c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  40:	6173612f 	cmnvs	r3, pc, lsr #2
  44:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  48:	2f616d61 	svccs	0x00616d61
  4c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  50:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  54:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  58:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  5c:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  60:	61726769 	cmnvs	r2, r9, ror #14
  64:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  68:	30343153 	eorscc	r3, r4, r3, asr r1
  6c:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  70:	00697062 	rsbeq	r7, r9, r2, rrx
  74:	5f637963 	svcpl	0x00637963
  78:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  7c:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
  80:	5f72656d 	svcpl	0x0072656d
  84:	5f746567 	svcpl	0x00746567
  88:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
  8c:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  90:	66666174 			; <UNDEFINED> instruction: 0x66666174
  94:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  98:	6379632f 	cmnvs	r9, #-1140850688	; 0xbc000000
  9c:	702d656c 	eorvc	r6, sp, ip, ror #10
  a0:	732d7265 			; <UNDEFINED> instruction: 0x732d7265
  a4:	632e6365 			; <UNDEFINED> instruction: 0x632e6365
  a8:	736e7500 	cmnvc	lr, #0, 10
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b4:	6f5f0074 	svcvs	0x005f0074
  b8:	6c007475 	cfstrsvs	mvf7, [r0], {117}	; 0x75
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d0:	6f6c0074 	svcvs	0x006c0074
  d4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  f0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  f4:	31203939 			; <UNDEFINED> instruction: 0x31203939
  f8:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  fc:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 100:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 104:	316d7261 	cmncc	sp, r1, ror #4
 108:	6a363731 	bvs	d8ddd4 <cyc_per_sec+0xd8ddd4>
 10c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 110:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 114:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 118:	316d7261 	cmncc	sp, r1, ror #4
 11c:	6a363731 	bvs	d8dde8 <cyc_per_sec+0xd8dde8>
 120:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 124:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 128:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 12c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 130:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 134:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 138:	206d7261 	rsbcs	r7, sp, r1, ror #4
 13c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 140:	613d6863 	teqvs	sp, r3, ror #16
 144:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 148:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 14c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 150:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 154:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 158:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 15c:	20393975 	eorscs	r3, r9, r5, ror r9
 160:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 164:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 168:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 16c:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 170:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 174:	00746e69 	rsbseq	r6, r4, r9, ror #28
 178:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 17c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 180:	00726168 	rsbseq	r6, r2, r8, ror #2
 184:	5f637963 	svcpl	0x00637963
 188:	5f726570 	svcpl	0x00726570
 18c:	00636573 	rsbeq	r6, r3, r3, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <cyc_per_sec+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010904 	andeq	r0, r1, r4, lsl #18
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	00690000 	rsbeq	r0, r9, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000af 	andeq	r0, r0, pc, lsr #1
  34:	92060101 	andls	r0, r6, #1073741824	; 0x40000000
  38:	01000001 	tsteq	r0, r1
  3c:	00f80502 	rscseq	r0, r8, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00018905 	andeq	r8, r1, r5, lsl #18
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000e5 	andeq	r0, r0, r5, ror #1
  50:	29080101 	stmdbcs	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00560702 	subseq	r0, r6, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00004407 	andeq	r4, r0, r7, lsl #8
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000ce 	andeq	r0, r0, lr, asr #1
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000f308 	andeq	pc, r0, r8, lsl #6
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	37070000 	strcc	r0, [r7, -r0]
  80:	02000000 	andeq	r0, r0, #0
  84:	0208066e 	andeq	r0, r8, #115343360	; 0x6e00000
  88:	02000001 	andeq	r0, r0, #1
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00bc0b00 	adcseq	r0, ip, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2102 	eoreq	r2, sp, r2, lsl #2
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	a20d0000 	andge	r0, sp, #0
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	2c030550 	cfstr32cs	mvfx0, [r3], {80}	; 0x50
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	; 0x10000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000068 	andeq	r0, r0, r8, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03001100 	movweq	r1, #256	; 0x100
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <data_abort_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <data_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <data_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <data_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <data_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <data_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a9 	andeq	r0, r0, r9, lsr #1
   4:	00890003 	addeq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	7461642d 	strbtvc	r6, [r1], #-1069	; 0xfffffbd3
  7c:	62612d61 	rsbvs	r2, r1, #6208	; 0x1840
  80:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
  84:	00010063 	andeq	r0, r1, r3, rrx
  88:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  90:	05000000 	streq	r0, [r0, #-0]
  94:	02050025 	andeq	r0, r5, #37	; 0x25
  98:	00000000 	andeq	r0, r0, r0
  9c:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  a0:	014a0627 	cmpeq	sl, r7, lsr #12
  a4:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  a8:	01000a02 	tsteq	r0, r2, lsl #20
  ac:	Address 0x00000000000000ac is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	63007261 	movwvs	r7, #609	; 0x261
  38:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  3c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  40:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  44:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  58:	2074726f 	rsbscs	r7, r4, pc, ror #4
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	6f682f00 	svcvs	0x00682f00
  6c:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  70:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  74:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  78:	6f442f61 	svcvs	0x00442f61
  7c:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  80:	2f73746e 	svccs	0x0073746e
  84:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  88:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  8c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  90:	616d6172 	smcvs	54802	; 0xd612
  94:	3153432f 	cmpcc	r3, pc, lsr #6
  98:	2f453034 	svccs	0x00453034
  9c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a0:	5f5f0069 	svcpl	0x005f0069
  a4:	434e5546 	movtmi	r5, #58694	; 0xe546
  a8:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  ac:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	61746164 	cmnvs	r4, r4, ror #2
  c0:	6f62615f 	svcvs	0x0062615f
  c4:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  c8:	6f746365 	svcvs	0x00746365
  cc:	6f6c0072 	svcvs	0x006c0072
  d0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6f6c2067 	svcvs	0x006c2067
  ec:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f0:	6300746e 	movwvs	r7, #1134	; 0x46e
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 100:	72700074 	rsbsvc	r0, r0, #116	; 0x74
 104:	6b746e69 	blvs	1d1bab0 <data_abort_vector+0x1d1bab0>
 108:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 10c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 110:	2e313120 	rsfcssp	f3, f1, f0
 114:	20302e32 	eorscs	r2, r0, r2, lsr lr
 118:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 11c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 130:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6f6c666d 	svcvs	0x006c666d
 144:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 148:	733d6962 	teqvc	sp, #1605632	; 0x188000
 14c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 158:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	7a6b3676 	bvc	1acdb40 <data_abort_vector+0x1acdb40>
 164:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 168:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 16c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 170:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 174:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 178:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 17c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 180:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 184:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 188:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 18c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 190:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 194:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 198:	61686320 	cmnvs	r8, r0, lsr #6
 19c:	Address 0x000000000000019c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000f104 	andeq	pc, r0, r4, lsl #2
  10:	00aa0c00 	adceq	r0, sl, r0, lsl #24
  14:	00400000 	subeq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000086 	andeq	r0, r0, r6, lsl #1
  34:	7a060101 	bvc	180440 <fast_interrupt_vector+0x180440>
  38:	01000001 	tsteq	r0, r1
  3c:	00e00502 	rsceq	r0, r0, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017105 	andeq	r7, r1, r5, lsl #2
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000cd 	andeq	r0, r0, sp, asr #1
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002d0702 	eoreq	r0, sp, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001b07 	andeq	r1, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000093 	muleq	r0, r3, r0
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000db08 	andeq	sp, r0, r8, lsl #22
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	0e070000 	cdpeq	0, 0, cr0, cr7, cr0, {0}
  80:	02000000 	andeq	r0, r0, #0
  84:	ea08066e 	b	201a44 <fast_interrupt_vector+0x201a44>
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	01860b00 	orreq	r0, r6, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2502 	eoreq	r2, sp, r2, lsl #10
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	; 0x10000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03001500 	movweq	r1, #1280	; 0x500
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <fast_interrupt_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <fast_interrupt_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <fast_interrupt_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <fast_interrupt_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <fast_interrupt_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <fast_interrupt_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
  7c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  80:	72000001 	andvc	r0, r0, #1
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	00290500 	eoreq	r0, r9, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	06130000 	ldreq	r0, [r3], -r0
  98:	062b0501 	strteq	r0, [fp], -r1, lsl #10
  9c:	d606014a 	strle	r0, [r6], -sl, asr #2
  a0:	0a022e06 	beq	8b8c0 <fast_interrupt_vector+0x8b8c0>
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff8c <fast_interrupt_vector+0xffffff8c>
  44:	73612f65 	cmnvc	r1, #404	; 0x194
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	616d6172 	smcvs	54802	; 0xd612
  50:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  54:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  58:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  5c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  60:	61732f62 	cmnvs	r3, r2, ror #30
  64:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  68:	2f616d61 	svccs	0x00616d61
  6c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  70:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffb8 <fast_interrupt_vector+0xffffffb8>
  74:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  78:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  7c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  80:	5f4e4f49 	svcpl	0x004e4f49
  84:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  88:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  8c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  90:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a8:	2f2e0074 	svccs	0x002e0074
  ac:	66617473 			; <UNDEFINED> instruction: 0x66617473
  b0:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  b4:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  b8:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  bc:	61682d74 	smcvs	33492	; 0x82d4
  c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  c4:	61662d72 	smcvs	25298	; 0x62d2
  c8:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6f6c2067 	svcvs	0x006c2067
  d4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d8:	6300746e 	movwvs	r7, #1134	; 0x46e
  dc:	00726168 	rsbseq	r6, r2, r8, ror #2
  e0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  e4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  e8:	72700074 	rsbsvc	r0, r0, #116	; 0x74
  ec:	6b746e69 	blvs	1d1ba98 <fast_interrupt_vector+0x1d1ba98>
  f0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  f4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  f8:	2e313120 	rsfcssp	f3, f1, f0
  fc:	20302e32 	eorscs	r2, r0, r2, lsr lr
 100:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 104:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 108:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 10c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 110:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 114:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 118:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 11c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 120:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 124:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 128:	6f6c666d 	svcvs	0x006c666d
 12c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 130:	733d6962 	teqvc	sp, #1605632	; 0x188000
 134:	2074666f 	rsbscs	r6, r4, pc, ror #12
 138:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 13c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 140:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	7a6b3676 	bvc	1acdb28 <fast_interrupt_vector+0x1acdb28>
 14c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 150:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 154:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 158:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 15c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 160:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 164:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 168:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 16c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 170:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 174:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 178:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 17c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 180:	61686320 	cmnvs	r8, r0, lsr #6
 184:	61660072 	smcvs	24578	; 0x6002
 188:	695f7473 	ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 18c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 190:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 194:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 198:	00726f74 	rsbseq	r6, r2, r4, ror pc

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000fb04 	andeq	pc, r0, r4, lsl #22
  10:	009e0c00 	addseq	r0, lr, r0, lsl #24
  14:	00400000 	subeq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000091 	muleq	r0, r1, r0
  34:	84060101 	strhi	r0, [r6], #-257	; 0xfffffeff
  38:	01000001 	tsteq	r0, r1
  3c:	00ea0502 	rsceq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017b05 	andeq	r7, r1, r5, lsl #22
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000d7 	ldrdeq	r0, [r0], -r7
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002d0702 	eoreq	r0, sp, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001b07 	andeq	r1, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000c0 	andeq	r0, r0, r0, asr #1
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000e508 	andeq	lr, r0, r8, lsl #10
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	0e070000 	cdpeq	0, 0, cr0, cr7, cr0, {0}
  80:	02000000 	andeq	r0, r0, #0
  84:	f408066e 	vst1.16	{d0-d2}, [r8 :128], lr
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00860b00 	addeq	r0, r6, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	; 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1a03 	eoreq	r1, sp, r3, lsl #20
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	; 0x4000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03000a00 	movweq	r0, #2560	; 0xa00
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <int_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <int_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <int_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <int_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <int_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <int_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a2 	andeq	r0, r0, r2, lsr #1
   4:	00820003 	addeq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  7c:	0100632e 	tsteq	r0, lr, lsr #6
  80:	70720000 	rsbsvc	r0, r2, r0
  84:	00682e69 	rsbeq	r2, r8, r9, ror #28
  88:	00000002 	andeq	r0, r0, r2
  8c:	05001e05 	streq	r1, [r0, #-3589]	; 0xfffff1fb
  90:	00000002 	andeq	r0, r0, r2
  94:	01061400 	tsteq	r6, r0, lsl #8
  98:	4a062005 	bmi	1880b4 <int_vector+0x1880b4>
  9c:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  a0:	000a022e 	andeq	r0, sl, lr, lsr #4
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff8c <int_vector+0xffffff8c>
  44:	73612f65 	cmnvc	r1, #404	; 0x194
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	616d6172 	smcvs	54802	; 0xd612
  50:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  54:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  58:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  5c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  60:	61732f62 	cmnvs	r3, r2, ror #30
  64:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  68:	2f616d61 	svccs	0x00616d61
  6c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  70:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffb8 <int_vector+0xffffffb8>
  74:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  78:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  7c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  80:	5f4e4f49 	svcpl	0x004e4f49
  84:	6e69005f 	mcrvs	0, 3, r0, cr9, cr15, {2}
  88:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  8c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  90:	736e7500 	cmnvc	lr, #0, 10
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	2f2e0074 	svccs	0x002e0074
  a0:	66617473 			; <UNDEFINED> instruction: 0x66617473
  a4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  a8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  ac:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  b0:	61682d74 	smcvs	33492	; 0x82d4
  b4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  b8:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  bc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	61686300 	cmnvs	r8, r0, lsl #6
  e8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  ec:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  f8:	47006b74 	smlsdxmi	r0, r4, fp, r6
  fc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 100:	31203939 			; <UNDEFINED> instruction: 0x31203939
 104:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 108:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 10c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 110:	316d7261 	cmncc	sp, r1, ror #4
 114:	6a363731 	bvs	d8dde0 <int_vector+0xd8dde0>
 118:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 11c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 120:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <int_vector+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 134:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 138:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 13c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 140:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 144:	206d7261 	rsbcs	r7, sp, r1, ror #4
 148:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 14c:	613d6863 	teqvs	sp, r3, ror #16
 150:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 154:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 158:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 15c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 160:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 164:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 168:	20393975 	eorscs	r3, r9, r5, ror r9
 16c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 170:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 174:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 178:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 17c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 188:	63206465 			; <UNDEFINED> instruction: 0x63206465
 18c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000df04 	andeq	sp, r0, r4, lsl #30
  10:	01680c00 	cmneq	r8, r0, lsl #24
  14:	00400000 	subeq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000097 	muleq	r0, r7, r0
  34:	90060101 	andls	r0, r6, r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	00ce0502 	sbceq	r0, lr, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00015f05 	andeq	r5, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000bb 	strheq	r0, [r0], -fp
  50:	00080101 	andeq	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002d0702 	eoreq	r0, sp, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001b07 	andeq	r1, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000a4 	andeq	r0, r0, r4, lsr #1
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000c908 	andeq	ip, r0, r8, lsl #18
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	0e070000 	cdpeq	0, 0, cr0, cr7, cr0, {0}
  80:	02000000 	andeq	r0, r0, #0
  84:	d808066e 	stmdale	r8, {r1, r2, r3, r5, r6, r9, sl}
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00790b00 	rsbseq	r0, r9, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	; 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2003 	eoreq	r2, sp, r3
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	8a0d0000 	bhi	3400cc <interrupt_vector+0x3400cc>
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	; 0x4000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000064 	andeq	r0, r0, r4, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03001000 	movweq	r1, #0
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <interrupt_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <interrupt_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <interrupt_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <interrupt_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <interrupt_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <interrupt_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a8 	andeq	r0, r0, r8, lsr #1
   4:	00880003 	addeq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  7c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  80:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  8c:	00020068 	andeq	r0, r2, r8, rrx
  90:	24050000 	strcs	r0, [r5], #-0
  94:	00020500 	andeq	r0, r2, r0, lsl #10
  98:	14000000 	strne	r0, [r0], #-0
  9c:	26050106 	strcs	r0, [r5], -r6, lsl #2
  a0:	06014a06 	streq	r4, [r1], -r6, lsl #20
  a4:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  a8:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff8c <interrupt_vector+0xffffff8c>
  44:	73612f65 	cmnvc	r1, #404	; 0x194
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	616d6172 	smcvs	54802	; 0xd612
  50:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  54:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  58:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  5c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  60:	61732f62 	cmnvs	r3, r2, ror #30
  64:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  68:	2f616d61 	svccs	0x00616d61
  6c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  70:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffb8 <interrupt_vector+0xffffffb8>
  74:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  78:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  7c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  80:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  84:	6f746365 	svcvs	0x00746365
  88:	5f5f0072 	svcpl	0x005f0072
  8c:	434e5546 	movtmi	r5, #58694	; 0xe546
  90:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  94:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  98:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  9c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  dc:	47006b74 	smlsdxmi	r0, r4, fp, r6
  e0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  e4:	31203939 			; <UNDEFINED> instruction: 0x31203939
  e8:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  ec:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  f0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <interrupt_vector+0xd8ddc4>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 104:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 108:	316d7261 	cmncc	sp, r1, ror #4
 10c:	6a363731 	bvs	d8ddd8 <interrupt_vector+0xd8ddd8>
 110:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 114:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 118:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 11c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 120:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 124:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 128:	206d7261 	rsbcs	r7, sp, r1, ror #4
 12c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 130:	613d6863 	teqvs	sp, r3, ror #16
 134:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 138:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 13c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 140:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 144:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 148:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 14c:	20393975 	eorscs	r3, r9, r5, ror r9
 150:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 154:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 158:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 15c:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 160:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 164:	00746e69 	rsbseq	r6, r4, r9, ror #28
 168:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 16c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 170:	2f637273 	svccs	0x00637273
 174:	61666564 	cmnvs	r6, r4, ror #10
 178:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
 17c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 180:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
 184:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 188:	70757272 	rsbsvc	r7, r5, r2, ror r2
 18c:	00632e74 	rsbeq	r2, r3, r4, ror lr
 190:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 194:	63206465 			; <UNDEFINED> instruction: 0x63206465
 198:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010b04 	andeq	r0, r1, r4, lsl #22
  10:	00160c00 	andseq	r0, r6, r0, lsl #24
  14:	007d0000 	rsbseq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000c3 	andeq	r0, r0, r3, asr #1
  34:	94060101 	strls	r0, [r6], #-257	; 0xfffffeff
  38:	01000001 	tsteq	r0, r1
  3c:	00fa0502 	rscseq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00018b05 	andeq	r8, r1, r5, lsl #22
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000e7 	andeq	r0, r0, r7, ror #1
  50:	3d080101 	stfccs	f0, [r8, #-4]
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	006a0702 	rsbeq	r0, sl, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00005807 	andeq	r5, r0, r7, lsl #16
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000f508 	andeq	pc, r0, r8, lsl #10
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	4b070000 	blmi	1c0084 <prefetch_abort_vector+0x1c0084>
  80:	02000000 	andeq	r0, r0, #0
  84:	0408066e 	streq	r0, [r8], #-1646	; 0xfffff992
  88:	02000001 	andeq	r0, r0, #1
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00000b00 	andeq	r0, r0, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2502 	eoreq	r2, sp, r2, lsl #10
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	b60d0000 	strlt	r0, [sp], -r0
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	; 0x10000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000064 	andeq	r0, r0, r4, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03001500 	movweq	r1, #1280	; 0x500
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <prefetch_abort_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <prefetch_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <prefetch_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <prefetch_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <prefetch_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <prefetch_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a7 	andeq	r0, r0, r7, lsr #1
   4:	00870003 	addeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	6572702d 	ldrbvs	r7, [r2, #-45]!	; 0xffffffd3
  7c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
  80:	00632e68 	rsbeq	r2, r3, r8, ror #28
  84:	72000001 	andvc	r0, r0, #1
  88:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	00290500 	eoreq	r0, r9, r0, lsl #10
  94:	00000205 	andeq	r0, r0, r5, lsl #4
  98:	06130000 	ldreq	r0, [r3], -r0
  9c:	062b0501 	strteq	r0, [fp], -r1, lsl #10
  a0:	d606014a 	strle	r0, [r6], -sl, asr #2
  a4:	0a022e06 	beq	8b8c4 <prefetch_abort_vector+0x8b8c4>
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	736e7500 	cmnvc	lr, #0, 10
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  48:	63007261 	movwvs	r7, #609	; 0x261
  4c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  50:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  54:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  6c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	6f682f00 	svcvs	0x00682f00
  80:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  84:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  88:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  8c:	6f442f61 	svcvs	0x00442f61
  90:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  94:	2f73746e 	svccs	0x0073746e
  98:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  9c:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  a0:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  a4:	616d6172 	smcvs	54802	; 0xd612
  a8:	3153432f 	cmpcc	r3, pc, lsr #6
  ac:	2f453034 	svccs	0x00453034
  b0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  b4:	5f5f0069 	svcpl	0x005f0069
  b8:	434e5546 	movtmi	r5, #58694	; 0xe546
  bc:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  c0:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  c4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  d8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f4:	61686300 	cmnvs	r8, r0, lsl #6
  f8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  fc:	2074726f 	rsbscs	r7, r4, pc, ror #4
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 108:	47006b74 	smlsdxmi	r0, r4, fp, r6
 10c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 110:	31203939 			; <UNDEFINED> instruction: 0x31203939
 114:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 118:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 11c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 120:	316d7261 	cmncc	sp, r1, ror #4
 124:	6a363731 	bvs	d8ddf0 <prefetch_abort_vector+0xd8ddf0>
 128:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 12c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 130:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 134:	316d7261 	cmncc	sp, r1, ror #4
 138:	6a363731 	bvs	d8de04 <prefetch_abort_vector+0xd8de04>
 13c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 140:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 144:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 148:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 14c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 150:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 154:	206d7261 	rsbcs	r7, sp, r1, ror #4
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	613d6863 	teqvs	sp, r3, ror #16
 160:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 164:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 168:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 16c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 170:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 174:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 178:	20393975 	eorscs	r3, r9, r5, ror r9
 17c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 180:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 184:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 188:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 198:	63206465 			; <UNDEFINED> instruction: 0x63206465
 19c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000f204 	andeq	pc, r0, r4, lsl #4
  10:	00aa0c00 	adceq	r0, sl, r0, lsl #24
  14:	00570000 	subseq	r0, r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000009d 	muleq	r0, sp, r0
  34:	88060101 	stmdahi	r6, {r0, r8}
  38:	01000001 	tsteq	r0, r1
  3c:	00e10502 	rsceq	r0, r1, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017f05 	andeq	r7, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000ce 	andeq	r0, r0, lr, asr #1
  50:	17080101 	strne	r0, [r8, -r1, lsl #2]
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00440702 	subeq	r0, r4, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00003207 	andeq	r3, r0, r7, lsl #4
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000000 	andeq	r0, r0, r0
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000dc08 	andeq	sp, r0, r8, lsl #24
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	25070000 	strcs	r0, [r7, #-0]
  80:	02000000 	andeq	r0, r0, #0
  84:	eb08066e 	bl	201a44 <reset_vector+0x201a44>
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	01720b00 	cmneq	r2, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1c02 	eoreq	r1, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	900d0000 	andls	r0, sp, r0
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	; 0x10000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03000c00 	movweq	r0, #3072	; 0xc00
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reset_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <reset_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <reset_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <reset_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <reset_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <reset_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a4 	andeq	r0, r0, r4, lsr #1
   4:	00840003 	addeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	7365722d 	cmnvc	r5, #-805306366	; 0xd0000002
  7c:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	20050000 	andcs	r0, r5, r0
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	13000000 	movwne	r0, #0
  98:	22050106 	andcs	r0, r5, #-2147483647	; 0x80000001
  9c:	06014a06 	streq	r4, [r1], -r6, lsl #20
  a0:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  a4:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  28:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  2c:	6f6f6265 	svcvs	0x006f6265
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	2f00746e 	svccs	0x0000746e
  58:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  5c:	6173612f 	cmnvs	r3, pc, lsr #2
  60:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  64:	2f616d61 	svccs	0x00616d61
  68:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  6c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  70:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  74:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  78:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  7c:	61726769 	cmnvs	r2, r9, ror #14
  80:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  84:	30343153 	eorscc	r3, r4, r3, asr r1
  88:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  8c:	00697062 	rsbeq	r7, r9, r2, rrx
  90:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  94:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  98:	5f5f4e4f 	svcpl	0x005f4e4f
  9c:	736e7500 	cmnvc	lr, #0, 10
  a0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a8:	2f2e0074 	svccs	0x002e0074
  ac:	66617473 			; <UNDEFINED> instruction: 0x66617473
  b0:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  b4:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  b8:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  bc:	61682d74 	smcvs	33492	; 0x82d4
  c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  c4:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
  c8:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  cc:	6f6c0063 	svcvs	0x006c0063
  d0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e0:	6f687300 	svcvs	0x00687300
  e4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e8:	7000746e 	andvc	r7, r0, lr, ror #8
  ec:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  f0:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
  f4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  f8:	31312039 	teqcc	r1, r9, lsr r0
  fc:	302e322e 	eorcc	r3, lr, lr, lsr #4
 100:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 104:	613d7570 	teqvs	sp, r0, ror r5
 108:	31316d72 	teqcc	r1, r2, ror sp
 10c:	7a6a3637 	bvc	1a8d9f0 <reset_vector+0x1a8d9f0>
 110:	20732d66 	rsbscs	r2, r3, r6, ror #26
 114:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 118:	613d656e 	teqvs	sp, lr, ror #10
 11c:	31316d72 	teqcc	r1, r2, ror sp
 120:	7a6a3637 	bvc	1a8da04 <reset_vector+0x1a8da04>
 124:	20732d66 	rsbscs	r2, r3, r6, ror #26
 128:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 12c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 130:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 134:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 138:	616d2d20 	cmnvs	sp, r0, lsr #26
 13c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 140:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 144:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 148:	6b36766d 	blvs	d9db04 <reset_vector+0xd9db04>
 14c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 150:	20626467 	rsbcs	r6, r2, r7, ror #8
 154:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 158:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 15c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 160:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 164:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 168:	61747365 	cmnvs	r4, r5, ror #6
 16c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 170:	65720067 	ldrbvs	r0, [r2, #-103]!	; 0xffffff99
 174:	5f746573 	svcpl	0x00746573
 178:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 17c:	6c00726f 	sfmvs	f7, 4, [r0], {111}	; 0x6f
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ff04 	andeq	pc, r0, r4, lsl #30
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	00710000 	rsbseq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000b7 	strheq	r0, [r0], -r7
  34:	88060101 	stmdahi	r6, {r0, r8}
  38:	01000001 	tsteq	r0, r1
  3c:	00ee0502 	rsceq	r0, lr, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017f05 	andeq	r7, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000db 	ldrdeq	r0, [r0], -fp
  50:	31080101 	tstcc	r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	005e0702 	subseq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00004c07 	andeq	r4, r0, r7, lsl #24
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000c4 	andeq	r0, r0, r4, asr #1
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000e908 	andeq	lr, r0, r8, lsl #18
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	3f070000 	svccc	0x00070000
  80:	02000000 	andeq	r0, r0, #0
  84:	f808066e 			; <UNDEFINED> instruction: 0xf808066e
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00220b00 	eoreq	r0, r2, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	; 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1e03 	eoreq	r1, sp, r3, lsl #28
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	aa0d0000 	bge	3400cc <syscall_vector+0x3400cc>
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	; 0x4000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03000e00 	movweq	r0, #3584	; 0xe00
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <syscall_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <syscall_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <syscall_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <syscall_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <syscall_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <syscall_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a2 	andeq	r0, r0, r2, lsr #1
   4:	00820003 	addeq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	6977732d 	ldmdbvs	r7!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  7c:	0100632e 	tsteq	r0, lr, lsr #6
  80:	70720000 	rsbsvc	r0, r2, r0
  84:	00682e69 	rsbeq	r2, r8, r9, ror #28
  88:	00000002 	andeq	r0, r0, r2
  8c:	05002205 	streq	r2, [r0, #-517]	; 0xfffffdfb
  90:	00000002 	andeq	r0, r0, r2
  94:	01061400 	tsteq	r6, r0, lsl #8
  98:	4a062405 	bmi	1890b4 <syscall_vector+0x1890b4>
  9c:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  a0:	000a022e 	andeq	r0, sl, lr, lsr #4
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	63007261 	movwvs	r7, #609	; 0x261
  40:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  44:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  48:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	6f682f00 	svcvs	0x00682f00
  74:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  78:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  7c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  80:	6f442f61 	svcvs	0x00442f61
  84:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  88:	2f73746e 	svccs	0x0073746e
  8c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  90:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  94:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  98:	616d6172 	smcvs	54802	; 0xd612
  9c:	3153432f 	cmpcc	r3, pc, lsr #6
  a0:	2f453034 	svccs	0x00453034
  a4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a8:	5f5f0069 	svcpl	0x005f0069
  ac:	434e5546 	movtmi	r5, #58694	; 0xe546
  b0:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  b4:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  cc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e8:	61686300 	cmnvs	r8, r0, lsl #6
  ec:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  f0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  fc:	47006b74 	smlsdxmi	r0, r4, fp, r6
 100:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 104:	31203939 			; <UNDEFINED> instruction: 0x31203939
 108:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 10c:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 110:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 114:	316d7261 	cmncc	sp, r1, ror #4
 118:	6a363731 	bvs	d8dde4 <syscall_vector+0xd8dde4>
 11c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 120:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 124:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 128:	316d7261 	cmncc	sp, r1, ror #4
 12c:	6a363731 	bvs	d8ddf8 <syscall_vector+0xd8ddf8>
 130:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 134:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 138:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 13c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 140:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 144:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 148:	206d7261 	rsbcs	r7, sp, r1, ror #4
 14c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 150:	613d6863 	teqvs	sp, r3, ror #16
 154:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 158:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 15c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 160:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 164:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 168:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 16c:	20393975 	eorscs	r3, r9, r5, ror r9
 170:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 174:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 178:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 17c:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000fb04 	andeq	pc, r0, r4, lsl #22
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	006d0000 	rsbeq	r0, sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000b3 	strheq	r0, [r0], -r3
  34:	a1060101 	tstge	r6, r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	00ea0502 	rsceq	r0, sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00019805 	andeq	r9, r1, r5, lsl #16
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000d7 	ldrdeq	r0, [r0], -r7
  50:	2d080101 	stfcss	f0, [r8, #-4]
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	005a0702 	subseq	r0, sl, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00004807 	andeq	r4, r0, r7, lsl #16
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000c0 	andeq	r0, r0, r0, asr #1
  6c:	00790406 	rsbseq	r0, r9, r6, lsl #8
  70:	01010000 	mrseq	r0, (UNDEF: 1)
  74:	0000e508 	andeq	lr, r0, r8, lsl #10
  78:	00720300 	rsbseq	r0, r2, r0, lsl #6
  7c:	3b070000 	blcc	1c0084 <undefined_instruction_vector+0x1c0084>
  80:	02000000 	andeq	r0, r0, #0
  84:	f408066e 	vst1.16	{d0-d2}, [r8 :128], lr
  88:	02000000 	andeq	r0, r0, #0
  8c:	00260628 	eoreq	r0, r6, r8, lsr #12
  90:	009d0000 	addseq	r0, sp, r0
  94:	6c090000 	stcvs	0, cr0, [r9], {-0}
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	017b0b00 	cmneq	fp, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	1f9c0100 	svcne	0x009c0100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2c02 	eoreq	r2, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	a60d0000 	strge	r0, [sp], -r0
  c8:	2f000000 	svccs	0x00000000
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	01150000 	tsteq	r5, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	30030550 	andcc	r0, r3, r0, asr r5
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	; 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	; 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	; 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	; 0x10000000
 104:	0305007d 	movweq	r0, #20605	; 0x507d
 108:	0000006c 	andeq	r0, r0, ip, rrx
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	; 0xfffffdfe
 110:	5001a303 	andpl	sl, r1, r3, lsl #6
 114:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 118:	007e0000 	rsbseq	r0, lr, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	00000079 	andeq	r0, r0, r9, ror r0
 124:	0000012f 	andeq	r0, r0, pc, lsr #2
 128:	00002d11 	andeq	r2, r0, r1, lsl sp
 12c:	03001c00 	movweq	r1, #3072	; 0xc00
 130:	0000011f 	andeq	r0, r0, pc, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <undefined_instruction_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			; <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <undefined_instruction_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <undefined_instruction_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	; 0x9005
  74:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <undefined_instruction_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <undefined_instruction_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	; 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <undefined_instruction_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	; 0x137f
  c0:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	; 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	cfstrscc	mvf0, [r7], #-432	; 0xfffffe50
  20:	5001a304 	andpl	sl, r1, r4, lsl #6
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ad 	andeq	r0, r0, sp, lsr #1
   4:	008d0003 	addeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  70:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  78:	646e752d 	strbtvs	r7, [lr], #-1325	; 0xfffffad3
  7c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  80:	692d6465 	pushvs	{r0, r2, r5, r6, sl, sp, lr}
  84:	2e74736e 	cdpcs	3, 7, cr7, cr4, cr14, {3}
  88:	00010063 	andeq	r0, r1, r3, rrx
  8c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  94:	05000000 	streq	r0, [r0, #-0]
  98:	02050030 	andeq	r0, r5, #48	; 0x30
  9c:	00000000 	andeq	r0, r0, r0
  a0:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  a4:	014a0632 	cmpeq	sl, r2, lsr r6
  a8:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  ac:	01000a02 	tsteq	r0, r2, lsl #20
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	736e7500 	cmnvc	lr, #0, 10
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  38:	63007261 	movwvs	r7, #609	; 0x261
  3c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  40:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  44:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  48:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  4c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  58:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  5c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  60:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  64:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  68:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  6c:	6f682f00 	svcvs	0x00682f00
  70:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
  74:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  78:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  7c:	6f442f61 	svcvs	0x00442f61
  80:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  84:	2f73746e 	svccs	0x0073746e
  88:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  8c:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
  90:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  94:	616d6172 	smcvs	54802	; 0xd612
  98:	3153432f 	cmpcc	r3, pc, lsr #6
  9c:	2f453034 	svccs	0x00453034
  a0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a4:	5f5f0069 	svcpl	0x005f0069
  a8:	434e5546 	movtmi	r5, #58694	; 0xe546
  ac:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  b0:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	61686300 	cmnvs	r8, r0, lsl #6
  e8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  ec:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  f8:	47006b74 	smlsdxmi	r0, r4, fp, r6
  fc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 100:	31203939 			; <UNDEFINED> instruction: 0x31203939
 104:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
 108:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
 10c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 110:	316d7261 	cmncc	sp, r1, ror #4
 114:	6a363731 	bvs	d8dde0 <undefined_instruction_vector+0xd8dde0>
 118:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 11c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 120:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <undefined_instruction_vector+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 134:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 138:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 13c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 140:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 144:	206d7261 	rsbcs	r7, sp, r1, ror #4
 148:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 14c:	613d6863 	teqvs	sp, r3, ror #16
 150:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 154:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 158:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 15c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 160:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 164:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 168:	20393975 	eorscs	r3, r9, r5, ror r9
 16c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 170:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 174:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 178:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 17c:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
 180:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xfffff197
 184:	736e695f 	cmnvc	lr, #1556480	; 0x17c000
 188:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
 18c:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 190:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 194:	00726f74 	rsbseq	r6, r2, r4, ror pc
 198:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 19c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1a0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000aa02 	andeq	sl, r0, r2, lsl #20
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	013d0000 	teqeq	sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000025 	andeq	r0, r0, r5, lsr #32
  34:	52060101 	andpl	r0, r6, #1073741824	; 0x40000000
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00710502 	rsbseq	r0, r1, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	0000a105 	andeq	sl, r0, r5, lsl #2
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	0000012a 	andeq	r0, r0, sl, lsr #2
  50:	44080101 	strmi	r0, [r8], #-257	; 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	005e0702 	subseq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00003207 	andeq	r3, r0, r7, lsl #4
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000007b 	andeq	r0, r0, fp, ror r0
  6c:	38080101 	stmdacc	r8, {r0, r8}
  70:	04000001 	streq	r0, [r0], #-1
  74:	00000092 	muleq	r0, r2, r0
  78:	00060301 	andeq	r0, r6, r1, lsl #6
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reboot_callout+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			; <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <reboot_callout+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000053 	andeq	r0, r0, r3, asr r0
   4:	003b0003 	eorseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	6f626572 	svcvs	0x00626572
  34:	632d746f 			; <UNDEFINED> instruction: 0x632d746f
  38:	6f6c6c61 	svcvs	0x006c6c61
  3c:	632e7475 			; <UNDEFINED> instruction: 0x632e7475
  40:	00000100 	andeq	r0, r0, r0, lsl #2
  44:	001b0500 	andseq	r0, fp, r0, lsl #10
  48:	00000205 	andeq	r0, r0, r5, lsl #4
  4c:	05140000 	ldreq	r0, [r4, #-0]
  50:	0202011c 	andeq	r0, r2, #28, 2
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	6f626572 	svcvs	0x00626572
  18:	632d746f 			; <UNDEFINED> instruction: 0x632d746f
  1c:	6f6c6c61 	svcvs	0x006c6c61
  20:	632e7475 			; <UNDEFINED> instruction: 0x632e7475
  24:	736e7500 	cmnvc	lr, #0, 10
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  2c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	61686320 	cmnvs	r8, r0, lsr #6
  50:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	61686320 	cmnvs	r8, r0, lsr #6
  5c:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	6f687300 	svcvs	0x00687300
  74:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  78:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
  94:	746f6f62 	strbtvc	r6, [pc], #-3938	; 9c <.debug_str+0x9c>
  98:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  9c:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a8:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  ac:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  b0:	31312039 	teqcc	r1, r9, lsr r0
  b4:	302e322e 	eorcc	r3, lr, lr, lsr #4
  b8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  bc:	613d7570 	teqvs	sp, r0, ror r5
  c0:	31316d72 	teqcc	r1, r2, ror sp
  c4:	7a6a3637 	bvc	1a8d9a8 <reboot_callout+0x1a8d9a8>
  c8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  cc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  d0:	613d656e 	teqvs	sp, lr, ror #10
  d4:	31316d72 	teqcc	r1, r2, ror sp
  d8:	7a6a3637 	bvc	1a8d9bc <reboot_callout+0x1a8d9bc>
  dc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  e4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  e8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  ec:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  f8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  fc:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 100:	6b36766d 	blvs	d9dabc <reboot_callout+0xd9dabc>
 104:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 108:	20626467 	rsbcs	r6, r2, r7, ror #8
 10c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 110:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 114:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 118:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 11c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 120:	61747365 	cmnvs	r4, r5, ror #6
 124:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 128:	6f6c0067 	svcvs	0x006c0067
 12c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 130:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 13c:	6f682f00 	svcvs	0x00682f00
 140:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
 144:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
 148:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
 14c:	6f442f61 	svcvs	0x00442f61
 150:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 154:	2f73746e 	svccs	0x0073746e
 158:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
 15c:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
 160:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 164:	616d6172 	smcvs	54802	; 0xd612
 168:	3153432f 	cmpcc	r3, pc, lsr #6
 16c:	2f453034 	svccs	0x00453034
 170:	7062696c 	rsbvc	r6, r2, ip, ror #18
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_callout+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009302 	andeq	r9, r0, r2, lsl #6
  10:	01130c00 	tsteq	r3, r0, lsl #24
  14:	013d0000 	teqeq	sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000000 	andeq	r0, r0, r0
  34:	4b060101 	blmi	180440 <reboot_handler+0x180440>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00410502 	subeq	r0, r1, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00008a05 	andeq	r8, r0, r5, lsl #20
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	0000006e 	andeq	r0, r0, lr, rrx
  50:	7c080101 	stfvcs	f0, [r8], {1}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	002e0702 	eoreq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00000d07 	andeq	r0, r0, r7, lsl #26
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000057 	andeq	r0, r0, r7, asr r0
  6c:	38080101 	stmdacc	r8, {r0, r8}
  70:	04000001 	streq	r0, [r0], #-1
  74:	0000001f 	andeq	r0, r0, pc, lsl r0
  78:	00060401 	andeq	r0, r6, r1, lsl #8
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reboot_handler+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			; <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <reboot_handler+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000053 	andeq	r0, r0, r3, asr r0
   4:	003b0003 	eorseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	6f626572 	svcvs	0x00626572
  34:	682d746f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
  38:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  3c:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  40:	00000100 	andeq	r0, r0, r0, lsl #2
  44:	001b0500 	andseq	r0, fp, r0, lsl #10
  48:	00000205 	andeq	r0, r0, r5, lsl #4
  4c:	05150000 	ldreq	r0, [r5, #-0]
  50:	0202011d 	andeq	r0, r2, #1073741831	; 0x40000007
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  10:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  14:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  18:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  1c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  20:	6f6f6265 	svcvs	0x006f6265
  24:	61685f74 	smcvs	34292	; 0x85f4
  28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  2c:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f687300 	svcvs	0x00687300
  44:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  48:	7300746e 	movwvc	r7, #1134	; 0x46e
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  54:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6f6c0074 	svcvs	0x006c0074
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	61686320 	cmnvs	r8, r0, lsr #6
  88:	6f6c0072 	svcvs	0x006c0072
  8c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  90:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  94:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  98:	31203939 			; <UNDEFINED> instruction: 0x31203939
  9c:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  a0:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  a4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  a8:	316d7261 	cmncc	sp, r1, ror #4
  ac:	6a363731 	bvs	d8dd78 <reboot_handler+0xd8dd78>
  b0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  b8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  bc:	316d7261 	cmncc	sp, r1, ror #4
  c0:	6a363731 	bvs	d8dd8c <reboot_handler+0xd8dd8c>
  c4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  c8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  cc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  d0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  d4:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
  d8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
  dc:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  e4:	613d6863 	teqvs	sp, r3, ror #16
  e8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  ec:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  f0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  f8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  fc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 100:	20393975 	eorscs	r3, r9, r5, ror r9
 104:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 108:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 10c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 110:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 114:	6174732f 	cmnvs	r4, pc, lsr #6
 118:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 11c:	642f6372 	strtvs	r6, [pc], #-882	; 124 <.debug_str+0x124>
 120:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 124:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
 128:	6f6f6265 	svcvs	0x006f6265
 12c:	61682d74 	smcvs	33492	; 0x82d4
 130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 134:	00632e72 	rsbeq	r2, r3, r2, ror lr
 138:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 13c:	6f682f00 	svcvs	0x00682f00
 140:	612f656d 			; <UNDEFINED> instruction: 0x612f656d
 144:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
 148:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
 14c:	6f442f61 	svcvs	0x00442f61
 150:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 154:	2f73746e 	svccs	0x0073746e
 158:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
 15c:	732f6275 			; <UNDEFINED> instruction: 0x732f6275
 160:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 164:	616d6172 	smcvs	54802	; 0xd612
 168:	3153432f 	cmpcc	r3, pc, lsr #6
 16c:	2f453034 	svccs	0x00453034
 170:	7062696c 	rsbvc	r6, r2, ip, ror #18
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_handler+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	ea000001 	b	c <delay_cycles+0xc>
   4:	e2811000 	add	r1, r1, #0
   8:	e1a00003 	mov	r0, r3
   c:	e2403001 	sub	r3, r0, #1
  10:	e3500000 	cmp	r0, #0
  14:	1afffffa 	bne	4 <delay_cycles+0x4>
  18:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000097 	muleq	r0, r7, r0
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000c002 	andeq	ip, r0, r2
  10:	01550c00 	cmpeq	r5, r0, lsl #24
  14:	00460000 	subeq	r0, r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000007f 	andeq	r0, r0, pc, ror r0
  34:	49060101 	stmdbmi	r6, {r0, r8}
  38:	01000001 	tsteq	r0, r1
  3c:	00b60502 	adcseq	r0, r6, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014005 	andeq	r4, r1, r5
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000a3 	andeq	r0, r0, r3, lsr #1
  50:	13080101 	movwne	r0, #33025	; 0x8101
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00330702 	eorseq	r0, r3, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002107 	andeq	r2, r0, r7, lsl #2
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000008c 	andeq	r0, r0, ip, lsl #1
  6c:	b1080101 	tstlt	r8, r1, lsl #2
  70:	04000000 	streq	r0, [r0], #-0
  74:	00000000 	andeq	r0, r0, r0
  78:	00060501 	andeq	r0, r6, r1, lsl #10
  7c:	1c000000 	stcne	0, cr0, [r0], {-0}
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	000d059c 	muleq	sp, ip, r5
  88:	05010000 	streq	r0, [r1, #-0]
  8c:	00002d1c 	andeq	r2, r0, ip, lsl sp
  90:	00001400 	andeq	r1, r0, r0, lsl #8
  94:	00000c00 	andeq	r0, r0, r0, lsl #24
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_cycles+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			; <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <delay_cycles+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	05050000 	streq	r0, [r5, #-0]
  44:	3a0e0300 	bcc	380c4c <delay_cycles+0x380c4c>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  50:	1742b717 	smlaldne	fp, r2, r7, r7
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000025 	andeq	r0, r0, r5, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01040004 	tsteq	r4, r4
  18:	0c040450 	cfstrseq	mvf0, [r4], {80}	; 0x50
  1c:	0c045301 	stceq	3, cr5, [r4], {1}
  20:	04500110 	ldrbeq	r0, [r0], #-272	; 0xfffffef0
  24:	53011c10 	movwpl	r1, #7184	; 0x1c10
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000061 	andeq	r0, r0, r1, rrx
   4:	00320003 	eorseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	616c6564 	cmnvs	ip, r4, ror #10
  2c:	636e2d79 	cmnvs	lr, #7744	; 0x1e40
  30:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  34:	00632e73 	rsbeq	r2, r3, r3, ror lr
  38:	00000001 	andeq	r0, r0, r1
  3c:	05002305 	streq	r2, [r0, #-773]	; 0xfffffcfb
  40:	00000002 	andeq	r0, r0, r2
  44:	05051600 	streq	r1, [r5, #-1536]	; 0xfffffa00
  48:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
  4c:	06090501 	streq	r0, [r9], -r1, lsl #10
  50:	0610052f 	ldreq	r0, [r0], -pc, lsr #10
  54:	0613052d 	ldreq	r0, [r3], -sp, lsr #10
  58:	0610052e 	ldreq	r0, [r0], -lr, lsr #10
  5c:	2e130501 	cfmul32cs	mvfx0, mvfx3, mvfx1
  60:	01000602 	tsteq	r0, r2, lsl #12
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	7500736b 	strvc	r7, [r0, #-875]	; 0xfffffc95
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  48:	2f656d6f 	svccs	0x00656d6f
  4c:	6c617361 	stclvs	3, cr7, [r1], #-388	; 0xfffffe7c
  50:	61726769 	cmnvs	r2, r9, ror #14
  54:	442f616d 	strtmi	r6, [pc], #-365	; 5c <.debug_str+0x5c>
  58:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  5c:	73746e65 	cmnvc	r4, #1616	; 0x650
  60:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
  64:	2f627548 	svccs	0x00627548
  68:	696c6173 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, sp, lr}^
  6c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
  70:	53432f61 	movtpl	r2, #16225	; 0x3f61
  74:	45303431 	ldrmi	r3, [r0, #-1073]!	; 0xfffffbcf
  78:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  7c:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  94:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	61686300 	cmnvs	r8, r0, lsl #6
  b4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  b8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	20554e47 	subscs	r4, r5, r7, asr #28
  c4:	20393943 	eorscs	r3, r9, r3, asr #18
  c8:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  cc:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
  d0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  d4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  dc:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  e0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  e4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  e8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  ec:	36373131 			; <UNDEFINED> instruction: 0x36373131
  f0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  f8:	616f6c66 	cmnvs	pc, r6, ror #24
  fc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 100:	6f733d69 	svcvs	0x00733d69
 104:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 108:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 10c:	616d2d20 	cmnvs	sp, r0, lsr #26
 110:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 114:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 118:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 11c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 120:	4f2d2062 	svcmi	0x002d2062
 124:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 128:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 12c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 130:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 134:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 138:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 13c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 154:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 158:	66666174 			; <UNDEFINED> instruction: 0x66666174
 15c:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 160:	6c65642f 	cfstrdvs	mvd6, [r5], #-188	; 0xffffff44
 164:	6e2d7961 	vnmulvs.f16	s14, s26, s3	; <UNPREDICTABLE>
 168:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 16c:	632e7365 			; <UNDEFINED> instruction: 0x632e7365
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	0x168d82c
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0
   c:	e59f0048 	ldr	r0, [pc, #72]	; 5c <int_init+0x5c>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0
  18:	e59f0040 	ldr	r0, [pc, #64]	; 60 <int_init+0x60>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0038 	ldr	r0, [pc, #56]	; 64 <int_init+0x64>
  28:	e59f3038 	ldr	r3, [pc, #56]	; 68 <int_init+0x68>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0
  38:	ea000004 	b	50 <int_init+0x50>
  3c:	e1a02103 	lsl	r2, r3, #2
  40:	e59f1020 	ldr	r1, [pc, #32]	; 68 <int_init+0x68>
  44:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  48:	e5821000 	str	r1, [r2]
  4c:	e2833001 	add	r3, r3, #1
  50:	e1530000 	cmp	r3, r0
  54:	3afffff8 	bcc	3c <int_init+0x3c>
  58:	e8bd8010 	pop	{r4, pc}
  5c:	2000b21c 	andcs	fp, r0, ip, lsl r2
  60:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001c7 	andeq	r0, r0, r7, asr #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00014c09 	andeq	r4, r1, r9, lsl #24
  10:	01e40c00 	mvneq	r0, r0, lsl #24
  14:	00a30000 	adceq	r0, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	006c0000 	rsbeq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040a0000 	streq	r0, [sl], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	000000fd 	strdeq	r0, [r0], -sp
  34:	1d060102 	stfnes	f0, [r6, #-8]
  38:	02000002 	andeq	r0, r0, #2
  3c:	01340502 	teqeq	r4, r2, lsl #10
  40:	04020000 	streq	r0, [r2], #-0
  44:	0001db05 	andeq	sp, r1, r5, lsl #22
  48:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
  4c:	00000121 	andeq	r0, r0, r1, lsr #2
  50:	70080102 	andvc	r0, r8, r2, lsl #2
  54:	02000000 	andeq	r0, r0, #0
  58:	00900702 	addseq	r0, r0, r2, lsl #14
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00007e07 	andeq	r7, r0, r7, lsl #28
  64:	07080200 	streq	r0, [r8, -r0, lsl #4]
  68:	0000010a 	andeq	r0, r0, sl, lsl #2
  6c:	2f080102 	svccs	0x00080102
  70:	0b000001 	bleq	7c <.debug_info+0x7c>
  74:	002d0407 	eoreq	r0, sp, r7, lsl #8
  78:	14020000 	strne	r0, [r2], #-0
  7c:	0000e506 	andeq	lr, r0, r6, lsl #10
  80:	01cc0100 	biceq	r0, ip, r0, lsl #2
  84:	b2000000 	andlt	r0, r0, #0
  88:	00012000 	andeq	r2, r1, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	012000b2 	strheq	r0, [r0, -r2]!
  94:	00000232 	andeq	r0, r0, r2, lsr r2
  98:	2000b204 	andcs	fp, r0, r4, lsl #4
  9c:	00013e01 	andeq	r3, r1, r1, lsl #28
  a0:	00b20800 	adcseq	r0, r2, r0, lsl #16
  a4:	00250120 	eoreq	r0, r5, r0, lsr #2
  a8:	b20c0000 	andlt	r0, ip, #0
  ac:	54012000 	strpl	r2, [r1], #-0
  b0:	10000000 	andne	r0, r0, r0
  b4:	012000b2 	strheq	r0, [r0, -r2]!
  b8:	00000062 	andeq	r0, r0, r2, rrx
  bc:	2000b214 	andcs	fp, r0, r4, lsl r2
  c0:	00004201 	andeq	r4, r0, r1, lsl #4
  c4:	00b21800 	adcseq	r1, r2, r0, lsl #16
  c8:	01ff0120 	mvnseq	r0, r0, lsr #2
  cc:	b21c0000 	andslt	r0, ip, #0
  d0:	0e012000 	cdpeq	0, 0, cr2, cr1, cr0, {0}
  d4:	20000002 	andcs	r0, r0, r2
  d8:	012000b2 	strheq	r0, [r0, -r2]!
  dc:	00000012 	andeq	r0, r0, r2, lsl r0
  e0:	2000b224 	andcs	fp, r0, r4, lsr #4
  e4:	01d50c00 	bicseq	r0, r5, r0, lsl #24
  e8:	ad030000 	stcge	0, cr0, [r3, #-0]
  ec:	0000fc06 	andeq	pc, r0, r6, lsl #24
  f0:	002d0400 	eoreq	r0, sp, r0, lsl #8
  f4:	2d040000 	stccs	0, cr0, [r4, #-0]
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0000f10d 	andeq	pc, r0, sp, lsl #2
 100:	069c0300 	ldreq	r0, [ip], r0, lsl #6
 104:	0002290e 	andeq	r2, r2, lr, lsl #18
 108:	061b0100 	ldreq	r0, [fp], -r0, lsl #2
 10c:	00000000 	andeq	r0, r0, r0
 110:	0000006c 	andeq	r0, r0, ip, rrx
 114:	01c49c01 	biceq	r9, r4, r1, lsl #24
 118:	31050000 	mrscc	r0, (UNDEF: 5)
 11c:	23000000 	movwcs	r0, #0
 120:	0000002d 	andeq	r0, r0, sp, lsr #32
 124:	0000dc05 	andeq	sp, r0, r5, lsl #24
 128:	002d2400 	eoreq	r2, sp, r0, lsl #8
 12c:	640f0000 	strvs	r0, [pc], #-0	; 134 <.debug_info+0x134>
 130:	01007473 	tsteq	r0, r3, ror r4
 134:	01c40f27 	biceq	r0, r4, r7, lsr #30
 138:	10000000 	andne	r0, r0, r0
 13c:	00637273 	rsbeq	r7, r3, r3, ror r2
 140:	c4132801 	ldrgt	r2, [r3], #-2049	; 0xfffff7ff
 144:	06000001 	streq	r0, [r0], -r1
 148:	1229006e 	eorne	r0, r9, #110	; 0x6e
 14c:	0000002d 	andeq	r0, r0, sp, lsr #32
 150:	0000000e 	andeq	r0, r0, lr
 154:	0000000c 	andeq	r0, r0, ip
 158:	00003411 	andeq	r3, r0, r1, lsl r4
 15c:	00003800 	andeq	r3, r0, r0, lsl #16
 160:	00017700 	andeq	r7, r1, r0, lsl #14
 164:	00690600 	rsbeq	r0, r9, r0, lsl #12
 168:	00260d2a 	eoreq	r0, r6, sl, lsr #26
 16c:	00180000 	andseq	r0, r8, r0
 170:	00140000 	andseq	r0, r4, r0
 174:	07000000 	streq	r0, [r0, -r0]
 178:	00000008 	andeq	r0, r0, r8
 17c:	000000fc 	strdeq	r0, [r0], -ip
 180:	00001408 	andeq	r1, r0, r8, lsl #8
 184:	0000e500 	andeq	lr, r0, r0, lsl #10
 188:	00019d00 	andeq	r9, r1, r0, lsl #26
 18c:	50010300 	andpl	r0, r1, r0, lsl #6
 190:	b21c0c05 	andslt	r0, ip, #1280	; 0x500
 194:	01032000 	mrseq	r2, (UNDEF: 3)
 198:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 19c:	00200800 	eoreq	r0, r0, r0, lsl #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	01ba0000 			; <UNDEFINED> instruction: 0x01ba0000
 1a8:	01030000 	mrseq	r0, (UNDEF: 3)
 1ac:	200c0550 	andcs	r0, ip, r0, asr r5
 1b0:	032000b2 			; <UNDEFINED> instruction: 0x032000b2
 1b4:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 1b8:	240700ff 	strcs	r0, [r7], #-255	; 0xffffff01
 1bc:	fc000000 	stc2	0, cr0, [r0], {-0}
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	002d0412 	eoreq	r0, sp, r2, lsl r4
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03002801 	movweq	r2, #2049	; 0x801
   4:	00061c0e 	andeq	r1, r6, lr, lsl #24
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <int_init+0xf82c40>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	02004903 	andeq	r4, r0, #49152	; 0xc000
  18:	00187e18 	andseq	r7, r8, r8, lsl lr
  1c:	00050400 	andeq	r0, r5, r0, lsl #8
  20:	00001349 	andeq	r1, r0, r9, asr #6
  24:	03003405 	movweq	r3, #1029	; 0x405
  28:	01213a0e 			; <UNDEFINED> instruction: 0x01213a0e
  2c:	21390b3b 	teqcs	r9, fp, lsr fp
  30:	3f134915 	svccc	0x00134915
  34:	00193c19 	andseq	r3, r9, r9, lsl ip
  38:	00340600 	eorseq	r0, r4, r0, lsl #12
  3c:	213a0803 	teqcs	sl, r3, lsl #16
  40:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  44:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  48:	1742b717 	smlaldne	fp, r2, r7, r7
  4c:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
  50:	7f017d00 	svcvc	0x00017d00
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	017d0148 	cmneq	sp, r8, asr #2
  5c:	1301137f 	movwne	r1, #4991	; 0x137f
  60:	11090000 	mrsne	r0, (UNDEF: 9)
  64:	130e2501 	movwne	r2, #58625	; 0xe501
  68:	1b0e030b 	blne	380c9c <int_init+0x380c9c>
  6c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  70:	00171006 	andseq	r1, r7, r6
  74:	00240a00 	eoreq	r0, r4, r0, lsl #20
  78:	0b3e0b0b 	bleq	f82cac <int_init+0xf82cac>
  7c:	00000803 	andeq	r0, r0, r3, lsl #16
  80:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  84:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  88:	3b0b3a13 	blcc	2ce8dc <int_init+0x2ce8dc>
  8c:	010b390b 	tsteq	fp, fp, lsl #18
  90:	0c000013 	stceq	0, cr0, [r0], {19}
  94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  98:	0b3a0e03 	bleq	e838ac <int_init+0xe838ac>
  9c:	0b390b3b 	bleq	e42d90 <int_init+0xe42d90>
  a0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	3f002e0d 	svccc	0x00002e0d
  ac:	3a0e0319 	bcc	380d18 <int_init+0x380d18>
  b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b4:	3c19270b 	ldccc	7, cr2, [r9], {11}
  b8:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
  bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  c0:	0b3a0e03 	bleq	e838d4 <int_init+0xe838d4>
  c4:	0b390b3b 	bleq	e42db8 <int_init+0xe42db8>
  c8:	01111927 	tsteq	r1, r7, lsr #18
  cc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d0:	1301197a 	movwne	r1, #6522	; 0x197a
  d4:	340f0000 	strcc	r0, [pc], #-0	; dc <.debug_abbrev+0xdc>
  d8:	3a080300 	bcc	200ce0 <int_init+0x200ce0>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  e4:	1000000b 	andne	r0, r0, fp
  e8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ec:	0b3b0b3a 	bleq	ec2ddc <int_init+0xec2ddc>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	0b110000 	bleq	4400fc <int_init+0x4400fc>
  f8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  fc:	00130106 	andseq	r0, r3, r6, lsl #2
 100:	000f1200 	andeq	r1, pc, r0, lsl #4
 104:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000020 	andeq	r0, r0, r0, lsr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	34040000 	strcc	r0, [r4], #-0
  10:	0050016c 	subseq	r0, r0, ip, ror #2
  14:	00000002 	andeq	r0, r0, r2
  18:	023c3404 	eorseq	r3, ip, #4, 8	; 0x4000000
  1c:	3c049f30 	stccc	15, cr9, [r4], {48}	; 0x30
  20:	0053016c 	subseq	r0, r3, ip, ror #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000006c 	andeq	r0, r0, ip, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e7 	andeq	r0, r0, r7, ror #1
   4:	008f0003 	addeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  6c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  70:	2d737470 	cfldrdcs	mvd7, [r3, #-448]!	; 0xfffffe40
  74:	00632e63 	rsbeq	r2, r3, r3, ror #28
  78:	72000001 	andvc	r0, r0, #1
  7c:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  80:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  84:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  88:	00682e73 	rsbeq	r2, r8, r3, ror lr
  8c:	72000002 	andvc	r0, r0, #2
  90:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  94:	00000200 	andeq	r0, r0, r0, lsl #4
  98:	00150500 	andseq	r0, r5, r0, lsl #10
  9c:	00000205 	andeq	r0, r0, r5, lsl #4
  a0:	1a030000 	bne	c00a8 <int_init+0xc00a8>
  a4:	31050501 	tstcc	r5, r1, lsl #10
  a8:	3067672f 	rsbcc	r6, r7, pc, lsr #14
  ac:	2c051513 	cfstr32cs	mvfx1, [r5], {19}
  b0:	05051406 	streq	r1, [r5, #-1030]	; 0xfffffbfa
  b4:	09058306 	stmdbeq	r5, {r1, r2, r8, r9, pc}
  b8:	060d0501 	streq	r0, [sp], -r1, lsl #10
  bc:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
  c0:	02000905 	andeq	r0, r0, #81920	; 0x14000
  c4:	2f060304 	svccs	0x00060304
  c8:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  cc:	01060304 	tsteq	r6, r4, lsl #6
  d0:	02001005 	andeq	r1, r0, #5
  d4:	05660304 	strbeq	r0, [r6, #-772]!	; 0xfffffcfc
  d8:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  dc:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
  e0:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
  e4:	0e022e01 	cdpeq	14, 0, cr2, cr2, cr1, {0}
  e8:	Address 0x00000000000000e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  48:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  50:	00735152 	rsbseq	r5, r3, r2, asr r1
  54:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  58:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  5c:	5f735152 	svcpl	0x00735152
  60:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
  64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  68:	5152495f 	cmppl	r2, pc, asr r9
  6c:	00325f73 	eorseq	r5, r2, r3, ror pc
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	6f6c0072 	svcvs	0x006c0072
  80:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  94:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	2f00746e 	svccs	0x0000746e
  a4:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  a8:	6173612f 	cmnvs	r3, pc, lsr #2
  ac:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  b0:	2f616d61 	svccs	0x00616d61
  b4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  b8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  bc:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  c0:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  c4:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  c8:	61726769 	cmnvs	r2, r9, ror #14
  cc:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  d0:	30343153 	eorscc	r3, r4, r3, asr r1
  d4:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  d8:	00697062 	rsbeq	r7, r9, r2, rrx
  dc:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  e0:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  e4:	745f7470 	ldrbvc	r7, [pc], #-1136	; ec <.debug_str+0xec>
  e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  ec:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  f0:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
  f4:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  f8:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  fc:	736e7500 	cmnvc	lr, #0, 10
 100:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 104:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 108:	6f6c0074 	svcvs	0x006c0074
 10c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 110:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 11c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 120:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 124:	6f6c2067 	svcvs	0x006c2067
 128:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 12c:	6300746e 	movwvs	r7, #1134	; 0x46e
 130:	00726168 	rsbseq	r6, r2, r8, ror #2
 134:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 138:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 13c:	52490074 	subpl	r0, r9, #116	; 0x74
 140:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 144:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 148:	00325f67 	eorseq	r5, r2, r7, ror #30
 14c:	20554e47 	subscs	r4, r5, r7, asr #28
 150:	20393943 	eorscs	r3, r9, r3, asr #18
 154:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
 158:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
 15c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 160:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 164:	36373131 			; <UNDEFINED> instruction: 0x36373131
 168:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 16c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 170:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 174:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 178:	36373131 			; <UNDEFINED> instruction: 0x36373131
 17c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 180:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 184:	616f6c66 	cmnvs	pc, r6, ror #24
 188:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 18c:	6f733d69 	svcvs	0x00733d69
 190:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 194:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 198:	616d2d20 	cmnvs	sp, r0, lsr #26
 19c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1a0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1a4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1a8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1ac:	4f2d2062 	svcmi	0x002d2062
 1b0:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1b4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1b8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1bc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1c0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1c4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1c8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1cc:	5f515249 	svcpl	0x00515249
 1d0:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
 1d4:	54555000 	ldrbpl	r5, [r5], #-0
 1d8:	6c003233 	sfmvs	f3, 4, [r0], {51}	; 0x33
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 1e8:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1ec:	2f637273 	svccs	0x00637273
 1f0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 1f4:	70757272 	rsbsvc	r7, r5, r2, ror r2
 1f8:	632d7374 			; <UNDEFINED> instruction: 0x632d7374
 1fc:	4400632e 	strmi	r6, [r0], #-814	; 0xfffffcd2
 200:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 204:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 208:	5f735152 	svcpl	0x00735152
 20c:	69440031 	stmdbvs	r4, {r0, r4, r5}^
 210:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 214:	52495f65 	subpl	r5, r9, #404	; 0x194
 218:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
 21c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 220:	2064656e 	rsbcs	r6, r4, lr, ror #10
 224:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 228:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 22c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 230:	52490074 	subpl	r0, r9, #116	; 0x74
 234:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 238:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 23c:	00315f67 	eorseq	r5, r1, r7, ror #30

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000006c 	andeq	r0, r0, ip, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000e506 	andeq	lr, r0, r6, lsl #10
  10:	00180c00 	andseq	r0, r8, r0, lsl #24
  14:	005f0000 	subseq	r0, pc, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00440000 	subeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000009d 	muleq	r0, sp, r0
  34:	73060101 	movwvc	r0, #24833	; 0x6101
  38:	01000001 	tsteq	r0, r1
  3c:	00d40502 	sbcseq	r0, r4, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00016a05 	andeq	r6, r1, r5, lsl #20
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000c1 	andeq	r0, r0, r1, asr #1
  50:	2c080101 	stfcss	f0, [r8], {1}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	004c0702 	subeq	r0, ip, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00003a07 	andeq	r3, r0, r7, lsl #20
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000aa 	andeq	r0, r0, sl, lsr #1
  6c:	00002608 	andeq	r2, r0, r8, lsl #12
  70:	00007b00 	andeq	r7, r0, r0, lsl #22
  74:	007b0300 	rsbseq	r0, fp, r0, lsl #6
  78:	04000000 	streq	r0, [r0], #-0
  7c:	00000087 	andeq	r0, r0, r7, lsl #1
  80:	cf080101 	svcgt	0x00080101
  84:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  88:	00000080 	andeq	r0, r0, r0, lsl #1
  8c:	0001650a 	andeq	r6, r1, sl, lsl #10
  90:	0e210200 	cdpeq	2, 2, cr0, cr1, cr0, {0}
  94:	00000098 	muleq	r0, r8, r0
  98:	00006c04 	andeq	r6, r0, r4, lsl #24
  9c:	00000b00 	andeq	r0, r0, r0, lsl #22
  a0:	6b020000 	blvs	800a8 <panic+0x800a8>
  a4:	00de0c06 	sbcseq	r0, lr, r6, lsl #24
  a8:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  ac:	00002606 	andeq	r2, r0, r6, lsl #12
  b0:	0000bc00 	andeq	fp, r0, r0, lsl #24
  b4:	007b0300 	rsbseq	r0, fp, r0, lsl #6
  b8:	000d0000 	andeq	r0, sp, r0
  bc:	00000b0e 	andeq	r0, r0, lr, lsl #22
  c0:	07050100 	streq	r0, [r5, -r0, lsl #2]
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000044 	andeq	r0, r0, r4, asr #32
  cc:	98059c01 	stmdals	r5, {r0, sl, fp, ip, pc}
  d0:	1a000000 	bne	d8 <.debug_info+0xd8>
  d4:	0000007b 	andeq	r0, r0, fp, ror r0
  d8:	00000010 	andeq	r0, r0, r0, lsl r0
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	00001105 	andeq	r1, r0, r5, lsl #2
  e4:	00262400 	eoreq	r2, r6, r0, lsl #8
  e8:	001f0000 	andseq	r0, pc, r0
  ec:	001b0000 	andseq	r0, fp, r0
  f0:	6d0f0000 	stcvs	0, cr0, [pc, #-0]	; f8 <.debug_info+0xf8>
  f4:	01006773 	tsteq	r0, r3, ror r7
  f8:	007b3805 	rsbseq	r3, fp, r5, lsl #16
  fc:	002e0000 	eoreq	r0, lr, r0
 100:	002a0000 	eoreq	r0, sl, r0
 104:	20100000 	andscs	r0, r0, r0
 108:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 10c:	02000001 	andeq	r0, r0, #1
 110:	03055001 	movweq	r5, #20481	; 0x5001
 114:	00000000 	andeq	r0, r0, r0
 118:	00341100 	eorseq	r1, r4, r0, lsl #2
 11c:	00a50000 	adceq	r0, r5, r0
 120:	01420000 	mrseq	r0, (UNDEF: 66)
 124:	01020000 	mrseq	r0, (UNDEF: 2)
 128:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 12c:	02000000 	andeq	r0, r0, #0
 130:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
 134:	52010200 	andpl	r0, r1, #0, 4
 138:	02007502 	andeq	r7, r0, #8388608	; 0x800000
 13c:	76025301 	strvc	r5, [r2], -r1, lsl #6
 140:	38120000 	ldmdacc	r2, {}	; <UNPREDICTABLE>
 144:	9d000000 	stcls	0, cr0, [r0, #-0]
 148:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <panic+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49000503 	stmdbmi	r0, {r0, r1, r8, sl}
  18:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  1c:	210b000f 	tstcs	fp, pc
  20:	00134904 	andseq	r4, r3, r4, lsl #18
  24:	00050500 	andeq	r0, r5, r0, lsl #10
  28:	213a0e03 	teqcs	sl, r3, lsl #28
  2c:	05213b01 	streq	r3, [r1, #-2817]!	; 0xfffff4ff
  30:	13490b39 	movtne	r0, #39737	; 0x9b39
  34:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  38:	06000017 			; <UNDEFINED> instruction: 0x06000017
  3c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  40:	0e030b13 	vmoveq.32	d3[0], r0
  44:	01110e1b 	tsteq	r1, fp, lsl lr
  48:	17100612 			; <UNDEFINED> instruction: 0x17100612
  4c:	24070000 	strcs	r0, [r7], #-0
  50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  54:	0008030b 	andeq	r0, r8, fp, lsl #6
  58:	01150800 	tsteq	r5, r0, lsl #16
  5c:	13491927 	movtne	r1, #39207	; 0x9927
  60:	00001301 	andeq	r1, r0, r1, lsl #6
  64:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
  68:	0a000013 	beq	bc <.debug_abbrev+0xbc>
  6c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  70:	0b3b0b3a 	bleq	ec2d60 <panic+0xec2d60>
  74:	13490b39 	movtne	r0, #39737	; 0x9b39
  78:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f00 	tsteq	r9, #0, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <panic+0x2ce8c4>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  90:	0000193c 	andeq	r1, r0, ip, lsr r9
  94:	3f012e0c 	svccc	0x00012e0c
  98:	3a0e0319 	bcc	380d04 <panic+0x380d04>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a4:	01193c13 	tsteq	r9, r3, lsl ip
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	3f012e0e 	svccc	0x00012e0e
  b4:	3a0e0319 	bcc	380d20 <panic+0x380d20>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	1119270b 	tstne	r9, fp, lsl #14
  c0:	40061201 	andmi	r1, r6, r1, lsl #4
  c4:	00197a18 	andseq	r7, r9, r8, lsl sl
  c8:	00050f00 	andeq	r0, r5, r0, lsl #30
  cc:	0b3a0803 	bleq	e820e0 <panic+0xe820e0>
  d0:	0b390b3b 	bleq	e42dc4 <panic+0xe42dc4>
  d4:	17021349 	strne	r1, [r2, -r9, asr #6]
  d8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  dc:	01481000 	mrseq	r1, (UNDEF: 72)
  e0:	1301017d 	movwne	r0, #4477	; 0x117d
  e4:	48110000 	ldmdami	r1, {}	; <UNPREDICTABLE>
  e8:	7f017d01 	svcvc	0x00017d01
  ec:	00130113 	andseq	r0, r3, r3, lsl r1
  f0:	00481200 	subeq	r1, r8, r0, lsl #4
  f4:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000035 	andeq	r0, r0, r5, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	011c0004 	tsteq	ip, r4
  14:	441c0450 	ldrmi	r0, [ip], #-1104	; 0xfffffbb0
  18:	00005401 	andeq	r5, r0, r1, lsl #8
  1c:	04000000 	streq	r0, [r0], #-0
  20:	51011f00 	tstpl	r1, r0, lsl #30
  24:	01441f04 	cmpeq	r4, r4, lsl #30
  28:	00000055 	andeq	r0, r0, r5, asr r0
  2c:	00040000 	andeq	r0, r4, r0
  30:	0452011f 	ldrbeq	r0, [r2], #-287	; 0xfffffee1
  34:	5601441f 			; <UNDEFINED> instruction: 0x5601441f
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00740003 	rsbseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	6e617000 	cdpvs	0, 6, cr7, cr1, cr0, {0}
  6c:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  78:	00020068 	andeq	r0, r2, r8, rrx
  7c:	3d050000 	stccc	0, cr0, [r5, #-0]
  80:	00020500 	andeq	r0, r2, r0, lsl #10
  84:	16000000 	strne	r0, [r0], -r0
  88:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  8c:	66068306 	strvs	r8, [r6], -r6, lsl #6
  90:	029f2f06 	addseq	r2, pc, #6, 30
  94:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7000746f 	andvc	r7, r0, pc, ror #8
   c:	63696e61 	cmnvs	r9, #1552	; 0x610
  10:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  14:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  18:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  1c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  20:	2f637273 	svccs	0x00637273
  24:	696e6170 	stmdbvs	lr!, {r4, r5, r6, r8, sp, lr}^
  28:	00632e63 	rsbeq	r2, r3, r3, ror #28
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	6f6c0072 	svcvs	0x006c0072
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  50:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	2f00746e 	svccs	0x0000746e
  60:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  64:	6173612f 	cmnvs	r3, pc, lsr #2
  68:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  6c:	2f616d61 	svccs	0x00616d61
  70:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  74:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  78:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  7c:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  80:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  84:	61726769 	cmnvs	r2, r9, ror #14
  88:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  8c:	30343153 	eorscc	r3, r4, r3, asr r1
  90:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  94:	00697062 	rsbeq	r7, r9, r2, rrx
  98:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0xfffff69a
  9c:	736e7500 	cmnvc	lr, #0, 10
  a0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a8:	6f6c0074 	svcvs	0x006c0074
  ac:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c4:	6f6c2067 	svcvs	0x006c2067
  c8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  cc:	6300746e 	movwvs	r7, #1134	; 0x46e
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  dc:	72700074 	rsbsvc	r0, r0, #116	; 0x74
  e0:	6b746e69 	blvs	1d1ba8c <panic+0x1d1ba8c>
  e4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  e8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  ec:	2e313120 	rsfcssp	f3, f1, f0
  f0:	20302e32 	eorscs	r2, r0, r2, lsr lr
  f4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  f8:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  fc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 100:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 104:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 108:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 10c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 110:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 114:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 118:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 11c:	6f6c666d 	svcvs	0x006c666d
 120:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 124:	733d6962 	teqvc	sp, #1605632	; 0x188000
 128:	2074666f 	rsbscs	r6, r4, pc, ror #12
 12c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 130:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 134:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 138:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 13c:	7a6b3676 	bvc	1acdb1c <panic+0x1acdb1c>
 140:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 144:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 148:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 14c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 150:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 154:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 158:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 15c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 160:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 164:	74757000 	ldrbtvc	r7, [r5], #-0
 168:	6f6c006b 	svcvs	0x006c006b
 16c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 170:	7300746e 	movwvc	r7, #1134	; 0x46e
 174:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 178:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 17c:	Address 0x000000000000017c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <panic+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31
   8:	e3500010 	cmp	r0, #16
   c:	13a00000 	movne	r0, #0
  10:	03a00001 	moveq	r0, #1
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31
  20:	e3833010 	orr	r3, r3, #16
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	; 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	; 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001e5 	andeq	r0, r0, r5, ror #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00013a08 	andeq	r3, r1, r8, lsl #20
  10:	00b10c00 	adcseq	r0, r1, r0, lsl #24
  14:	00780000 	rsbseq	r0, r8, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04090000 	streq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  30:	04010000 	streq	r0, [r1], #-0
  34:	0000e007 	andeq	lr, r0, r7
  38:	06010100 	streq	r0, [r1], -r0, lsl #2
  3c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  40:	30050201 	andcc	r0, r5, r1, lsl #4
  44:	01000001 	tsteq	r0, r1
  48:	01c80504 	biceq	r0, r8, r4, lsl #10
  4c:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  50:	00011d05 	andeq	r1, r1, r5, lsl #26
  54:	08010100 	stmdaeq	r1, {r8}
  58:	0000003c 	andeq	r0, r0, ip, lsr r0
  5c:	65070201 	strvs	r0, [r7, #-513]	; 0xfffffdff
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00530704 	subseq	r0, r3, r4, lsl #14
  68:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  6c:	0000ed07 	andeq	lr, r0, r7, lsl #26
  70:	08010100 	stmdaeq	r1, {r8}
  74:	0000012b 	andeq	r0, r0, fp, lsr #2
  78:	00000b0b 	andeq	r0, r0, fp, lsl #22
  7c:	110d0100 	mrsne	r0, (UNDEF: 29)
  80:	00000032 	andeq	r0, r0, r2, lsr r0
  84:	0001c207 	andeq	ip, r1, r7, lsl #4
  88:	0099ad00 	addseq	sl, r9, r0, lsl #26
  8c:	32050000 	andcc	r0, r5, #0
  90:	05000000 	streq	r0, [r0, #-0]
  94:	00000032 	andeq	r0, r0, r2, lsr r0
  98:	004a0700 	subeq	r0, sl, r0, lsl #14
  9c:	a9580000 	ldmdbge	r8, {}^	; <UNPREDICTABLE>
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	00000032 	andeq	r0, r0, r2, lsr r0
  a8:	01d10c00 	bicseq	r0, r1, r0, lsl #24
  ac:	4d020000 	stcmi	0, cr0, [r2, #-0]
  b0:	00160d06 	andseq	r0, r6, r6, lsl #26
  b4:	36020000 	strcc	r0, [r2], -r0
  b8:	000e0601 	andeq	r0, lr, r1, lsl #12
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	002c061f 	eoreq	r0, ip, pc, lsl r6
  c4:	00540000 	subseq	r0, r4, r0
  c8:	9c010000 	stcls	0, cr0, [r1], {-0}
  cc:	00000194 	muleq	r0, r4, r1
  d0:	0001ba02 	andeq	fp, r1, r2, lsl #20
  d4:	2d0f2c00 	stccs	12, cr2, [pc, #-0]	; dc <.debug_info+0xdc>
  d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  dc:	0c000000 	stceq	0, cr0, [r0], {-0}
  e0:	02000000 	andeq	r0, r0, #0
  e4:	00000025 	andeq	r0, r0, r5, lsr #32
  e8:	002d0f2d 	eoreq	r0, sp, sp, lsr #30
  ec:	001e0000 	andseq	r0, lr, r0
  f0:	001c0000 	andseq	r0, ip, r0
  f4:	c6020000 	strgt	r0, [r2], -r0
  f8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
  fc:	00002d0f 	andeq	r2, r0, pc, lsl #26
 100:	00002e00 	andeq	r2, r0, r0, lsl #28
 104:	00002c00 	andeq	r2, r0, r0, lsl #24
 108:	01040200 	mrseq	r0, R12_usr
 10c:	0f2f0000 	svceq	0x002f0000
 110:	0000002d 	andeq	r0, r0, sp, lsr #32
 114:	0000003d 	andeq	r0, r0, sp, lsr r0
 118:	0000003b 	andeq	r0, r0, fp, lsr r0
 11c:	00003404 	andeq	r3, r0, r4, lsl #8
 120:	0001be00 	andeq	fp, r1, r0, lsl #28
 124:	00400400 	subeq	r0, r0, r0, lsl #8
 128:	00b10000 	adcseq	r0, r1, r0
 12c:	44040000 	strmi	r0, [r4], #-0
 130:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
 134:	06000000 	streq	r0, [r0], -r0
 138:	0000004c 	andeq	r0, r0, ip, asr #32
 13c:	00000099 	muleq	r0, r9, r0
 140:	0000014a 	andeq	r0, r0, sl, asr #2
 144:	01500103 	cmpeq	r0, r3, lsl #2
 148:	5806003a 	stmdapl	r6, {r1, r3, r4, r5}
 14c:	84000000 	strhi	r0, [r0], #-0
 150:	6a000000 	bvs	158 <.debug_info+0x158>
 154:	03000001 	movweq	r0, #1
 158:	0c055001 	stceq	0, cr5, [r5], {1}
 15c:	20100024 	andscs	r0, r0, r4, lsr #32
 160:	05510103 	ldrbeq	r0, [r1, #-259]	; 0xfffffefd
 164:	0000010c 	andeq	r0, r0, ip, lsl #2
 168:	6406005a 	strvs	r0, [r6], #-90	; 0xffffffa6
 16c:	84000000 	strhi	r0, [r0], #-0
 170:	8a000000 	bhi	178 <.debug_info+0x178>
 174:	03000001 	movweq	r0, #1
 178:	0c055001 	stceq	0, cr5, [r5], {1}
 17c:	2010001c 	andscs	r0, r0, ip, lsl r0
 180:	05510103 	ldrbeq	r0, [r1, #-259]	; 0xfffffefd
 184:	0000200c 	andeq	r2, r0, ip
 188:	6c04005a 	stcvs	0, cr0, [r4], {90}	; 0x5a
 18c:	94000000 	strls	r0, [r0], #-0
 190:	00000001 	andeq	r0, r0, r1
 194:	00002d0f 	andeq	r2, r0, pc, lsl #26
 198:	06170100 	ldreq	r0, [r7], -r0, lsl #2
 19c:	00000018 	andeq	r0, r0, r8, lsl r0
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01be9c01 			; <UNDEFINED> instruction: 0x01be9c01
 1a8:	eb020000 	bl	801b0 <rpi_reboot+0x80184>
 1ac:	18000001 	stmdane	r0, {r0}
 1b0:	0000320e 	andeq	r3, r0, lr, lsl #4
 1b4:	00004e00 	andeq	r4, r0, r0, lsl #28
 1b8:	00004800 	andeq	r4, r0, r0, lsl #16
 1bc:	d2100000 	andsle	r0, r0, #0
 1c0:	01000000 	mrseq	r0, (UNDEF: 0)
 1c4:	0026050e 	eoreq	r0, r6, lr, lsl #10
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00180000 	andseq	r0, r8, r0
 1d0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d4:	0001eb02 	andeq	lr, r1, r2, lsl #22
 1d8:	320e0f00 	andcc	r0, lr, #0, 30
 1dc:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 1e0:	64000000 	strvs	r0, [r0], #-0
 1e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_reboot+0x8fe0>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  10:	3b01213a 	blcc	48500 <rpi_reboot+0x484d4>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	; 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00480400 	subeq	r0, r8, r0, lsl #8
  2c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  30:	05050000 	streq	r0, [r5, #-0]
  34:	00134900 	andseq	r4, r3, r0, lsl #18
  38:	01480600 	cmpeq	r8, r0, lsl #12
  3c:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  40:	00001301 	andeq	r1, r0, r1, lsl #6
  44:	3f012e07 	svccc	0x00012e07
  48:	3a0e0319 	bcc	380cb4 <rpi_reboot+0x380c88>
  4c:	0b3b0221 	bleq	ec08d8 <rpi_reboot+0xec08ac>
  50:	27062139 	smladxcs	r6, r9, r1, r2
  54:	01193c19 	tsteq	r9, r9, lsl ip
  58:	08000013 	stmdaeq	r0, {r0, r1, r4}
  5c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  60:	0e030b13 	vmoveq.32	d3[0], r0
  64:	17550e1b 	smmlane	r5, fp, lr, r0
  68:	17100111 			; <UNDEFINED> instruction: 0x17100111
  6c:	24090000 	strcs	r0, [r9], #-0
  70:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  74:	0008030b 	andeq	r0, r8, fp, lsl #6
  78:	00260a00 	eoreq	r0, r6, r0, lsl #20
  7c:	00001349 	andeq	r1, r0, r9, asr #6
  80:	0300340b 	movweq	r3, #1035	; 0x40b
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reboot+0x2ce898>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <rpi_reboot+0xe8387c>
  98:	0b390b3b 	bleq	e42d8c <rpi_reboot+0xe42d60>
  9c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  a0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  a4:	03193f00 	tsteq	r9, #0, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <rpi_reboot+0x2ce8bc>
  ac:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
  b0:	00193c19 	andseq	r3, r9, r9, lsl ip
  b4:	012e0e00 			; <UNDEFINED> instruction: 0x012e0e00
  b8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  bc:	0b3b0b3a 	bleq	ec2dac <rpi_reboot+0xec2d80>
  c0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  c4:	11190187 	tstne	r9, r7, lsl #3
  c8:	40061201 	andmi	r1, r6, r1, lsl #4
  cc:	01197a18 	tsteq	r9, r8, lsl sl
  d0:	0f000013 	svceq	0x00000013
  d4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d8:	0b3a0e03 	bleq	e838ec <rpi_reboot+0xe838c0>
  dc:	0b390b3b 	bleq	e42dd0 <rpi_reboot+0xe42da4>
  e0:	01111927 	tsteq	r1, r7, lsr #18
  e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e8:	1301197a 	movwne	r1, #6522	; 0x197a
  ec:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  f0:	03193f01 	tsteq	r9, #1, 30
  f4:	3b0b3a0e 	blcc	2ce934 <rpi_reboot+0x2ce908>
  f8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  fc:	11134919 	tstne	r3, r9, lsl r9
 100:	40061201 	andmi	r1, r6, r1, lsl #4
 104:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000075 	andeq	r0, r0, r5, ror r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	4c080001 	stcmi	0, cr0, [r8], {1}
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	001c0c06 	andseq	r0, ip, r6, lsl #24
  18:	009f2010 	addseq	r2, pc, r0, lsl r0	; <UNPREDICTABLE>
  1c:	4c080002 	stcmi	0, cr0, [r8], {2}
  20:	1c000000 	stcne	0, cr0, [r0], {-0}
  24:	00240c06 	eoreq	r0, r4, r6, lsl #24
  28:	009f2010 	addseq	r2, pc, r0, lsl r0	; <UNPREDICTABLE>
  2c:	4c080003 	stcmi	0, cr0, [r8], {3}
  30:	1c000000 	stcne	0, cr0, [r0], {-0}
  34:	47b40805 	ldrmi	r0, [r4, r5, lsl #16]!
  38:	04009f24 	streq	r9, [r0], #-3876	; 0xfffff0dc
  3c:	004c0800 	subeq	r0, ip, r0, lsl #16
  40:	031c0000 	tsteq	ip, #0
  44:	009f2008 	addseq	r2, pc, r8
  48:	00000002 	andeq	r0, r0, r2
  4c:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
  50:	04000000 	streq	r0, [r0], #-0
  54:	30020400 	andcc	r0, r2, r0, lsl #8
  58:	0804049f 	stmdaeq	r4, {r0, r1, r2, r3, r4, r7, sl}
  5c:	0c045301 	stceq	3, cr5, [r4], {1}
  60:	00530114 	subseq	r0, r3, r4, lsl r1
  64:	00000002 	andeq	r0, r0, r2
  68:	00000006 	andeq	r0, r0, r6
  6c:	04000400 	streq	r0, [r0], #-1024	; 0xfffffc00
  70:	049f3002 	ldreq	r3, [pc], #2	; 78 <.debug_loclists+0x78>
  74:	50010804 	andpl	r0, r1, r4, lsl #16
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000010 	andeq	r0, r0, r0, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	00018000 	andeq	r8, r1, r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000dd 	ldrdeq	r0, [r0], -sp
   4:	00750003 	rsbseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	62657200 	rsbvs	r7, r5, #0, 4
  6c:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  70:	00010063 	andeq	r0, r1, r3, rrx
  74:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  78:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	02050019 	andeq	r0, r5, #25
  84:	00000000 	andeq	r0, r0, r0
  88:	05010d03 	streq	r0, [r1, #-3331]	; 0xfffff2fd
  8c:	31131305 	tstcc	r3, r5, lsl #6
  90:	01061305 	tsteq	r6, r5, lsl #6
  94:	052f0105 	streq	r0, [pc, #-261]!	; ffffff97 <rpi_reboot+0xffffff6b>
  98:	0585061b 	streq	r0, [r5, #1563]	; 0x61b
  9c:	05141305 	ldreq	r1, [r4, #-773]	; 0xfffffcfb
  a0:	16052f09 	strne	r2, [r5], -r9, lsl #30
  a4:	0e050106 	adfeqs	f0, f5, f6
  a8:	0605052e 	streq	r0, [r5], -lr, lsr #10
  ac:	0601052f 	streq	r0, [r1], -pc, lsr #10
  b0:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
  b4:	2f050530 	svccs	0x00050530
  b8:	01060805 	tsteq	r6, r5, lsl #16
  bc:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
  c0:	30500605 	subscc	r0, r0, r5, lsl #12
  c4:	13134d2f 	tstne	r3, #3008	; 0xbc0
  c8:	00671513 	rsbeq	r1, r7, r3, lsl r5
  cc:	67010402 	strvs	r0, [r1, -r2, lsl #8]
  d0:	02000a05 	andeq	r0, r0, #20480	; 0x5000
  d4:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  d8:	2e6d0309 	cdpcs	3, 6, cr0, cr13, cr9, {0}
  dc:	01000c02 	tsteq	r0, r2, lsl #24
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
  30:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1
  34:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xfffff08e
  38:	006c6576 	rsbeq	r6, ip, r6, ror r5
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	61686320 	cmnvs	r8, r0, lsr #6
  48:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  4c:	5f79616c 	svcpl	0x0079616c
  50:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6f687300 	svcvs	0x00687300
  68:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffc4 <rpi_reboot+0xffffff98>
  7c:	73612f65 	cmnvc	r1, #404	; 0x194
  80:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  84:	616d6172 	smcvs	54802	; 0xd612
  88:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  8c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  90:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  94:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  98:	61732f62 	cmnvs	r3, r2, ror #30
  9c:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  a0:	2f616d61 	svccs	0x00616d61
  a4:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  a8:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; fffffff0 <rpi_reboot+0xffffffc4>
  ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  b4:	66666174 			; <UNDEFINED> instruction: 0x66666174
  b8:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  bc:	6265722f 	rsbvs	r7, r5, #-268435454	; 0xf0000002
  c0:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  c4:	4d500063 	ldclmi	0, cr0, [r0, #-396]	; 0xfffffe74
  c8:	5341505f 	movtpl	r5, #4191	; 0x105f
  cc:	524f5753 	subpl	r5, pc, #21757952	; 0x14c0000
  d0:	74610044 	strbtvc	r0, [r1], #-68	; 0xffffffbc
  d4:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1
  d8:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xfffff08e
  dc:	006c6576 	rsbeq	r6, ip, r6, ror r5
  e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ec:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f0:	6f6c2067 	svcvs	0x006c2067
  f4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  f8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  fc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 108:	5f435453 	svcpl	0x00435453
 10c:	46435257 			; <UNDEFINED> instruction: 0x46435257
 110:	55465f47 	strbpl	r5, [r6, #-3911]	; 0xfffff0b9
 114:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 118:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
 11c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 120:	6f6c2067 	svcvs	0x006c2067
 124:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 128:	6300746e 	movwvs	r7, #1134	; 0x46e
 12c:	00726168 	rsbseq	r6, r2, r8, ror #2
 130:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 134:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 138:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
 13c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 140:	31312039 	teqcc	r1, r9, lsr r0
 144:	302e322e 	eorcc	r3, lr, lr, lsr #4
 148:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 14c:	613d7570 	teqvs	sp, r0, ror r5
 150:	31316d72 	teqcc	r1, r2, ror sp
 154:	7a6a3637 	bvc	1a8da38 <rpi_reboot+0x1a8da0c>
 158:	20732d66 	rsbscs	r2, r3, r6, ror #26
 15c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 160:	613d656e 	teqvs	sp, lr, ror #10
 164:	31316d72 	teqcc	r1, r2, ror sp
 168:	7a6a3637 	bvc	1a8da4c <rpi_reboot+0x1a8da20>
 16c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 170:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 174:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 178:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 17c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 180:	616d2d20 	cmnvs	sp, r0, lsr #26
 184:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 188:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 18c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 190:	6b36766d 	blvs	d9db4c <rpi_reboot+0xd9db20>
 194:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 198:	20626467 	rsbcs	r6, r2, r7, ror #8
 19c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1a0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1a4:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a8:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1ac:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1b0:	61747365 	cmnvs	r4, r5, ror #6
 1b4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b8:	4d500067 	ldclmi	0, cr0, [r0, #-412]	; 0xfffffe64
 1bc:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 1c0:	55500043 	ldrbpl	r0, [r0, #-67]	; 0xffffffbd
 1c4:	00323354 	eorseq	r3, r2, r4, asr r3
 1c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	72617500 	rsbvc	r7, r1, #0, 10
 1d4:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 1d8:	5f687375 	svcpl	0x00687375
 1dc:	73007874 	movwvc	r7, #2164	; 0x874
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	63007261 	movwvs	r7, #609	; 0x261
 1ec:	00727370 	rsbseq	r7, r2, r0, ror r3

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001f7 	strdeq	r0, [r0], -r7
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00011108 	andeq	r1, r1, r8, lsl #2
  10:	00160c00 	andseq	r0, r6, r0, lsl #24
  14:	006c0000 	rsbeq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00840000 	addeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04090000 	streq	r0, [r9], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	000000bd 	strheq	r0, [r0], -sp
  34:	9a060101 	bls	180440 <delay_sec+0x1803d4>
  38:	01000001 	tsteq	r0, r1
  3c:	01070502 	tsteq	r7, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00019105 	andeq	r9, r1, r5, lsl #2
  48:	05080100 	streq	r0, [r8, #-256]	; 0xffffff00
  4c:	000000f4 	strdeq	r0, [r0], -r4
  50:	30080101 	andcc	r0, r8, r1, lsl #2
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00590702 	subseq	r0, r9, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00004707 	andeq	r4, r0, r7, lsl #14
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000ca 	andeq	r0, r0, sl, asr #1
  6c:	02080101 	andeq	r0, r8, #1073741824	; 0x40000000
  70:	0a000001 	beq	7c <.debug_info+0x7c>
  74:	00000000 	andeq	r0, r0, r0
  78:	0b069c02 	bleq	1a7088 <delay_sec+0x1a701c>
  7c:	0000002a 	andeq	r0, r0, sl, lsr #32
  80:	2d0ac202 	sfmcs	f4, 1, [sl, #-8]
  84:	91000000 	mrsls	r0, (UNDEF: 0)
  88:	0c000000 	stceq	0, cr0, [r0], {-0}
  8c:	0000002d 	andeq	r0, r0, sp, lsr #32
  90:	000c0300 	andeq	r0, ip, r0, lsl #6
  94:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
  98:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	0000d89c 	muleq	r0, ip, r8
  a4:	65730400 	ldrbvs	r0, [r3, #-1024]!	; 0xfffffc00
  a8:	191e0063 	ldmdbne	lr, {r0, r1, r5, r6}
  ac:	0000002d 	andeq	r0, r0, sp, lsr #32
  b0:	00000010 	andeq	r0, r0, r0, lsl r0
  b4:	0000000c 	andeq	r0, r0, ip
  b8:	00008005 	andeq	r8, r0, r5
  bc:	0000d800 	andeq	sp, r0, r0, lsl #16
  c0:	50010600 	andpl	r0, r1, r0, lsl #12
  c4:	5001a311 	andpl	sl, r1, r1, lsl r3
  c8:	01a32435 			; <UNDEFINED> instruction: 0x01a32435
  cc:	24321c50 	ldrtcs	r1, [r2], #-3152	; 0xfffff3b0
  d0:	225001a3 	subscs	r0, r0, #-1073741784	; 0xc0000028
  d4:	00002433 	andeq	r2, r0, r3, lsr r4
  d8:	00003e03 	andeq	r3, r0, r3, lsl #28
  dc:	00541b00 	subseq	r1, r4, r0, lsl #22
  e0:	00180000 	andseq	r0, r8, r0
  e4:	9c010000 	stcls	0, cr0, [r1], {-0}
  e8:	0000011e 	andeq	r0, r0, lr, lsl r1
  ec:	00736d04 	rsbseq	r6, r3, r4, lsl #26
  f0:	002d181b 	eoreq	r1, sp, fp, lsl r8
  f4:	00230000 	eoreq	r0, r3, r0
  f8:	001f0000 	andseq	r0, pc, r0
  fc:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
 100:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 104:	06000001 	streq	r0, [r0], -r1
 108:	a3115001 	tstge	r1, #1
 10c:	24355001 	ldrtcs	r5, [r5], #-1
 110:	1c5001a3 	ldfnee	f0, [r0], {163}	; 0xa3
 114:	01a32432 			; <UNDEFINED> instruction: 0x01a32432
 118:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 11c:	b4030000 	strlt	r0, [r3], #-0
 120:	12000000 	andne	r0, r0, #0
 124:	00000030 	andeq	r0, r0, r0, lsr r0
 128:	00000024 	andeq	r0, r0, r4, lsr #32
 12c:	01899c01 	orreq	r9, r9, r1, lsl #24
 130:	75040000 	strvc	r0, [r4, #-0]
 134:	18120073 	ldmdane	r2, {r0, r1, r4, r5, r6}
 138:	0000002d 	andeq	r0, r0, sp, lsr #32
 13c:	00000035 	andeq	r0, r0, r5, lsr r0
 140:	00000031 	andeq	r0, r0, r1, lsr r0
 144:	00627207 	rsbeq	r7, r2, r7, lsl #4
 148:	002d0e13 	eoreq	r0, sp, r3, lsl lr
 14c:	00420000 	subeq	r0, r2, r0
 150:	00400000 	subeq	r0, r0, r0
 154:	400d0000 	andmi	r0, sp, r0
 158:	14000000 	strne	r0, [r0], #-0
 15c:	7f000000 	svcvc	0x00000000
 160:	07000001 	streq	r0, [r0, -r1]
 164:	15006172 	strne	r6, [r0, #-370]	; 0xfffffe8e
 168:	00002d12 	andeq	r2, r0, r2, lsl sp
 16c:	00004a00 	andeq	r4, r0, r0, lsl #20
 170:	00004800 	andeq	r4, r0, r0, lsl #16
 174:	00440200 	subeq	r0, r4, r0, lsl #4
 178:	01890000 	orreq	r0, r9, r0
 17c:	02000000 	andeq	r0, r0, #0
 180:	0000003c 	andeq	r0, r0, ip, lsr r0
 184:	00000189 	andeq	r0, r0, r9, lsl #3
 188:	00a50e00 	adceq	r0, r5, r0, lsl #28
 18c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 190:	00002d0a 	andeq	r2, r0, sl, lsl #26
 194:	00001400 	andeq	r1, r0, r0, lsl #8
 198:	00001c00 	andeq	r1, r0, r0, lsl #24
 19c:	d09c0100 	addsle	r0, ip, r0, lsl #2
 1a0:	07000001 	streq	r0, [r0, -r1]
 1a4:	0e0d0075 	mcreq	0, 0, r0, cr13, cr5, {3}
 1a8:	0000002d 	andeq	r0, r0, sp, lsr #32
 1ac:	00000054 	andeq	r0, r0, r4, asr r0
 1b0:	00000050 	andeq	r0, r0, r0, asr r0
 1b4:	00001c02 	andeq	r1, r0, r2, lsl #24
 1b8:	00007300 	andeq	r7, r0, r0, lsl #6
 1bc:	00200200 	eoreq	r0, r0, r0, lsl #4
 1c0:	01d00000 	bicseq	r0, r0, r0
 1c4:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1c8:	73000000 	movwvc	r0, #0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	0000e10f 	andeq	lr, r0, pc, lsl #2
 1d4:	0a040100 	beq	1005dc <delay_sec+0x100570>
 1d8:	0000002d 	andeq	r0, r0, sp, lsr #32
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	00000014 	andeq	r0, r0, r4, lsl r0
 1e4:	0c059c01 	stceq	12, cr9, [r5], {1}
 1e8:	7b000000 	blvc	1f0 <.debug_info+0x1f0>
 1ec:	06000000 	streq	r0, [r0], -r0
 1f0:	0c055001 	stceq	0, cr5, [r5], {1}
 1f4:	20003004 	andcs	r3, r0, r4
 1f8:	Address 0x00000000000001f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_sec+0x8fa0>
   4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	017d0048 	cmneq	sp, r8, asr #32
  10:	0000137f 	andeq	r1, r0, pc, ror r3
  14:	3f012e03 	svccc	0x00012e03
  18:	3a0e0319 	bcc	380c84 <delay_sec+0x380c18>
  1c:	0b3b0121 	bleq	ec04a8 <delay_sec+0xec043c>
  20:	27062139 	smladxcs	r6, r9, r1, r2
  24:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  28:	7a184006 	bvc	610048 <delay_sec+0x60ffdc>
  2c:	00130119 	andseq	r0, r3, r9, lsl r1
  30:	00050400 	andeq	r0, r5, r0, lsl #8
  34:	213a0803 	teqcs	sl, r3, lsl #16
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  40:	1742b717 	smlaldne	fp, r2, r7, r7
  44:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
  48:	7f017d01 	svcvc	0x00017d01
  4c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  50:	18020049 	stmdane	r2, {r0, r3, r6}
  54:	0000187e 	andeq	r1, r0, lr, ror r8
  58:	03003407 	movweq	r3, #1031	; 0x407
  5c:	01213a08 			; <UNDEFINED> instruction: 0x01213a08
  60:	0b390b3b 	bleq	e42d54 <delay_sec+0xe42ce8>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  6c:	01110800 	tsteq	r1, r0, lsl #16
  70:	0b130e25 	bleq	4c390c <delay_sec+0x4c38a0>
  74:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	00001710 	andeq	r1, r0, r0, lsl r7
  80:	0b002409 	bleq	90ac <delay_sec+0x9040>
  84:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  88:	0a000008 	beq	b0 <.debug_abbrev+0xb0>
  8c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  90:	0b3a0e03 	bleq	e838a4 <delay_sec+0xe83838>
  94:	0b390b3b 	bleq	e42d88 <delay_sec+0xe42d1c>
  98:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  9c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  a0:	03193f01 	tsteq	r9, #1, 30
  a4:	3b0b3a0e 	blcc	2ce8e4 <delay_sec+0x2ce878>
  a8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  ac:	3c134919 			; <UNDEFINED> instruction: 0x3c134919
  b0:	00130119 	andseq	r0, r3, r9, lsl r1
  b4:	00050c00 	andeq	r0, r5, r0, lsl #24
  b8:	00001349 	andeq	r1, r0, r9, asr #6
  bc:	11010b0d 	tstne	r1, sp, lsl #22
  c0:	01061201 	tsteq	r6, r1, lsl #4
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  cc:	0b3a0e03 	bleq	e838e0 <delay_sec+0xe83874>
  d0:	0b390b3b 	bleq	e42dc4 <delay_sec+0xe42d58>
  d4:	13491927 	movtne	r1, #39207	; 0x9927
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  e0:	00001301 	andeq	r1, r0, r1, lsl #6
  e4:	3f012e0f 	svccc	0x00012e0f
  e8:	3a0e0319 	bcc	380d54 <delay_sec+0x380ce8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f8:	7a184006 	bvc	610118 <delay_sec+0x6100ac>
  fc:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000005b 	andeq	r0, r0, fp, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01786c04 	cmneq	r8, r4, lsl #24
  14:	84780450 	ldrbthi	r0, [r8], #-1104	; 0xfffffbb0
  18:	01a30401 			; <UNDEFINED> instruction: 0x01a30401
  1c:	00009f50 	andeq	r9, r0, r0, asr pc
  20:	04000000 	streq	r0, [r0], #-0
  24:	50016054 	andpl	r6, r1, r4, asr r0
  28:	046c6004 	strbteq	r6, [ip], #-4
  2c:	9f5001a3 	svcls	0x005001a3
  30:	00000000 	andeq	r0, r0, r0
  34:	3b300400 	blcc	c0103c <delay_sec+0xc00fd0>
  38:	3b045001 	blcc	114044 <delay_sec+0x113fd8>
  3c:	00550154 	subseq	r0, r5, r4, asr r1
  40:	40040000 	andmi	r0, r4, r0
  44:	00540154 	subseq	r0, r4, r4, asr r1
  48:	44040000 	strmi	r0, [r4], #-0
  4c:	00500148 	subseq	r0, r0, r8, asr #2
  50:	00000000 	andeq	r0, r0, r0
  54:	01272404 			; <UNDEFINED> instruction: 0x01272404
  58:	30270450 	eorcc	r0, r7, r0, asr r4
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000eb 	andeq	r0, r0, fp, ror #1
   4:	00740003 	rsbseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  6c:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  78:	00020068 	andeq	r0, r2, r8, rrx
  7c:	23050000 	movwcs	r0, #20480	; 0x5000
  80:	00020500 	andeq	r0, r2, r0, lsl #10
  84:	15000000 	strne	r0, [r0, #-0]
  88:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb8b <delay_sec+0xfffffb1f>
  8c:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  90:	1f054b01 	svcne	0x00054b01
  94:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
  98:	12052f31 	andne	r2, r5, #49, 30	; 0xc4
  9c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a0:	052f4b06 	streq	r4, [pc, #-2822]!	; fffff5a2 <delay_sec+0xfffff536>
  a4:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
  a8:	064c061c 			; <UNDEFINED> instruction: 0x064c061c
  ac:	06050501 	streq	r0, [r5], -r1, lsl #10
  b0:	0613054b 	ldreq	r0, [r3], -fp, asr #10
  b4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
  b8:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  bc:	06170513 			; <UNDEFINED> instruction: 0x06170513
  c0:	06090501 	streq	r0, [r9], -r1, lsl #10
  c4:	0611052f 	ldreq	r0, [r1], -pc, lsr #10
  c8:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
  cc:	6b061c05 	blvs	1870e8 <delay_sec+0x18707c>
  d0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d4:	4a062f06 	bmi	18bcf4 <delay_sec+0x18bc88>
  d8:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
  dc:	062f061e 			; <UNDEFINED> instruction: 0x062f061e
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	054a062f 	strbeq	r0, [sl, #-1583]	; 0xfffff9d1
  e8:	02024b01 	andeq	r4, r2, #1024	; 0x400
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	61686320 	cmnvs	r8, r0, lsr #6
  3c:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  40:	5f79616c 	svcpl	0x0079616c
  44:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  58:	6f687300 	svcvs	0x00687300
  5c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffb8 <delay_sec+0xffffff4c>
  70:	73612f65 	cmnvc	r1, #404	; 0x194
  74:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  78:	616d6172 	smcvs	54802	; 0xd612
  7c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  80:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  84:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  88:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  8c:	61732f62 	cmnvs	r3, r2, ror #30
  90:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  94:	2f616d61 	svccs	0x00616d61
  98:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  9c:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffffe4 <delay_sec+0xffffff78>
  a0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a4:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  a8:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  ac:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffc4f <delay_sec+0xfffffbe3>
  b0:	00636573 	rsbeq	r6, r3, r3, ror r5
  b4:	616c6564 	cmnvs	ip, r4, ror #10
  b8:	73755f79 	cmnvc	r5, #484	; 0x1e4
  bc:	736e7500 	cmnvc	lr, #0, 10
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c8:	6f6c0074 	svcvs	0x006c0074
  cc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  e4:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  e8:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffc8b <delay_sec+0xfffffc1f>
  ec:	5f636573 	svcpl	0x00636573
  f0:	00776172 	rsbseq	r6, r7, r2, ror r1
  f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  fc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 100:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 104:	73007261 	movwvc	r7, #609	; 0x261
 108:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 10c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 110:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 114:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 118:	2e313120 	rsfcssp	f3, f1, f0
 11c:	20302e32 	eorscs	r2, r0, r2, lsr lr
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <delay_sec+0x1acdadc>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 190:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 194:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 198:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 19c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1a0:	61686320 	cmnvs	r8, r0, lsr #6
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_check_offsets+0x10>
   8:	ebfffffe 	bl	0 <printk>
   c:	e8bd8010 	pop	{r4, pc}
  10:	00000000 	andeq	r0, r0, r0

00000014 <timer_interrupt_init>:
  14:	e92d4010 	push	{r4, lr}
  18:	e1a04000 	mov	r4, r0
  1c:	ebfffff7 	bl	0 <timer_check_offsets>
  20:	e3a01001 	mov	r1, #1
  24:	e59f001c 	ldr	r0, [pc, #28]	; 48 <timer_interrupt_init+0x34>
  28:	ebfffffe 	bl	0 <PUT32>
  2c:	e1a01004 	mov	r1, r4
  30:	e59f0014 	ldr	r0, [pc, #20]	; 4c <timer_interrupt_init+0x38>
  34:	ebfffffe 	bl	0 <PUT32>
  38:	e3a010a2 	mov	r1, #162	; 0xa2
  3c:	e59f000c 	ldr	r0, [pc, #12]	; 50 <timer_interrupt_init+0x3c>
  40:	ebfffffe 	bl	0 <PUT32>
  44:	e8bd8010 	pop	{r4, pc}
  48:	2000b218 	andcs	fp, r0, r8, lsl r2
  4c:	2000b400 	andcs	fp, r0, r0, lsl #8
  50:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
   4:	20737465 	rsbscs	r7, r3, r5, ror #8
   8:	63656863 	cmnvs	r5, #6488064	; 0x630000
   c:	2064656b 	rsbcs	r6, r4, fp, ror #10
  10:	2174756f 	cmncs	r4, pc, ror #10
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0002d812 	andeq	sp, r2, r2, lsl r8
  10:	00230c00 	eoreq	r0, r3, r0, lsl #24
  14:	005f0000 	subseq	r0, pc, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00540000 	subseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04130000 	ldreq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  2c:	07040400 	streq	r0, [r4, -r0, lsl #8]
  30:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  34:	ab060104 	blge	18044c <timer_interrupt_init+0x180438>
  38:	04000001 	streq	r0, [r0], #-1
  3c:	00aa0502 	adceq	r0, sl, r2, lsl #10
  40:	04040000 	streq	r0, [r4], #-0
  44:	00012405 	andeq	r2, r1, r5, lsl #8
  48:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  4c:	00000116 	andeq	r0, r0, r6, lsl r1
  50:	8a080104 	bhi	200468 <timer_interrupt_init+0x200454>
  54:	04000001 	streq	r0, [r0], #-1
  58:	01f60702 	mvnseq	r0, r2, lsl #14
  5c:	d60c0000 	strle	r0, [ip], -r0
  60:	03000001 	movweq	r0, #1
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04040000 	streq	r0, [r4], #-0
  6c:	00026007 	andeq	r6, r2, r7
  70:	07080400 	streq	r0, [r8, -r0, lsl #8]
  74:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
  78:	00850414 	addeq	r0, r5, r4, lsl r4
  7c:	01040000 	mrseq	r0, (UNDEF: 4)
  80:	00022f08 	andeq	r2, r2, r8, lsl #30
  84:	007e0d00 	rsbseq	r0, lr, r0, lsl #26
  88:	04150000 	ldreq	r0, [r5], #-0
  8c:	dc091e02 	stcle	14, cr1, [r9], {2}
  90:	06000000 	streq	r0, [r0], -r0
  94:	0000013a 	andeq	r0, r0, sl, lsr r1
  98:	00005e21 	andeq	r5, r0, r1, lsr #28
  9c:	06010100 	streq	r0, [r1], -r0, lsl #2
  a0:	000001ec 	andeq	r0, r0, ip, ror #3
  a4:	00005e22 	andeq	r5, r0, r2, lsr #28
  a8:	06020200 	streq	r0, [r2], -r0, lsl #4
  ac:	000002a6 	andeq	r0, r0, r6, lsr #5
  b0:	00005e27 	andeq	r5, r0, r7, lsr #28
  b4:	06050100 	streq	r0, [r5], -r0, lsl #2
  b8:	00000284 	andeq	r0, r0, r4, lsl #5
  bc:	00005e29 	andeq	r5, r0, r9, lsr #28
  c0:	06070100 	streq	r0, [r7], -r0, lsl #2
  c4:	000000d5 	ldrdeq	r0, [r0], -r5
  c8:	00005e2b 	andeq	r5, r0, fp, lsr #28
  cc:	06090100 	streq	r0, [r9], -r0, lsl #2
  d0:	00000098 	muleq	r0, r8, r0
  d4:	00005e2d 	andeq	r5, r0, sp, lsr #28
  d8:	00100700 	andseq	r0, r0, r0, lsl #14
  dc:	00021a0c 	andeq	r1, r2, ip, lsl #20
  e0:	032f0200 			; <UNDEFINED> instruction: 0x032f0200
  e4:	0000008a 	andeq	r0, r0, sl, lsl #1
  e8:	00002d0e 	andeq	r2, r0, lr, lsl #26
  ec:	0e330200 	cdpeq	2, 3, cr0, cr3, cr0, {0}
  f0:	0000014f 	andeq	r0, r0, pc, asr #2
  f4:	00004101 	andeq	r4, r0, r1, lsl #2
  f8:	00b40000 	adcseq	r0, r4, r0
  fc:	00c60120 	sbceq	r0, r6, r0, lsr #2
 100:	b4000000 	strlt	r0, [r0], #-0
 104:	7a012000 	bvc	4810c <timer_interrupt_init+0x480f8>
 108:	04000001 	streq	r0, [r0], #-1
 10c:	012000b4 	strheq	r0, [r0, -r4]!
 110:	00000009 	andeq	r0, r0, r9
 114:	2000b408 	andcs	fp, r0, r8, lsl #8
 118:	00015901 	andeq	r5, r1, r1, lsl #18
 11c:	00b40c00 	adcseq	r0, r4, r0, lsl #24
 120:	02b20120 	adcseq	r0, r2, #32, 2
 124:	b4100000 	ldrlt	r0, [r0], #-0
 128:	85012000 	strhi	r2, [r1, #-0]
 12c:	14000003 	strne	r0, [r0], #-3
 130:	012000b4 	strheq	r0, [r0, -r4]!
 134:	00000209 	andeq	r0, r0, r9, lsl #4
 138:	2000b418 	andcs	fp, r0, r8, lsl r4
 13c:	0002c301 	andeq	ip, r2, r1, lsl #6
 140:	00b41c00 	adcseq	r1, r4, r0, lsl #24
 144:	02340120 	eorseq	r0, r4, #32, 2
 148:	b4200000 	strtlt	r0, [r0], #-0
 14c:	0e002000 	cdpeq	0, 0, cr2, cr0, cr0, {0}
 150:	0000002d 	andeq	r0, r0, sp, lsr #32
 154:	bf061404 	svclt	0x00061404
 158:	01000001 	tsteq	r0, r1
 15c:	00000000 	andeq	r0, r0, r0
 160:	2000b200 	andcs	fp, r0, r0, lsl #4
 164:	00037301 	andeq	r7, r3, r1, lsl #6
 168:	00b20000 	adcseq	r0, r2, r0
 16c:	03650120 	cmneq	r5, #32, 2
 170:	b2040000 	andlt	r0, r4, #0
 174:	fa012000 	blx	4817c <timer_interrupt_init+0x48168>
 178:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 17c:	012000b2 	strheq	r0, [r0, -r2]!
 180:	000000ba 	strheq	r0, [r0], -sl
 184:	2000b20c 	andcs	fp, r0, ip, lsl #4
 188:	00010801 	andeq	r0, r1, r1, lsl #16
 18c:	00b21000 	adcseq	r1, r2, r0
 190:	016c0120 	cmneq	ip, r0, lsr #2
 194:	b2140000 	andslt	r0, r4, #0
 198:	72012000 	andvc	r2, r1, #0
 19c:	18000002 	stmdane	r0, {r1}
 1a0:	012000b2 	strheq	r0, [r0, -r2]!
 1a4:	00000251 	andeq	r0, r0, r1, asr r2
 1a8:	2000b21c 	andcs	fp, r0, ip, lsl r2
 1ac:	00005001 	andeq	r5, r0, r1
 1b0:	00b22000 	adcseq	r2, r2, r0
 1b4:	01980120 	orrseq	r0, r8, r0, lsr #2
 1b8:	b2240000 	eorlt	r0, r4, #0
 1bc:	16002000 	strne	r2, [r0], -r0
 1c0:	0000014c 	andeq	r0, r0, ip, asr #2
 1c4:	17066e05 	strne	r6, [r6, -r5, lsl #28]
 1c8:	00000133 	andeq	r0, r0, r3, lsr r1
 1cc:	26062805 	strcs	r2, [r6], -r5, lsl #16
 1d0:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
 1d4:	0a000001 	beq	1e0 <.debug_info+0x1e0>
 1d8:	00000078 	andeq	r0, r0, r8, ror r0
 1dc:	b4190018 	ldrlt	r0, [r9], #-24	; 0xffffffe8
 1e0:	05000000 	streq	r0, [r0, #-0]
 1e4:	01f506ad 	mvnseq	r0, sp, lsr #13
 1e8:	2d0a0000 	stccs	0, cr0, [sl, #-0]
 1ec:	0a000000 	beq	1f4 <.debug_info+0x1f4>
 1f0:	0000002d 	andeq	r0, r0, sp, lsr #32
 1f4:	02921a00 	addseq	r1, r2, #0, 20
 1f8:	3f010000 	svccc	0x00010000
 1fc:	0000000d 	andeq	r0, r0, sp
 200:	00001400 	andeq	r1, r0, r0, lsl #8
 204:	239c0100 	orrscs	r0, ip, #0, 2
 208:	1b000004 	blne	220 <.debug_info+0x220>
 20c:	00000358 	andeq	r0, r0, r8, asr r3
 210:	00000433 	andeq	r0, r0, r3, lsr r4
 214:	00000292 	muleq	r0, r2, r2
 218:	00000407 	andeq	r0, r0, r7, lsl #8
 21c:	00000000 	andeq	r0, r0, r0
 220:	00026900 	andeq	r6, r2, r0, lsl #18
 224:	755f0800 	ldrbvc	r0, [pc, #-2048]	; fffffa2c <timer_interrupt_init+0xfffffa18>
 228:	023f4300 	eorseq	r4, pc, #0, 6
 22c:	73020000 	movwvc	r0, #8192	; 0x2000
 230:	00dc4300 	sbcseq	r4, ip, r0, lsl #6
 234:	75020000 	strvc	r0, [r2, #-0]
 238:	002d4300 	eoreq	r4, sp, r0, lsl #6
 23c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 240:	25430078 	strbcs	r0, [r3, #-120]	; 0xffffff88
 244:	0b000002 	bleq	254 <.debug_info+0x254>
 248:	00707865 	rsbseq	r7, r0, r5, ror #16
 24c:	00002d43 	andeq	r2, r0, r3, asr #26
 250:	2d030200 	sfmcs	f0, 4, [r3, #-0]
 254:	43000001 	movwmi	r0, #1
 258:	0000002d 	andeq	r0, r0, sp, lsr #32
 25c:	001b031f 	andseq	r0, fp, pc, lsl r3
 260:	2d430000 	stclcs	0, cr0, [r3, #-0]
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	00040700 	andeq	r0, r4, r0, lsl #14
 26c:	00000000 	andeq	r0, r0, r0
 270:	02c10000 	sbceq	r0, r1, #0
 274:	5f080000 	svcpl	0x00080000
 278:	90440075 	subls	r0, r4, r5, ror r0
 27c:	02000002 	andeq	r0, r0, #2
 280:	dc440073 	mcrrle	0, 7, r0, r4, cr3
 284:	02000000 	andeq	r0, r0, #0
 288:	2d440075 	stclcs	0, cr0, [r4, #-468]	; 0xfffffe2c
 28c:	00000000 	andeq	r0, r0, r0
 290:	44007809 	strmi	r7, [r0], #-2057	; 0xfffff7f7
 294:	00000276 	andeq	r0, r0, r6, ror r2
 298:	7078650f 	rsbsvc	r6, r8, pc, lsl #10
 29c:	002d4400 	eoreq	r4, sp, r0, lsl #8
 2a0:	00100000 	andseq	r0, r0, r0
 2a4:	000c0000 	andeq	r0, ip, r0
 2a8:	2d030000 	stccs	0, cr0, [r3, #-0]
 2ac:	44000001 	strmi	r0, [r0], #-1
 2b0:	0000002d 	andeq	r0, r0, sp, lsr #32
 2b4:	001b031e 	andseq	r0, fp, lr, lsl r3
 2b8:	2d440000 	stclcs	0, cr0, [r4, #-0]
 2bc:	03000000 	movweq	r0, #0
 2c0:	00040700 	andeq	r0, r4, r0, lsl #14
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	03120000 	tsteq	r2, #0
 2cc:	5f080000 	svcpl	0x00080000
 2d0:	e8450075 	stmda	r5, {r0, r2, r4, r5, r6}^
 2d4:	02000002 	andeq	r0, r0, #2
 2d8:	dc450073 	mcrrle	0, 7, r0, r5, cr3
 2dc:	02000000 	andeq	r0, r0, #0
 2e0:	2d450075 	stclcs	0, cr0, [r5, #-468]	; 0xfffffe2c
 2e4:	00000000 	andeq	r0, r0, r0
 2e8:	45007809 	strmi	r7, [r0, #-2057]	; 0xfffff7f7
 2ec:	000002ce 	andeq	r0, r0, lr, asr #5
 2f0:	7078650b 	rsbsvc	r6, r8, fp, lsl #10
 2f4:	002d4500 	eoreq	r4, sp, r0, lsl #10
 2f8:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
 2fc:	0000012d 	andeq	r0, r0, sp, lsr #2
 300:	00002d45 	andeq	r2, r0, r5, asr #26
 304:	1b031f00 	blne	c7f0c <timer_interrupt_init+0xc7ef8>
 308:	45000000 	strmi	r0, [r0, #-0]
 30c:	0000002d 	andeq	r0, r0, sp, lsr #32
 310:	04070001 	streq	r0, [r7], #-1
 314:	00000000 	andeq	r0, r0, r0
 318:	63000000 	movwvs	r0, #0
 31c:	08000003 	stmdaeq	r0, {r0, r1}
 320:	4600755f 			; <UNDEFINED> instruction: 0x4600755f
 324:	00000339 	andeq	r0, r0, r9, lsr r3
 328:	46007302 	strmi	r7, [r0], -r2, lsl #6
 32c:	000000dc 	ldrdeq	r0, [r0], -ip
 330:	46007502 	strmi	r7, [r0], -r2, lsl #10
 334:	0000002d 	andeq	r0, r0, sp, lsr #32
 338:	00780900 	rsbseq	r0, r8, r0, lsl #18
 33c:	00031f46 	andeq	r1, r3, r6, asr #30
 340:	78650b00 	stmdavc	r5!, {r8, r9, fp}^
 344:	2d460070 	stclcs	0, cr0, [r6, #-448]	; 0xfffffe40
 348:	80000000 	andhi	r0, r0, r0
 34c:	00012d03 	andeq	r2, r1, r3, lsl #26
 350:	002d4600 	eoreq	r4, sp, r0, lsl #12
 354:	031f0000 	tsteq	pc, #0
 358:	0000001b 	andeq	r0, r0, fp, lsl r0
 35c:	00002d46 	andeq	r2, r0, r6, asr #26
 360:	07000100 	streq	r0, [r0, -r0, lsl #2]
 364:	00000004 	andeq	r0, r0, r4
 368:	00000000 	andeq	r0, r0, r0
 36c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
 370:	00755f08 	rsbseq	r5, r5, r8, lsl #30
 374:	00038a47 	andeq	r8, r3, r7, asr #20
 378:	00730200 	rsbseq	r0, r3, r0, lsl #4
 37c:	0000dc47 	andeq	sp, r0, r7, asr #24
 380:	00750200 	rsbseq	r0, r5, r0, lsl #4
 384:	00002d47 	andeq	r2, r0, r7, asr #26
 388:	78090000 	stmdavc	r9, {}	; <UNPREDICTABLE>
 38c:	03704700 	cmneq	r0, #0, 14
 390:	651c0000 	ldrvs	r0, [ip, #-0]
 394:	01007078 	tsteq	r0, r8, ror r0
 398:	002d0547 	eoreq	r0, sp, r7, asr #10
 39c:	02000000 	andeq	r0, r0, #0
 3a0:	00012d03 	andeq	r2, r1, r3, lsl #26
 3a4:	002d4700 	eoreq	r4, sp, r0, lsl #14
 3a8:	031f0000 	tsteq	pc, #0
 3ac:	0000001b 	andeq	r0, r0, fp, lsl r0
 3b0:	00002d47 	andeq	r2, r0, r7, asr #26
 3b4:	07000100 	streq	r0, [r0, -r0, lsl #2]
 3b8:	00000004 	andeq	r0, r0, r4
 3bc:	00000000 	andeq	r0, r0, r0
 3c0:	0000040f 	andeq	r0, r0, pc, lsl #8
 3c4:	00755f08 	rsbseq	r5, r5, r8, lsl #30
 3c8:	0003de48 	andeq	sp, r3, r8, asr #28
 3cc:	00730200 	rsbseq	r0, r3, r0, lsl #4
 3d0:	0000dc48 	andeq	sp, r0, r8, asr #24
 3d4:	00750200 	rsbseq	r0, r5, r0, lsl #4
 3d8:	00002d48 	andeq	r2, r0, r8, asr #26
 3dc:	78090000 	stmdavc	r9, {}	; <UNPREDICTABLE>
 3e0:	03c44800 	biceq	r4, r4, #0, 16
 3e4:	650f0000 	strvs	r0, [pc, #-0]	; 3ec <.debug_info+0x3ec>
 3e8:	48007078 	stmdami	r0, {r3, r4, r5, r6, ip, sp, lr}
 3ec:	0000002d 	andeq	r0, r0, sp, lsr #32
 3f0:	00000021 	andeq	r0, r0, r1, lsr #32
 3f4:	0000001d 	andeq	r0, r0, sp, lsl r0
 3f8:	00012d03 	andeq	r2, r1, r3, lsl #26
 3fc:	002d4800 	eoreq	r4, sp, r0, lsl #16
 400:	03190000 	tsteq	r9, #0
 404:	0000001b 	andeq	r0, r0, fp, lsl r0
 408:	00002d48 	andeq	r2, r0, r8, asr #26
 40c:	10007f00 	andne	r7, r0, r0, lsl #30
 410:	0000000c 	andeq	r0, r0, ip
 414:	000001c7 	andeq	r0, r0, r7, asr #3
 418:	05500105 	ldrbeq	r0, [r0, #-261]	; 0xfffffefb
 41c:	00000003 	andeq	r0, r0, r3
 420:	1d000000 	stcne	0, cr0, [r0, #-0]
 424:	00000085 	andeq	r0, r0, r5, lsl #1
 428:	00000433 	andeq	r0, r0, r3, lsr r4
 42c:	00002d1e 	andeq	r2, r0, lr, lsl sp
 430:	0d001300 	stceq	3, cr1, [r0, #-0]
 434:	00000423 	andeq	r0, r0, r3, lsr #8
 438:	0000e51f 	andeq	lr, r0, pc, lsl r5
 43c:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 440:	00000014 	andeq	r0, r0, r4, lsl r0
 444:	00000040 	andeq	r0, r0, r0, asr #32
 448:	b7209c01 	strlt	r9, [r0, -r1, lsl #24]!
 44c:	01000001 	tsteq	r0, r1
 450:	002d2411 	eoreq	r2, sp, r1, lsl r4
 454:	00370000 	eorseq	r0, r7, r0
 458:	00330000 	eorseq	r0, r3, r0
 45c:	20210000 	eorcs	r0, r1, r0
 460:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
 464:	11000001 	tstne	r0, r1
 468:	0000002c 	andeq	r0, r0, ip, lsr #32
 46c:	000001de 	ldrdeq	r0, [r0], -lr
 470:	00000483 	andeq	r0, r0, r3, lsl #9
 474:	05500105 	ldrbeq	r0, [r0, #-261]	; 0xfffffefb
 478:	00b2180c 	adcseq	r1, r2, ip, lsl #16
 47c:	51010520 	tstpl	r1, r0, lsr #10
 480:	11003101 	tstne	r0, r1, lsl #2
 484:	00000038 	andeq	r0, r0, r8, lsr r0
 488:	000001de 	ldrdeq	r0, [r0], -lr
 48c:	000004a0 	andeq	r0, r0, r0, lsr #9
 490:	05500105 	ldrbeq	r0, [r0, #-261]	; 0xfffffefb
 494:	00b4000c 	adcseq	r0, r4, ip
 498:	51010520 	tstpl	r1, r0, lsr #10
 49c:	00007402 	andeq	r7, r0, r2, lsl #8
 4a0:	00004410 	andeq	r4, r0, r0, lsl r4
 4a4:	0001de00 	andeq	sp, r1, r0, lsl #28
 4a8:	50010500 	andpl	r0, r1, r0, lsl #10
 4ac:	b4080c05 	strlt	r0, [r8], #-3077	; 0xfffff3fb
 4b0:	01052000 	mrseq	r2, (UNDEF: 5)
 4b4:	a2080251 	andge	r0, r8, #268435461	; 0x10000005
 4b8:	Address 0x00000000000004b8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03002801 	movweq	r2, #2049	; 0x801
   4:	00061c0e 	andeq	r1, r6, lr, lsl #24
   8:	000d0200 	andeq	r0, sp, r0, lsl #4
   c:	213a0803 	teqcs	sl, r3, lsl #16
  10:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  14:	13490521 	movtne	r0, #38177	; 0x9521
  18:	34030000 	strcc	r0, [r3], #-0
  1c:	3a0e0300 	bcc	380c24 <timer_interrupt_init+0x380c10>
  20:	0b3b0121 	bleq	ec04ac <timer_interrupt_init+0xec0498>
  24:	49052139 	stmdbmi	r5, {r0, r3, r4, r5, r8, sp}
  28:	000b1c13 	andeq	r1, fp, r3, lsl ip
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <timer_interrupt_init+0xf82c50>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	02004905 	andeq	r4, r0, #81920	; 0x14000
  3c:	00187e18 	andseq	r7, r8, r8, lsl lr
  40:	000d0600 	andeq	r0, sp, r0, lsl #12
  44:	213a0e03 	teqcs	sl, r3, lsl #28
  48:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  4c:	13490f21 	movtne	r0, #40737	; 0x9f21
  50:	0b6b0b0d 	bleq	1ac2c8c <timer_interrupt_init+0x1ac2c78>
  54:	0b070000 	bleq	1c005c <timer_interrupt_init+0x1c0048>
  58:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  5c:	00130106 	andseq	r0, r3, r6, lsl #2
  60:	01170800 	tsteq	r7, r0, lsl #16
  64:	210b0803 	tstcs	fp, r3, lsl #16
  68:	01213a04 			; <UNDEFINED> instruction: 0x01213a04
  6c:	21390b3b 	teqcs	r9, fp, lsr fp
  70:	00130105 	andseq	r0, r3, r5, lsl #2
  74:	00340900 	eorseq	r0, r4, r0, lsl #18
  78:	213a0803 	teqcs	sl, r3, lsl #16
  7c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  80:	13490521 	movtne	r0, #38177	; 0x9521
  84:	050a0000 	streq	r0, [sl, #-0]
  88:	00134900 	andseq	r4, r3, r0, lsl #18
  8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
  90:	213a0803 	teqcs	sl, r3, lsl #16
  94:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  98:	13490521 	movtne	r0, #38177	; 0x9521
  9c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  a0:	0300160c 	movweq	r1, #1548	; 0x60c
  a4:	3b0b3a0e 	blcc	2ce8e4 <timer_interrupt_init+0x2ce8d0>
  a8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	13490026 	movtne	r0, #36902	; 0x9026
  b4:	040e0000 	streq	r0, [lr], #-0
  b8:	07213e01 	streq	r3, [r1, -r1, lsl #28]!
  bc:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  c0:	3b0b3a13 	blcc	2ce914 <timer_interrupt_init+0x2ce900>
  c4:	010b390b 	tsteq	fp, fp, lsl #18
  c8:	0f000013 	svceq	0x00000013
  cc:	08030034 	stmdaeq	r3, {r2, r4, r5}
  d0:	3b01213a 	blcc	485c0 <timer_interrupt_init+0x485ac>
  d4:	0521390b 	streq	r3, [r1, #-2315]!	; 0xfffff6f5
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  e0:	01481000 	mrseq	r1, (UNDEF: 72)
  e4:	137f017d 	cmnne	pc, #1073741855	; 0x4000001f
  e8:	48110000 	ldmdami	r1, {}	; <UNPREDICTABLE>
  ec:	7f017d01 	svcvc	0x00017d01
  f0:	00130113 	andseq	r0, r3, r3, lsl r1
  f4:	01111200 	tsteq	r1, r0, lsl #4
  f8:	0b130e25 	bleq	4c3994 <timer_interrupt_init+0x4c3980>
  fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 100:	06120111 			; <UNDEFINED> instruction: 0x06120111
 104:	00001710 	andeq	r1, r0, r0, lsl r7
 108:	0b002413 	bleq	915c <timer_interrupt_init+0x9148>
 10c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 110:	14000008 	strne	r0, [r0], #-8
 114:	0b0b000f 	bleq	2c0158 <timer_interrupt_init+0x2c0144>
 118:	00001349 	andeq	r1, r0, r9, asr #6
 11c:	0b011315 	bleq	44d78 <timer_interrupt_init+0x44d64>
 120:	3b0b3a0b 	blcc	2ce954 <timer_interrupt_init+0x2ce940>
 124:	010b390b 	tsteq	fp, fp, lsl #18
 128:	16000013 			; <UNDEFINED> instruction: 0x16000013
 12c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 130:	0b3a0e03 	bleq	e83944 <timer_interrupt_init+0xe83930>
 134:	0b390b3b 	bleq	e42e28 <timer_interrupt_init+0xe42e14>
 138:	01871927 	orreq	r1, r7, r7, lsr #18
 13c:	00193c19 	andseq	r3, r9, r9, lsl ip
 140:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 144:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 148:	0b3b0b3a 	bleq	ec2e38 <timer_interrupt_init+0xec2e24>
 14c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 150:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	00001818 	andeq	r1, r0, r8, lsl r8
 15c:	012e1900 			; <UNDEFINED> instruction: 0x012e1900
 160:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 164:	0b3b0b3a 	bleq	ec2e54 <timer_interrupt_init+0xec2e40>
 168:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 16c:	1301193c 	movwne	r1, #6460	; 0x193c
 170:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 174:	3a0e0301 	bcc	380d80 <timer_interrupt_init+0x380d6c>
 178:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 17c:	1119270b 	tstne	r9, fp, lsl #14
 180:	40061201 	andmi	r1, r6, r1, lsl #4
 184:	01197a18 	tsteq	r9, r8, lsl sl
 188:	1b000013 	blne	1dc <.debug_abbrev+0x1dc>
 18c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 190:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 194:	00000e1c 	andeq	r0, r0, ip, lsl lr
 198:	0300341c 	movweq	r3, #1052	; 0x41c
 19c:	3b0b3a08 	blcc	2ce9c4 <timer_interrupt_init+0x2ce9b0>
 1a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1a4:	00051c13 	andeq	r1, r5, r3, lsl ip
 1a8:	01011d00 	tsteq	r1, r0, lsl #26
 1ac:	13011349 	movwne	r1, #4937	; 0x1349
 1b0:	211e0000 	tstcs	lr, r0
 1b4:	2f134900 	svccs	0x00134900
 1b8:	1f00000b 	svcne	0x0000000b
 1bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 1c0:	0b3a0e03 	bleq	e839d4 <timer_interrupt_init+0xe839c0>
 1c4:	0b390b3b 	bleq	e42eb8 <timer_interrupt_init+0xe42ea4>
 1c8:	01111927 	tsteq	r1, r7, lsr #18
 1cc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1d0:	0000197a 	andeq	r1, r0, sl, ror r9
 1d4:	03000520 	movweq	r0, #1312	; 0x520
 1d8:	3b0b3a0e 	blcc	2cea18 <timer_interrupt_init+0x2cea04>
 1dc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1e0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1e4:	00001742 	andeq	r1, r0, r2, asr #14
 1e8:	7d004821 	stcvc	8, cr4, [r0, #-132]	; 0xffffff7c
 1ec:	00137f01 	andseq	r7, r3, r1, lsl #30
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000003e 	andeq	r0, r0, lr, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00202017 	eoreq	r2, r0, r7, lsl r0
  10:	02040404 	andeq	r0, r4, #4, 8	; 0x4000000
  14:	04049f34 	streq	r9, [r4], #-3892	; 0xfffff0cc
  18:	9f3c0214 	svcls	0x003c0214
  1c:	70706700 	rsbsvc	r6, r0, r0, lsl #14
  20:	04040400 	streq	r0, [r4], #-1024	; 0xfffffc00
  24:	243c4004 	ldrtcs	r4, [ip], #-4
  28:	1404049f 	strne	r0, [r4], #-1183	; 0xfffffb61
  2c:	3ffe0805 	svccc	0x00fe0805
  30:	00009f24 	andeq	r9, r0, r4, lsr #30
  34:	04000000 	streq	r0, [r0], #-0
  38:	50011f14 	andpl	r1, r1, r4, lsl pc
  3c:	01541f04 	cmpeq	r4, r4, lsl #30
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000054 	andeq	r0, r0, r4, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000190 	muleq	r0, r0, r1
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6173612f 	cmnvs	r3, pc, lsr #2
  30:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  34:	2f616d61 	svccs	0x00616d61
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  44:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  48:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  4c:	61726769 	cmnvs	r2, r9, ror #14
  50:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  54:	30343153 	eorscc	r3, r4, r3, asr r1
  58:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  6c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  74:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  78:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  7c:	61652d65 	cmnvs	r5, r5, ror #26
  80:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  84:	2e322e31 	mrccs	14, 1, r2, cr2, cr1, {1}
  88:	6e692f30 	mcrvs	15, 3, r2, cr9, cr0, {1}
  8c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  90:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
  94:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  98:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  9c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  a0:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  a4:	00000100 	andeq	r0, r0, r0, lsl #2
  a8:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  ac:	746d7261 	strbtvc	r7, [sp], #-609	; 0xfffffd9f
  b0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c0:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	70720000 	rsbsvc	r0, r2, r0
  cc:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  d0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  d4:	73747075 	cmnvc	r4, #117	; 0x75
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	70720000 	rsbsvc	r0, r2, r0
  e0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  e4:	00000002 	andeq	r0, r0, r2
  e8:	05002705 	streq	r2, [r0, #-1797]	; 0xfffff8fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	013e0300 	teqeq	lr, r0, lsl #6
  f4:	01320505 	teqeq	r2, r5, lsl #10
  f8:	01010101 	tsteq	r1, r1, lsl #2
  fc:	01010101 	tsteq	r1, r1, lsl #2
 100:	01010101 	tsteq	r1, r1, lsl #2
 104:	01010101 	tsteq	r1, r1, lsl #2
 108:	01130101 	tsteq	r3, r1, lsl #2
 10c:	01010101 	tsteq	r1, r1, lsl #2
 110:	01010101 	tsteq	r1, r1, lsl #2
 114:	01010101 	tsteq	r1, r1, lsl #2
 118:	01010101 	tsteq	r1, r1, lsl #2
 11c:	01130101 	tsteq	r3, r1, lsl #2
 120:	01010101 	tsteq	r1, r1, lsl #2
 124:	01010101 	tsteq	r1, r1, lsl #2
 128:	01010101 	tsteq	r1, r1, lsl #2
 12c:	01010101 	tsteq	r1, r1, lsl #2
 130:	01130101 	tsteq	r3, r1, lsl #2
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01010101 	tsteq	r1, r1, lsl #2
 144:	01130101 	tsteq	r3, r1, lsl #2
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	01010101 	tsteq	r1, r1, lsl #2
 158:	01130101 	tsteq	r3, r1, lsl #2
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01010101 	tsteq	r1, r1, lsl #2
 164:	01010101 	tsteq	r1, r1, lsl #2
 168:	01010101 	tsteq	r1, r1, lsl #2
 16c:	01130101 	tsteq	r3, r1, lsl #2
 170:	05013105 	streq	r3, [r1, #-261]	; 0xfffffefb
 174:	01051305 	tsteq	r5, r5, lsl #6
 178:	2d054b06 	vstrcs	d4, [r5, #-24]	; 0xffffffe8
 17c:	4a460306 	bmi	1180d9c <timer_interrupt_init+0x1180d88>
 180:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 184:	6a324b06 	bvs	c92da4 <timer_interrupt_init+0xc92d90>
 188:	0601056a 	streq	r0, [r1], -sl, ror #10
 18c:	02661d03 	rsbeq	r1, r6, #3, 26	; 0xc0
 190:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	2f00325f 	svccs	0x0000325f
  60:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  64:	6173612f 	cmnvs	r3, pc, lsr #2
  68:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  6c:	2f616d61 	svccs	0x00616d61
  70:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  74:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  78:	69472f73 	stmdbvs	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  7c:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  80:	6c61732f 	stclvs	3, cr7, [r1], #-188	; 0xffffff44
  84:	61726769 	cmnvs	r2, r9, ror #14
  88:	432f616d 			; <UNDEFINED> instruction: 0x432f616d
  8c:	30343153 	eorscc	r3, r4, r3, asr r1
  90:	696c2f45 	stmdbvs	ip!, {r0, r2, r6, r8, r9, sl, fp, sp}^
  94:	00697062 	rsbeq	r7, r9, r2, rrx
  98:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  9c:	5f726574 	svcpl	0x00726574
  a0:	73657270 	cmnvc	r5, #112, 4
  a4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  a8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  b8:	49460032 	stmdbmi	r6, {r1, r4, r5}^
  bc:	6f635f51 	svcvs	0x00635f51
  c0:	6f72746e 	svcvs	0x0072746e
  c4:	7261006c 	rsbvc	r0, r1, #108	; 0x6c
  c8:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  cc:	5f72656d 	svcpl	0x0072656d
  d0:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xfffff0b4
  d4:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffddc <timer_interrupt_init+0xfffffdc8>
  d8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  dc:	616e655f 	cmnvs	lr, pc, asr r5
  e0:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  e4:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  e8:	695f7265 	ldmdbvs	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
  ec:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  f0:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  f4:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  f8:	52490074 	subpl	r0, r9, #116	; 0x74
  fc:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 100:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 104:	00325f67 	eorseq	r5, r2, r7, ror #30
 108:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 10c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 110:	5f735152 	svcpl	0x00735152
 114:	6f6c0031 	svcvs	0x006c0031
 118:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	00746e69 	rsbseq	r6, r4, r9, ror #28
 124:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 128:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 12c:	69687300 	stmdbvs	r8!, {r8, r9, ip, sp, lr}^
 130:	70007466 	andvc	r7, r0, r6, ror #8
 134:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 138:	7375006b 	cmnvc	r5, #107	; 0x6b
 13c:	32335f65 	eorscc	r5, r3, #404	; 0x194
 140:	5f746962 	svcpl	0x00746962
 144:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
 148:	00726574 	rsbseq	r6, r2, r4, ror r5
 14c:	61656c63 	cmnvs	r5, r3, ror #24
 150:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 154:	746f6f62 	strbtvc	r6, [pc], #-3938	; 15c <.debug_str+0x15c>
 158:	6d726100 	ldfvse	f6, [r2, #-0]
 15c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 160:	495f7265 	ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 164:	6c435152 	stfvse	f5, [r3], {82}	; 0x52
 168:	00726165 	rsbseq	r6, r2, r5, ror #2
 16c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 170:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 174:	5f735152 	svcpl	0x00735152
 178:	72610032 	rsbvc	r0, r1, #50	; 0x32
 17c:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 180:	5f72656d 	svcpl	0x0072656d
 184:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 188:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 18c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 190:	63206465 			; <UNDEFINED> instruction: 0x63206465
 194:	00726168 	rsbseq	r6, r2, r8, ror #2
 198:	61736944 	cmnvs	r3, r4, asr #18
 19c:	5f656c62 	svcpl	0x00656c62
 1a0:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 1a4:	52495f63 	subpl	r5, r9, #396	; 0x18c
 1a8:	73007351 	movwvc	r7, #849	; 0x351
 1ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1b0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1b4:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 1b8:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 1bc:	6c007365 	stcvs	3, cr7, [r0], {101}	; 0x65
 1c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1cc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1d0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1d4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1d8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1dc:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 1e0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	73657270 	cmnvc	r5, #112, 4
 1f0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 1f4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1f8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1fc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 200:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 204:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 208:	6d726100 	ldfvse	f6, [r2, #-0]
 20c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 210:	525f7265 	subspl	r7, pc, #1342177286	; 0x50000006
 214:	616f6c65 	cmnvs	pc, r5, ror #24
 218:	70720064 	rsbsvc	r0, r2, r4, rrx
 21c:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
 220:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 224:	5f72656d 	svcpl	0x0072656d
 228:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
 22c:	6300745f 	movwvs	r7, #1119	; 0x45f
 230:	00726168 	rsbseq	r6, r2, r8, ror #2
 234:	5f6d7261 	svcpl	0x006d7261
 238:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 23c:	72465f72 	subvc	r5, r6, #456	; 0x1c8
 240:	75526565 	ldrbvc	r6, [r2, #-1381]	; 0xfffffa9b
 244:	6e696e6e 	cdpvs	14, 6, cr6, cr9, cr14, {3}
 248:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffee9 <timer_interrupt_init+0xfffffed5>
 24c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 250:	73694400 	cmnvc	r9, #0, 8
 254:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 258:	5152495f 	cmppl	r2, pc, asr r9
 25c:	00315f73 	eorseq	r5, r1, r3, ror pc
 260:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 264:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 268:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 26c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 270:	6e450074 	mcrvs	0, 2, r0, cr5, cr4, {3}
 274:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 278:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 27c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 280:	00735152 	rsbseq	r5, r3, r2, asr r1
 284:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 288:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
 28c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 290:	69740064 	ldmdbvs	r4!, {r2, r5, r6}^
 294:	5f72656d 	svcpl	0x0072656d
 298:	63656863 	cmnvs	r5, #6488064	; 0x630000
 29c:	666f5f6b 	strbtvs	r5, [pc], -fp, ror #30
 2a0:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
 2a4:	6e690073 	mcrvs	0, 3, r0, cr9, cr3, {3}
 2a8:	6e655f74 	mcrvs	15, 3, r5, cr5, cr4, {3}
 2ac:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 2b0:	72610064 	rsbvc	r0, r1, #100	; 0x64
 2b4:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 2b8:	5f72656d 	svcpl	0x0072656d
 2bc:	49574152 	ldmdbmi	r7, {r1, r4, r6, r8, lr}^
 2c0:	61005152 	tstvs	r0, r2, asr r1
 2c4:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 2cc <.debug_str+0x2cc>
 2c8:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 2cc:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 2d0:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
 2d4:	00726564 	rsbseq	r6, r2, r4, ror #10
 2d8:	20554e47 	subscs	r4, r5, r7, asr #28
 2dc:	20393943 	eorscs	r3, r9, r3, asr #18
 2e0:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
 2e4:	2d20302e 	stccs	0, cr3, [r0, #-184]!	; 0xffffff48
 2e8:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 2ec:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 2f0:	36373131 			; <UNDEFINED> instruction: 0x36373131
 2f4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 2f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 2fc:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 300:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 304:	36373131 			; <UNDEFINED> instruction: 0x36373131
 308:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 30c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 310:	616f6c66 	cmnvs	pc, r6, ror #24
 314:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 318:	6f733d69 	svcvs	0x00733d69
 31c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 320:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 324:	616d2d20 	cmnvs	sp, r0, lsr #26
 328:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 32c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 330:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 334:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 338:	4f2d2062 	svcmi	0x002d2062
 33c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 340:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 344:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 348:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 34c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 350:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 354:	00676e69 	rsbeq	r6, r7, r9, ror #28
 358:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 35c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 360:	5f5f4e4f 	svcpl	0x005f4e4f
 364:	51524900 	cmppl	r2, r0, lsl #18
 368:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 36c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 370:	4900315f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 374:	625f5152 	subsvs	r5, pc, #-2147483628	; 0x80000014
 378:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 37c:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 380:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 384:	6d726100 	ldfvse	f6, [r2, #-0]
 388:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 38c:	4d5f7265 	lfmmi	f7, 2, [pc, #-404]	; 200 <.debug_str+0x200>
 390:	656b7361 	strbvs	r7, [fp, #-865]!	; 0xfffffc9f
 394:	51524964 	cmppl	r2, r4, ror #18
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000040 	andeq	r0, r0, r0, asr #32
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd818>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x4641c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000035 	andeq	r0, r0, r5, lsr r0
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00003901 	andeq	r3, r0, r1, lsl #18
  10:	00c20c00 	sbceq	r0, r2, r0, lsl #24
	...
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	b9020000 	stmdblt	r2, {}	; <UNPREDICTABLE>
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	00000602 	andeq	r0, r0, r2, lsl #12
  30:	00040000 	andeq	r0, r4, r0
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000042 	andeq	r0, r0, r2, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	00020201 	andeq	r0, r2, r1, lsl #4
  44:	Address 0x0000000000000044 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <rpi_wait+0xffffff4c>
   4:	73612f65 	cmnvc	r1, #404	; 0x194
   8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
   c:	616d6172 	smcvs	54802	; 0xd612
  10:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  14:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  18:	472f7374 			; <UNDEFINED> instruction: 0x472f7374
  1c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  20:	61732f62 	cmnvs	r3, r2, ror #30
  24:	7267696c 	rsbvc	r6, r7, #108, 18	; 0x1b0000
  28:	2f616d61 	svccs	0x00616d61
  2c:	34315343 	ldrtcc	r5, [r1], #-835	; 0xfffffcbd
  30:	6c2f4530 	cfstr32vs	mvfx4, [pc], #-192	; ffffff78 <rpi_wait+0xffffff78>
  34:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  3c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  40:	2e313120 	rsfcssp	f3, f1, f0
  44:	20302e32 	eorscs	r2, r0, r2, lsr lr
  48:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  4c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  50:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  54:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  58:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  5c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  60:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  64:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  68:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  6c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  70:	6f6c666d 	svcvs	0x006c666d
  74:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  78:	733d6962 	teqvc	sp, #1605632	; 0x188000
  7c:	2074666f 	rsbscs	r6, r4, pc, ror #12
  80:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  84:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  88:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  8c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  90:	7a6b3676 	bvc	1acda70 <rpi_wait+0x1acda70>
  94:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  98:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  9c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
  a0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  a4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  a8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
  ac:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  b0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  b4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  b8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  bc:	6961775f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  c0:	2f2e0074 	svccs	0x002e0074
  c4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  c8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  cc:	69792f63 	ldmdbvs	r9!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  d0:	2e646c65 	cdpcs	12, 6, cr6, cr4, cr5, {3}
  d4:	Address 0x00000000000000d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4128203a 			; <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	322e3131 	eorcc	r3, lr, #1073741836	; 0x4000000c
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19
   4:	e3800080 	orr	r0, r0, #128	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  18:	e3a0b000 	mov	fp, #0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2
  48:	e3a0000e 	mov	r0, #14
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2
  54:	e3a0000f 	mov	r0, #15
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2
 118:	13a00001 	movne	r0, #1
 11c:	03a00000 	moveq	r0, #0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005cd 	andeq	r0, r0, sp, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000128 	andeq	r0, r0, r8, lsr #2
  10:	0000420c 	andeq	r4, r0, ip, lsl #4
  14:	00024300 	andeq	r4, r2, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1b070403 	blne	1c1040 <uart_disable+0x1c0e74>
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	8e060103 	adfhis	f0, f6, f3
  3c:	03000002 	movweq	r0, #2
  40:	02140502 	andseq	r0, r4, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00003905 	andeq	r3, r0, r5, lsl #18
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	000001f2 	strdeq	r0, [r0], -r2
  54:	b8080103 	stmdalt	r8, {r0, r1, r8}
  58:	03000000 	movweq	r0, #0
  5c:	00e70702 	rsceq	r0, r7, r2, lsl #14
  60:	3a050000 	bcc	140068 <uart_disable+0x13fe9c>
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000d507 	andeq	sp, r0, r7, lsl #10
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
  7c:	0f080103 	svceq	0x00080103
  80:	06000002 	streq	r0, [r0], -r2
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02a40700 	adceq	r0, r4, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	00000028 	andeq	r0, r0, r8, lsr #32
  9c:	007c0701 	rsbseq	r0, ip, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000008b 	andeq	r0, r0, fp, lsl #1
  a8:	009a0705 	addseq	r0, sl, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	000000a9 	andeq	r0, r0, r9, lsr #1
  b4:	02000707 	andeq	r0, r0, #1835008	; 0x1c0000
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000c6 	andeq	r0, r0, r6, asr #1
  c0:	2e080002 	cdpcs	0, 0, cr0, cr8, cr2, {0}
  c4:	2c000002 	stccs	0, cr0, [r0], {2}
  c8:	5e080602 	cfmadd32pl	mvax0, mvfx0, mvfx8, mvfx2
  cc:	09000001 	stmdbeq	r0, {r0}
  d0:	02006f69 	andeq	r6, r0, #420	; 0x1a4
  d4:	00330909 	eorseq	r0, r3, r9, lsl #18
  d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  dc:	00726569 	rsbseq	r6, r2, r9, ror #10
  e0:	33090a02 	movwcc	r0, #39426	; 0x9a02
  e4:	04000000 	streq	r0, [r0], #-0
  e8:	72696909 	rsbvc	r6, r9, #147456	; 0x24000
  ec:	09110200 	ldmdbeq	r1, {r9}
  f0:	00000033 	andeq	r0, r0, r3, lsr r0
  f4:	636c0908 	cmnvs	ip, #8, 18	; 0x20000
  f8:	13020072 	movwne	r0, #8306	; 0x2072
  fc:	00003309 	andeq	r3, r0, r9, lsl #6
 100:	6d090c00 	stcvs	12, cr0, [r9, #-0]
 104:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
 108:	00330914 	eorseq	r0, r3, r4, lsl r9
 10c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
 110:	0072736c 	rsbseq	r7, r2, ip, ror #6
 114:	33091502 	movwcc	r1, #38146	; 0x9502
 118:	14000000 	strne	r0, [r0], #-0
 11c:	72736d09 	rsbsvc	r6, r3, #576	; 0x240
 120:	09160200 	ldmdbeq	r6, {r9}
 124:	00000033 	andeq	r0, r0, r3, lsr r0
 128:	02260a18 	eoreq	r0, r6, #24, 20	; 0x18000
 12c:	17020000 	strne	r0, [r2, -r0]
 130:	00003309 	andeq	r3, r0, r9, lsl #6
 134:	d20a1c00 	andle	r1, sl, #0, 24
 138:	02000001 	andeq	r0, r0, #1
 13c:	0033091b 	eorseq	r0, r3, fp, lsl r9
 140:	0a200000 	beq	800148 <uart_disable+0x7fff7c>
 144:	00000009 	andeq	r0, r0, r9
 148:	33091d02 	movwcc	r1, #40194	; 0x9d02
 14c:	24000000 	strcs	r0, [r0], #-0
 150:	0001000a 	andeq	r0, r1, sl
 154:	091e0200 	ldmdbeq	lr, {r9}
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	050b0028 	streq	r0, [fp, #-40]	; 0xffffffd8
 160:	01000001 	tsteq	r0, r1
 164:	01740908 	cmneq	r4, r8, lsl #18
 168:	50040000 	andpl	r0, r4, r0
 16c:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 170:	00000033 	andeq	r0, r0, r3, lsr r0
 174:	00016e0d 	andeq	r6, r1, sp, lsl #28
 178:	00570b00 	subseq	r0, r7, r0, lsl #22
 17c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 180:	00018f23 	andeq	r8, r1, r3, lsr #30
 184:	21504000 	cmpcs	r0, r0
 188:	c2040c20 	andgt	r0, r4, #32, 24	; 0x2000
 18c:	0d000000 	stceq	0, cr0, [r0, #-0]
 190:	00000189 	andeq	r0, r0, r9, lsl #3
 194:	0002770e 	andeq	r7, r2, lr, lsl #14
 198:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
 19c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01b49c01 			; <UNDEFINED> instruction: 0x01b49c01
 1a8:	c00f0000 	andgt	r0, pc, r0
 1ac:	b4000001 	strlt	r0, [r0], #-1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00006110 	andeq	r6, r0, r0, lsl r1
 1b8:	05b60100 	ldreq	r0, [r6, #256]!	; 0x100
 1bc:	00000025 	andeq	r0, r0, r5, lsr #32
 1c0:	00000198 	muleq	r0, r8, r1
 1c4:	00000020 	andeq	r0, r0, r0, lsr #32
 1c8:	01eb9c01 	mvneq	r9, r1, lsl #24
 1cc:	a00f0000 	andge	r0, pc, r0
 1d0:	a0000001 	andge	r0, r0, r1
 1d4:	11000005 	tstne	r0, r5
 1d8:	000001a8 	andeq	r0, r0, r8, lsr #3
 1dc:	000005ac 	andeq	r0, r0, ip, lsr #11
 1e0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1e4:	2150640c 	cmpcs	r0, ip, lsl #8
 1e8:	10000020 	andne	r0, r0, r0, lsr #32
 1ec:	000001e4 	andeq	r0, r0, r4, ror #3
 1f0:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 1f4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002189c 	muleq	r2, ip, r8
 204:	01900f00 	orrseq	r0, r0, r0, lsl #30
 208:	05a00000 	streq	r0, [r0, #0]!
 20c:	940f0000 	strls	r0, [pc], #-0	; 214 <.debug_info+0x214>
 210:	09000001 	stmdbeq	r0, {r0}
 214:	00000003 	andeq	r0, r0, r3
 218:	00029a0e 	andeq	r9, r2, lr, lsl #20
 21c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 220:	00000158 	andeq	r0, r0, r8, asr r1
 224:	00000030 	andeq	r0, r0, r0, lsr r0
 228:	027c9c01 	rsbseq	r9, ip, #256	; 0x100
 22c:	63130000 	tstvs	r3, #0
 230:	19ab0100 	stmibne	fp!, {r8}
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000004 	andeq	r0, r0, r4
 23c:	00000000 	andeq	r0, r0, r0
 240:	0001640f 	andeq	r6, r1, pc, lsl #8
 244:	0005a000 	andeq	sl, r5, r0
 248:	01680f00 	cmneq	r8, r0, lsl #30
 24c:	02db0000 	sbcseq	r0, fp, #0
 250:	7c140000 	ldcvc	0, cr0, [r4], {-0}
 254:	b8000001 	stmdalt	r0, {r0}
 258:	72000005 	andvc	r0, r0, #5
 25c:	12000002 	andne	r0, r0, #2
 260:	0c055001 	stceq	0, cr5, [r5], {1}
 264:	20215040 	eorcs	r5, r1, r0, asr #32
 268:	05510112 	ldrbeq	r0, [r1, #-274]	; 0xfffffeee
 26c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
 270:	800f001a 	andhi	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
 274:	a0000001 	andge	r0, r0, r1
 278:	00000005 	andeq	r0, r0, r5
 27c:	00011110 	andeq	r1, r1, r0, lsl r1
 280:	05a30100 	streq	r0, [r3, #256]!	; 0x100
 284:	00000025 	andeq	r0, r0, r5, lsr #32
 288:	00000128 	andeq	r0, r0, r8, lsr #2
 28c:	00000030 	andeq	r0, r0, r0, lsr r0
 290:	02db9c01 	sbcseq	r9, fp, #256	; 0x100
 294:	63150000 	tstvs	r5, #0
 298:	09a70100 	stmibeq	r7!, {r8}
 29c:	00000025 	andeq	r0, r0, r5, lsr #32
 2a0:	00000024 	andeq	r0, r0, r4, lsr #32
 2a4:	00000022 	andeq	r0, r0, r2, lsr #32
 2a8:	0001300f 	andeq	r3, r1, pc
 2ac:	0005a000 	andeq	sl, r5, r0
 2b0:	01340f00 	teqeq	r4, r0, lsl #30
 2b4:	03090000 	movweq	r0, #36864	; 0x9000
 2b8:	44140000 	ldrmi	r0, [r4], #-0
 2bc:	ac000001 	stcge	0, cr0, [r0], {1}
 2c0:	d1000005 	tstle	r0, r5
 2c4:	12000002 	andne	r0, r0, #2
 2c8:	0c055001 	stceq	0, cr5, [r5], {1}
 2cc:	20215040 	eorcs	r5, r1, r0, asr #32
 2d0:	014c0f00 	cmpeq	ip, r0, lsl #30
 2d4:	05a00000 	streq	r0, [r0, #0]!
 2d8:	10000000 	andne	r0, r0, r0
 2dc:	00000049 	andeq	r0, r0, r9, asr #32
 2e0:	25059401 	strcs	r9, [r5, #-1025]	; 0xfffffbff
 2e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 2e8:	20000001 	andcs	r0, r0, r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	0003099c 	muleq	r3, ip, r9
 2f4:	01141100 	tsteq	r4, r0, lsl #2
 2f8:	05ac0000 	streq	r0, [ip, #0]!
 2fc:	01120000 	tsteq	r2, r0
 300:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 304:	00202150 	eoreq	r2, r0, r0, asr r1
 308:	000e1000 	andeq	r1, lr, r0
 30c:	8b010000 	blhi	40314 <uart_disable+0x40148>
 310:	00002505 	andeq	r2, r0, r5, lsl #10
 314:	0000f000 	andeq	pc, r0, r0
 318:	00001800 	andeq	r1, r0, r0, lsl #16
 31c:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 320:	11000003 	tstne	r0, r3
 324:	000000fc 	strdeq	r0, [r0], -ip
 328:	000005ac 	andeq	r0, r0, ip, lsr #11
 32c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 330:	2150640c 	cmpcs	r0, ip, lsl #8
 334:	0e000020 	cdpeq	0, 0, cr0, cr0, cr0, {1}
 338:	00000072 	andeq	r0, r0, r2, ror r0
 33c:	40064501 	andmi	r4, r6, r1, lsl #10
 340:	b0000000 	andlt	r0, r0, r0
 344:	01000000 	mrseq	r0, (UNDEF: 0)
 348:	0004849c 	muleq	r4, ip, r4
 34c:	00001600 	andeq	r1, r0, r0, lsl #12
 350:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 354:	0000620e 	andeq	r6, r0, lr, lsl #4
 358:	14010e00 	strne	r0, [r1], #-3584	; 0xfffff200
 35c:	00000050 	andeq	r0, r0, r0, asr r0
 360:	000005c4 	andeq	r0, r0, r4, asr #11
 364:	00000373 	andeq	r0, r0, r3, ror r3
 368:	01500112 	cmpeq	r0, r2, lsl r1
 36c:	5101123e 	tstpl	r1, lr, lsr r2
 370:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
 374:	0000005c 	andeq	r0, r0, ip, asr r0
 378:	000005c4 	andeq	r0, r0, r4, asr #11
 37c:	0000038b 	andeq	r0, r0, fp, lsl #7
 380:	01500112 	cmpeq	r0, r2, lsl r1
 384:	5101123f 	tstpl	r1, pc, lsr r2
 388:	0f003201 	svceq	0x00003201
 38c:	00000060 	andeq	r0, r0, r0, rrx
 390:	000005a0 	andeq	r0, r0, r0, lsr #11
 394:	00006c14 	andeq	r6, r0, r4, lsl ip
 398:	00053d00 	andeq	r3, r5, r0, lsl #26
 39c:	0003b000 	andeq	fp, r3, r0
 3a0:	50011200 	andpl	r1, r1, r0, lsl #4
 3a4:	50040c05 	andpl	r0, r4, r5, lsl #24
 3a8:	01122021 	tsteq	r2, r1, lsr #32
 3ac:	00310151 	eorseq	r0, r1, r1, asr r1
 3b0:	0000700f 	andeq	r7, r0, pc
 3b4:	0005a000 	andeq	sl, r5, r0
 3b8:	00801400 	addeq	r1, r0, r0, lsl #8
 3bc:	05b80000 	ldreq	r0, [r8, #0]!
 3c0:	03d20000 	bicseq	r0, r2, #0
 3c4:	01120000 	tsteq	r2, r0
 3c8:	00740250 	rsbseq	r0, r4, r0, asr r2
 3cc:	01510112 	cmpeq	r1, r2, lsl r1
 3d0:	8c140030 	ldchi	0, cr0, [r4], {48}	; 0x30
 3d4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3d8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
 3dc:	12000003 	andne	r0, r0, #3
 3e0:	0c055001 	stceq	0, cr5, [r5], {1}
 3e4:	20215044 	eorcs	r5, r1, r4, asr #32
 3e8:	01510112 	cmpeq	r1, r2, lsl r1
 3ec:	98140030 	ldmdals	r4, {r4, r5}
 3f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3f4:	0a000005 	beq	410 <.debug_info+0x410>
 3f8:	12000004 	andne	r0, r0, #4
 3fc:	0c055001 	stceq	0, cr5, [r5], {1}
 400:	2021504c 	eorcs	r5, r1, ip, asr #32
 404:	01510112 	cmpeq	r1, r2, lsl r1
 408:	a4140033 	ldrge	r0, [r4], #-51	; 0xffffffcd
 40c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 410:	26000005 	strcs	r0, [r0], -r5
 414:	12000004 	andne	r0, r0, #4
 418:	0c055001 	stceq	0, cr5, [r5], {1}
 41c:	20215050 	eorcs	r5, r1, r0, asr r0
 420:	01510112 	cmpeq	r1, r2, lsl r1
 424:	b0140030 	andslt	r0, r4, r0, lsr r0
 428:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 42c:	43000005 	movwmi	r0, #5
 430:	12000004 	andne	r0, r0, #4
 434:	0c055001 	stceq	0, cr5, [r5], {1}
 438:	20215048 	eorcs	r5, r1, r8, asr #32
 43c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
 440:	1400c708 	strne	ip, [r0], #-1800	; 0xfffff8f8
 444:	000000bc 	strheq	r0, [r0], -ip
 448:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 44c:	00000461 	andeq	r0, r0, r1, ror #8
 450:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 454:	2150680c 	cmpcs	r0, ip, lsl #16
 458:	51011220 	tstpl	r1, r0, lsr #4
 45c:	010e0a03 	tsteq	lr, r3, lsl #20
 460:	00c81400 	sbceq	r1, r8, r0, lsl #8
 464:	05b80000 	ldreq	r0, [r8, #0]!
 468:	047a0000 	ldrbteq	r0, [sl], #-0
 46c:	01120000 	tsteq	r2, r0
 470:	00740250 	rsbseq	r0, r4, r0, asr r2
 474:	01510112 	cmpeq	r1, r2, lsl r1
 478:	cc0f0033 	stcgt	0, cr0, [pc], {51}	; 0x33
 47c:	a0000000 	andge	r0, r0, r0
 480:	00000005 	andeq	r0, r0, r5
 484:	0001d70e 	andeq	sp, r1, lr, lsl #14
 488:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 48c:	000001cc 	andeq	r0, r0, ip, asr #3
 490:	00000024 	andeq	r0, r0, r4, lsr #32
 494:	04d39c01 	ldrbeq	r9, [r3], #3073	; 0xc01
 498:	d40f0000 	strle	r0, [pc], #-0	; 4a0 <.debug_info+0x4a0>
 49c:	94000001 	strls	r0, [r0], #-1
 4a0:	0f000001 	svceq	0x00000001
 4a4:	000001d8 	ldrdeq	r0, [r0], -r8
 4a8:	000005a0 	andeq	r0, r0, r0, lsr #11
 4ac:	0001e414 	andeq	lr, r1, r4, lsl r4
 4b0:	0004d300 	andeq	sp, r4, r0, lsl #6
 4b4:	0004c900 	andeq	ip, r4, r0, lsl #18
 4b8:	50011200 	andpl	r1, r1, r0, lsl #4
 4bc:	50040c05 	andpl	r0, r4, r5, lsl #24
 4c0:	01122021 	tsteq	r2, r1, lsr #32
 4c4:	fe090251 	mcr2	2, 0, r0, cr9, cr1, {2}
 4c8:	01e80f00 	mvneq	r0, r0, lsl #30
 4cc:	05a00000 	streq	r0, [r0, #0]!
 4d0:	17000000 	strne	r0, [r0, -r0]
 4d4:	00000285 	andeq	r0, r0, r5, lsl #5
 4d8:	000d3101 	andeq	r3, sp, r1, lsl #2
 4dc:	20000000 	andcs	r0, r0, r0
 4e0:	01000000 	mrseq	r0, (UNDEF: 0)
 4e4:	0005369c 	muleq	r5, ip, r6
 4e8:	005c1800 	subseq	r1, ip, r0, lsl #16
 4ec:	31010000 	mrscc	r0, (UNDEF: 1)
 4f0:	00053625 	andeq	r3, r5, r5, lsr #12
 4f4:	00003b00 	andeq	r3, r0, r0, lsl #22
 4f8:	00003700 	andeq	r3, r0, r0, lsl #14
 4fc:	61761300 	cmnvs	r6, r0, lsl #6
 500:	3101006c 	tstcc	r1, ip, rrx
 504:	00002c34 	andeq	r2, r0, r4, lsr ip
 508:	00005d00 	andeq	r5, r0, r0, lsl #26
 50c:	00005900 	andeq	r5, r0, r0, lsl #18
 510:	00101400 	andseq	r1, r0, r0, lsl #8
 514:	05ac0000 	streq	r0, [ip, #0]!
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	01120000 	tsteq	r2, r0
 520:	00740250 	rsbseq	r0, r4, r0, asr r2
 524:	001c1100 	andseq	r1, ip, r0, lsl #2
 528:	05b80000 	ldreq	r0, [r8, #0]!
 52c:	01120000 	tsteq	r2, r0
 530:	00740250 	rsbseq	r0, r4, r0, asr r2
 534:	040c0000 	streq	r0, [ip], #-0
 538:	0000053c 	andeq	r0, r0, ip, lsr r5
 53c:	021e1719 	andseq	r1, lr, #6553600	; 0x640000
 540:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 544:	0000200d 	andeq	r2, r0, sp
 548:	00002000 	andeq	r2, r0, r0
 54c:	a09c0100 	addsge	r0, ip, r0, lsl #2
 550:	18000005 	stmdane	r0, {r0, r2}
 554:	0000005c 	andeq	r0, r0, ip, asr r0
 558:	36242e01 	strtcc	r2, [r4], -r1, lsl #28
 55c:	7f000005 	svcvc	0x00000005
 560:	7b000000 	blvc	568 <.debug_info+0x568>
 564:	13000000 	movwne	r0, #0
 568:	006c6176 	rsbeq	r6, ip, r6, ror r1
 56c:	2c332e01 	ldccs	14, cr2, [r3], #-4
 570:	a1000000 	mrsge	r0, (UNDEF: 0)
 574:	9d000000 	stcls	0, cr0, [r0, #-0]
 578:	14000000 	strne	r0, [r0], #-0
 57c:	00000030 	andeq	r0, r0, r0, lsr r0
 580:	000005ac 	andeq	r0, r0, ip, lsr #11
 584:	0000058f 	andeq	r0, r0, pc, lsl #11
 588:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 58c:	11000074 	tstne	r0, r4, ror r0
 590:	0000003c 	andeq	r0, r0, ip, lsr r0
 594:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 598:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 59c:	00000074 	andeq	r0, r0, r4, ror r0
 5a0:	00001c1a 	andeq	r1, r0, sl, lsl ip
 5a4:	00001c00 	andeq	r1, r0, r0, lsl #24
 5a8:	069c0300 	ldreq	r0, [ip], r0, lsl #6
 5ac:	0002c61a 	andeq	ip, r2, sl, lsl r6
 5b0:	0002c600 	andeq	ip, r2, r0, lsl #12
 5b4:	0bc30300 	bleq	ff0c11bc <uart_disable+0xff0c0ff0>
 5b8:	0000fa1a 	andeq	pc, r0, sl, lsl sl	; <UNPREDICTABLE>
 5bc:	0000fa00 	andeq	pc, r0, r0, lsl #20
 5c0:	06ae0300 	strteq	r0, [lr], r0, lsl #6
 5c4:	0002b41a 	andeq	fp, r2, sl, lsl r4
 5c8:	0002b400 	andeq	fp, r2, r0, lsl #8
 5cc:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000204 	andeq	r0, r0, r4, lsl #4
   4:	00c80003 	sbceq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <uart_disable+0xfffffe1f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	61750000 	cmnvs	r5, r0
  9c:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  a0:	00000000 	andeq	r0, r0, r0
  a4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	70720000 	rsbsvc	r0, r2, r0
  b0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b4:	67000001 	strvs	r0, [r0, -r1]
  b8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  bc:	00010068 	andeq	r0, r1, r8, rrx
  c0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  c4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  c8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  cc:	00020068 	andeq	r0, r2, r8, rrx
  d0:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	01060130 	tsteq	r6, r0, lsr r1
  e0:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  e4:	01061105 	tsteq	r6, r5, lsl #2
  e8:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  ec:	38056701 	stmdacc	r5, {r0, r8, r9, sl, sp, lr}
  f0:	01062906 	tsteq	r6, r6, lsl #18
  f4:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  f8:	01061105 	tsteq	r6, r5, lsl #2
  fc:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
 100:	16056701 	strne	r6, [r5], -r1, lsl #14
 104:	2e150306 	cdpcs	3, 1, cr0, cr5, cr6, {0}
 108:	67350505 	ldrvs	r0, [r5, -r5, lsl #10]!
 10c:	03683568 	cmneq	r8, #104, 10	; 0x1a000000
 110:	6b852e0c 	blvs	fe14b948 <uart_disable+0xfe14b77c>
 114:	0c036969 			; <UNDEFINED> instruction: 0x0c036969
 118:	676b1366 	strbvs	r1, [fp, -r6, ror #6]!
 11c:	2f060105 	svccs	0x00060105
 120:	08061905 	stmdaeq	r6, {r0, r2, r8, fp, ip}
 124:	34050525 	strcc	r0, [r5], #-1317	; 0xfffffadb
 128:	01060d05 	tsteq	r6, r5, lsl #26
 12c:	054c0105 	strbeq	r0, [ip, #-261]	; 0xfffffefb
 130:	05670619 	strbeq	r0, [r7, #-1561]!	; 0xfffff9e7
 134:	0d053605 	stceq	6, cr3, [r5, #-20]	; 0xffffffec
 138:	28050106 	stmdacs	r5, {r1, r2, r8}
 13c:	3001054a 	andcc	r0, r1, sl, asr #10
 140:	87061505 	strhi	r1, [r6, -r5, lsl #10]
 144:	2f2f0505 	svccs	0x002f0505
 148:	02000905 	andeq	r0, r0, #81920	; 0x14000
 14c:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 150:	0402000a 	streq	r0, [r2], #-10
 154:	0c051101 	stfeqs	f1, [r5], {1}
 158:	01040200 	mrseq	r0, R12_usr
 15c:	0a050106 	beq	14057c <uart_disable+0x1403b0>
 160:	01040200 	mrseq	r0, R12_usr
 164:	0605052e 	streq	r0, [r5], -lr, lsr #10
 168:	060e054c 	streq	r0, [lr], -ip, asr #10
 16c:	4a090501 	bmi	241578 <uart_disable+0x2413ac>
 170:	2f060505 	svccs	0x00060505
 174:	0601052f 	streq	r0, [r1], -pc, lsr #10
 178:	061c0513 			; <UNDEFINED> instruction: 0x061c0513
 17c:	05010667 	streq	r0, [r1, #-1639]	; 0xfffff999
 180:	2f4b0605 	svccs	0x004b0605
 184:	02000905 	andeq	r0, r0, #81920	; 0x14000
 188:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 18c:	0402000a 	streq	r0, [r2], #-10
 190:	0c051101 	stfeqs	f1, [r5], {1}
 194:	01040200 	mrseq	r0, R12_usr
 198:	0a050106 	beq	1405b8 <uart_disable+0x1403ec>
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1a4:	0105674c 	tsteq	r5, ip, asr #14
 1a8:	19052f06 	stmdbne	r5, {r1, r2, r8, r9, sl, fp, sp}
 1ac:	1b054c06 	blne	1531cc <uart_disable+0x153000>
 1b0:	2e2a052e 	cfsh64cs	mvdx0, mvdx10, #30
 1b4:	01063105 	tsteq	r6, r5, lsl #2
 1b8:	052e4205 	streq	r4, [lr, #-517]!	; 0xfffffdfb
 1bc:	0531061c 	ldreq	r0, [r1, #-1564]!	; 0xfffff9e4
 1c0:	09032f05 	stmdbeq	r3, {r0, r2, r8, r9, sl, fp, sp}
 1c4:	060e052e 	streq	r0, [lr], -lr, lsr #10
 1c8:	4a210501 	bmi	8415d4 <uart_disable+0x841408>
 1cc:	0a030105 	beq	c05e8 <uart_disable+0xc041c>
 1d0:	061a052e 	ldreq	r0, [sl], -lr, lsr #10
 1d4:	00090568 	andeq	r0, r9, r8, ror #10
 1d8:	30010402 	andcc	r0, r1, r2, lsl #8
 1dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1e0:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 1e4:	0402000c 	streq	r0, [r2], #-12
 1e8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 1ec:	0402000a 	streq	r0, [r2], #-10
 1f0:	19052e01 	stmdbne	r5, {r0, r9, sl, fp, sp}
 1f4:	7ee80306 	cdpvc	3, 14, cr0, cr8, cr6, {0}
 1f8:	2f050566 	svccs	0x00050566
 1fc:	05672f2f 	strbeq	r2, [r7, #-3887]!	; 0xfffff0d1
 200:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 204:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	61747300 	cmnvs	r4, r0, lsl #6
   c:	61750074 	cmnvs	r5, r4, ror r0
  10:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  14:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  18:	00637465 	rsbeq	r7, r3, r5, ror #8
  1c:	5f766564 	svcpl	0x00766564
  20:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  24:	00726569 	rsbseq	r6, r2, r9, ror #10
  28:	4f495047 	svcmi	0x00495047
  2c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  30:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0f5 <uart_disable+0xffffef29>
  34:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  40:	61750074 	cmnvs	r5, r4, ror r0
  44:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  48:	72617500 	rsbvc	r7, r1, #0, 10
  4c:	61635f74 	smcvs	13812	; 0x35f4
  50:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  54:	75006374 	strvc	r6, [r0, #-884]	; 0xfffffc8c
  58:	00747261 	rsbseq	r7, r4, r1, ror #4
  5c:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  60:	72617500 	rsbvc	r7, r1, #0, 10
  64:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  68:	5f73695f 	svcpl	0x0073695f
  6c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  70:	61750079 	cmnvs	r5, r9, ror r0
  74:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  78:	0074696e 	rsbseq	r6, r4, lr, ror #18
  7c:	4f495047 	svcmi	0x00495047
  80:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  84:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  88:	47003054 	smlsdmi	r0, r4, r0, r3
  8c:	5f4f4950 	svcpl	0x004f4950
  90:	434e5546 	movtmi	r5, #58694	; 0xe546
  94:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  98:	50470031 	subpl	r0, r7, r1, lsr r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  ac:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b0:	415f434e 	cmpmi	pc, lr, asr #6
  b4:	0033544c 	eorseq	r5, r3, ip, asr #8
  b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c0:	61686320 	cmnvs	r8, r0, lsr #6
  c4:	50470072 	subpl	r0, r7, r2, ror r0
  c8:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  cc:	5f434e55 	svcpl	0x00434e55
  d0:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  d4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e4:	7300746e 	movwvc	r7, #1134	; 0x46e
  e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  ec:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  fc:	00323374 	eorseq	r3, r2, r4, ror r3
 100:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
 104:	78756100 	ldmdavc	r5!, {r8, sp, lr}^
 108:	616e655f 	cmnvs	lr, pc, asr r5
 10c:	73656c62 	cmnvc	r5, #25088	; 0x6200
 110:	72617500 	rsbvc	r7, r1, #0, 10
 114:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 118:	75006374 	strvc	r6, [r0, #-884]	; 0xfffffc8c
 11c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 120:	2064656e 	rsbcs	r6, r4, lr, ror #10
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	20554e47 	subscs	r4, r5, r7, asr #28
 12c:	20393943 	eorscs	r3, r9, r3, asr #18
 130:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 134:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 138:	30313230 	eorscc	r3, r1, r0, lsr r2
 13c:	20343238 	eorscs	r3, r4, r8, lsr r2
 140:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 144:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 148:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 14c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 150:	316d7261 	cmncc	sp, r1, ror #4
 154:	6a363731 	bvs	d8de20 <uart_disable+0xd8dc54>
 158:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 15c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 160:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <uart_disable+0xd8dc68>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 174:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 178:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 17c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 180:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 184:	206d7261 	rsbcs	r7, sp, r1, ror #4
 188:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 18c:	613d6863 	teqvs	sp, r3, ror #16
 190:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 194:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 198:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 19c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a8:	20393975 	eorscs	r3, r9, r5, ror r9
 1ac:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b8:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1d0:	6e630074 	mcrvs	0, 3, r0, cr3, cr4, {3}
 1d4:	75006c74 	strvc	r6, [r0, #-3188]	; 0xfffff38c
 1d8:	5f747261 	svcpl	0x00747261
 1dc:	61736964 	cmnvs	r3, r4, ror #18
 1e0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1e4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1e8:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 1ec:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 1f0:	6f6c0061 	svcvs	0x006c0061
 1f4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 200:	4f495047 	svcmi	0x00495047
 204:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 208:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 20c:	63003454 	movwvs	r3, #1108	; 0x454
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 218:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 21c:	726f0074 	rsbvc	r0, pc, #116	; 0x74
 220:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 224:	63730032 	cmnvs	r3, #50	; 0x32
 228:	63746172 	cmnvs	r4, #-2147483620	; 0x8000001c
 22c:	75610068 	strbvc	r0, [r1, #-104]!	; 0xffffff98
 230:	65705f78 	ldrbvs	r5, [r0, #-3960]!	; 0xfffff088
 234:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 238:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
 23c:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 240:	2f00745f 	svccs	0x0000745f
 244:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 248:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 24c:	2f72656c 	svccs	0x0072656c
 250:	73616c63 	cmnvc	r1, #25344	; 0x6300
 254:	73632f73 	cmnvc	r3, #460	; 0x1cc
 258:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 25c:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
 260:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; c4 <.debug_str+0xc4>
 264:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 268:	6174732f 	cmnvs	r4, pc, lsr #6
 26c:	702d6666 	eorvc	r6, sp, r6, ror #12
 270:	61766972 	cmnvs	r6, r2, ror r9
 274:	75006574 	strvc	r6, [r0, #-1396]	; 0xfffffa8c
 278:	5f747261 	svcpl	0x00747261
 27c:	73756c66 	cmnvc	r5, #26112	; 0x6600
 280:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 284:	646e6100 	strbtvs	r6, [lr], #-256	; 0xffffff00
 288:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 28c:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 290:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 294:	61686320 	cmnvs	r8, r0, lsr #6
 298:	61750072 	cmnvs	r5, r2, ror r0
 29c:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 2a0:	00637475 	rsbeq	r7, r3, r5, ror r4
 2a4:	4f495047 	svcmi	0x00495047
 2a8:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2ac:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2b0:	00545550 	subseq	r5, r4, r0, asr r5
 2b4:	6f697067 	svcvs	0x00697067
 2b8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2bc:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2c0:	6f697463 	svcvs	0x00697463
 2c4:	6567006e 	strbvs	r0, [r7, #-110]!	; 0xffffff92
 2c8:	00323374 	eorseq	r3, r2, r4, ror r3

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000091 	muleq	r0, r1, r0
  10:	00013b0c 	andeq	r3, r1, ip, lsl #22
  14:	0001b000 	andeq	fp, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	84070403 	strhi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00019905 	andeq	r9, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000000c 	andeq	r0, r0, ip
  48:	86050803 	strhi	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005207 	andeq	r5, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000040 	andeq	r0, r0, r0, asr #32
  64:	24070803 	strcs	r0, [r7], #-2051	; 0xfffff7fd
  68:	03000001 	movweq	r0, #1
  6c:	01940801 	orrseq	r0, r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000160 	andeq	r0, r0, r0, ror #2
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000036 	andeq	r0, r0, r6, lsr r0
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	00000146 	andeq	r0, r0, r6, asr #2
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	00150a00 	andseq	r0, r5, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0, 2
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	650a0000 	strvs	r0, [sl, #-0]
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	00000169 	andeq	r0, r0, r9, ror #2
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	0001530a 	andeq	r5, r1, sl, lsl #6
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	770b0000 	strvc	r0, [fp, -r0]
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00221000 	eoreq	r1, r2, r0
 358:	00220000 	eoreq	r0, r2, r0
 35c:	c2020000 	andgt	r0, r2, #0
 360:	01f0100a 	mvnseq	r1, sl
 364:	01f00000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01a31006 			; <UNDEFINED> instruction: 0x01a31006
 370:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	01791006 	cmneq	r9, r6
 37c:	01790000 	cmneq	r9, r0
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	9c020000 	stcls	0, cr0, [r2], {-0}
 390:	01aa1006 			; <UNDEFINED> instruction: 0x01aa1006
 394:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 398:	ad020000 	stcge	0, cr0, [r2, #-0]
 39c:	01ff1006 	mvnseq	r1, r6
 3a0:	01ff0000 	mvnseq	r0, r0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	; 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	; 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	14144a01 	ldrne	r4, [r4], #-2561	; 0xfffff5ff
  88:	01060705 	tsteq	r6, r5, lsl #14
  8c:	1b030105 	blne	c04a8 <gpio_get_pud+0xc0378>
  90:	0005054a 	andeq	r0, r5, sl, asr #10
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	004a6003 	subeq	r6, sl, r3
  9c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
  a8:	02002f01 	andeq	r2, r0, #1, 30
  ac:	002e0104 	eoreq	r0, lr, r4, lsl #2
  b0:	d6010402 	strle	r0, [r1], -r2, lsl #8
  b4:	4e843135 	mcrmi	1, 4, r3, cr4, cr5, {1}
  b8:	84062e06 	strhi	r2, [r6], #-3590	; 0xfffff1fa
  bc:	674e674e 	strbvs	r6, [lr, -lr, asr #14]
  c0:	0824054c 	stmdaeq	r4!, {r2, r3, r6, r8, sl}
  c4:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
  c8:	052e0626 	streq	r0, [lr, #-1574]!	; 0xfffff9da
  cc:	054a063f 	strbeq	r0, [sl, #-1599]	; 0xfffff9c1
  d0:	062f0626 	strteq	r0, [pc], -r6, lsr #12
  d4:	06280501 	strteq	r0, [r8], -r1, lsl #10
  d8:	0641052e 	strbeq	r0, [r1], -lr, lsr #10
  dc:	0621054a 	strteq	r0, [r1], -sl, asr #10
  e0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e4:	052e0623 	streq	r0, [lr, #-1571]!	; 0xfffff9dd
  e8:	054a063c 	strbeq	r0, [sl, #-1596]	; 0xfffff9c4
  ec:	06300620 	ldrteq	r0, [r0], -r0, lsr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	060d052f 	streq	r0, [sp], -pc, lsr #10
  f8:	01052e01 	tsteq	r5, r1, lsl #28
  fc:	0006022f 	andeq	r0, r6, pc, lsr #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  10:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  14:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  18:	75705f6f 	ldrbvc	r5, [r0, #-3951]!	; 0xfffff091
  1c:	666f5f64 	strbtvs	r5, [pc], -r4, ror #30
  20:	45470066 	strbmi	r0, [r7, #-102]	; 0xffffff9a
  24:	00323354 	eorseq	r3, r2, r4, asr r3
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	70670072 	rsbvc	r0, r7, r2, ror r0
  38:	635f6f69 	cmpvs	pc, #420	; 0x1a4
  3c:	00306b6c 	eorseq	r6, r0, ip, ror #22
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  68:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  6c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  70:	6f646c6c 	svcvs	0x00646c6c
  74:	5f006e77 	svcpl	0x00006e77
  78:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  7c:	4f495443 	svcmi	0x00495443
  80:	005f5f4e 	subseq	r5, pc, lr, asr #30
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  94:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  98:	2e303120 	rsfcssp	f3, f0, f0
  9c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  a0:	31323032 	teqcc	r2, r2, lsr r0
  a4:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
  a8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ac:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  b0:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  cc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  dc:	616f6c66 	cmnvs	pc, r6, ror #24
  e0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e4:	6f733d69 	svcvs	0x00733d69
  e8:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  ec:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  fc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 10c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 110:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 114:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 118:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 11c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 120:	00676e69 	rsbeq	r6, r7, r9, ror #28
 124:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 128:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 12c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 130:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 134:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 138:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 13c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
 140:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
 144:	70670063 	rsbvc	r0, r7, r3, rrx
 148:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
 14c:	705f7465 	subsvc	r7, pc, r5, ror #8
 150:	67006475 	smlsdxvs	r0, r5, r4, r6
 154:	5f6f6970 	svcpl	0x006f6970
 158:	5f746573 	svcpl	0x00746573
 15c:	00647570 	rsbeq	r7, r4, r0, ror r5
 160:	6f697067 	svcvs	0x00697067
 164:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
 168:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 16c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 170:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 174:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 178:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 17c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 180:	6f6f6265 	svcvs	0x006f6265
 184:	6f6c0074 	svcvs	0x006c0074
 188:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	7000746e 	andvc	r7, r0, lr, ror #8
 1a4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1a8:	5550006b 	ldrbpl	r0, [r0, #-107]	; 0xffffff95
 1ac:	00323354 	eorseq	r3, r2, r4, asr r3
 1b0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; fc <.debug_str+0xfc>
 1b4:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 1b8:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
 1bc:	616c632f 	cmnvs	ip, pc, lsr #6
 1c0:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
 1c4:	30343173 	eorscc	r3, r4, r3, ror r1
 1c8:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
 1cc:	2f6e6977 	svccs	0x006e6977
 1d0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d4:	74732f69 	ldrbtvc	r2, [r3], #-3945	; 0xfffff097
 1d8:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1dc:	76697270 			; <UNDEFINED> instruction: 0x76697270
 1e0:	00657461 	rsbeq	r7, r5, r1, ror #8
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	5f697072 	svcpl	0x00697072
 1f4:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1f8:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1fc:	64006374 	strvs	r6, [r0], #-884	; 0xfffffc8c
 200:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 204:	0073755f 	rsbseq	r7, r3, pc, asr r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012a 	andeq	r0, r0, sl, lsr #2
  10:	00020f0c 	andeq	r0, r2, ip, lsl #30
  14:	00021600 	andeq	r1, r2, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1d070403 	cfstrsne	mvf0, [r7, #-12]
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	4a060103 	bmi	18044c <gpio_read+0x180364>
  3c:	03000002 	movweq	r0, #2
  40:	02050502 	andeq	r0, r5, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00003005 	andeq	r3, r0, r5
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	000001de 	ldrdeq	r0, [r0], -lr
  54:	95080103 	strls	r0, [r8, #-259]	; 0xfffffefd
  58:	03000000 	movweq	r0, #0
  5c:	00c40702 	sbceq	r0, r4, r2, lsl #14
  60:	e6050000 	str	r0, [r5], -r0
  64:	03000000 	movweq	r0, #0
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000b207 	andeq	fp, r0, r7, lsl #4
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
  7c:	fb080103 	blx	200492 <gpio_read+0x2003aa>
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02560700 	subseq	r0, r6, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000001f 	andeq	r0, r0, pc, lsl r0
  9c:	00590701 	subseq	r0, r9, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	00000068 	andeq	r0, r0, r8, rrx
  a8:	00770705 	rsbseq	r0, r7, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	00000086 	andeq	r0, r0, r6, lsl #1
  b4:	01ec0707 	mvneq	r0, r7, lsl #14
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000a3 	andeq	r0, r0, r3, lsr #1
  c0:	11050002 	tstne	r5, r2
  c4:	04000001 	streq	r0, [r0], #-1
  c8:	00830315 	addeq	r0, r3, r5, lsl r3
  cc:	0a080000 	beq	2000d4 <gpio_read+0x1fffec>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0033171d 	eorseq	r1, r3, sp, lsl r7
  d8:	001c0000 	andseq	r0, ip, r0
  dc:	00082020 	andeq	r2, r8, r0, lsr #32
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	0033171e 	eorseq	r1, r3, lr, lsl r7
  e8:	00280000 	eoreq	r0, r8, r0
  ec:	d4082020 	strle	r2, [r8], #-32	; 0xffffffe0
  f0:	01000001 	tsteq	r0, r1
  f4:	0033171f 	eorseq	r1, r3, pc, lsl r7
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	49092020 	stmdbmi	r9, {r5, sp}
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00250555 	eoreq	r0, r5, r5, asr r5
 108:	00e80000 	rsceq	r0, r8, r0
 10c:	00340000 	eorseq	r0, r4, r0
 110:	9c010000 	stcls	0, cr0, [r1], {-0}
 114:	0000016e 	andeq	r0, r0, lr, ror #2
 118:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 11c:	18550100 	ldmdane	r5, {r8}^
 120:	0000002c 	andeq	r0, r0, ip, lsr #32
 124:	00000008 	andeq	r0, r0, r8
 128:	00000000 	andeq	r0, r0, r0
 12c:	0002000b 	andeq	r0, r2, fp
 130:	0e580100 	rdfeqe	f0, f0, f0
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	00000048 	andeq	r0, r0, r8, asr #32
 13c:	00000042 	andeq	r0, r0, r2, asr #32
 140:	66666f0c 	strbtvs	r6, [r6], -ip, lsl #30
 144:	0e590100 	rdfeqe	f0, f1, f0
 148:	0000002c 	andeq	r0, r0, ip, lsr #32
 14c:	00000088 	andeq	r0, r0, r8, lsl #1
 150:	00000086 	andeq	r0, r0, r6, lsl #1
 154:	0001040d 	andeq	r0, r1, sp, lsl #8
 158:	00039000 	andeq	r9, r3, r0
 15c:	50010e00 	andpl	r0, r1, r0, lsl #28
 160:	5001f30b 	andpl	pc, r1, fp, lsl #6
 164:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 168:	02818080 	addeq	r8, r1, #128	; 0x80
 16c:	140f0000 	strne	r0, [pc], #-0	; 174 <.debug_info+0x174>
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00cc064e 	sbceq	r0, ip, lr, asr #12
 178:	001c0000 	andseq	r0, ip, r0
 17c:	9c010000 	stcls	0, cr0, [r1], {-0}
 180:	000001c9 	andeq	r0, r0, r9, asr #3
 184:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 188:	1a4e0100 	bne	1380590 <gpio_read+0x13804a8>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
 190:	000000a3 	andeq	r0, r0, r3, lsr #1
 194:	0000009b 	muleq	r0, fp, r0
 198:	0100760a 	tsteq	r0, sl, lsl #12
 19c:	002c284e 	eoreq	r2, ip, lr, asr #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	00dd0000 	sbcseq	r0, sp, r0
 1a8:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	bf000002 	svclt	0x00000002
 1b4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b8:	f3035001 	vhadd.u8	d5, d3, d1
 1bc:	11005001 	tstne	r0, r1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	0000020a 	andeq	r0, r0, sl, lsl #4
 1c8:	00d70f00 	sbcseq	r0, r7, r0, lsl #30
 1cc:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 1d0:	0000bc06 	andeq	fp, r0, r6, lsl #24
 1d4:	00001000 	andeq	r1, r0, r0
 1d8:	0a9c0100 	beq	fe7005e0 <gpio_read+0xfe7004f8>
 1dc:	0a000002 	beq	1ec <.debug_info+0x1ec>
 1e0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1e4:	2c1e4901 			; <UNDEFINED> instruction: 0x2c1e4901
 1e8:	23000000 	movwcs	r0, #0
 1ec:	1f000001 	svcne	0x00000001
 1f0:	0d000001 	stceq	0, cr0, [r0, #-4]
 1f4:	000000c8 	andeq	r0, r0, r8, asr #1
 1f8:	000002d9 	ldrdeq	r0, [r0], -r9
 1fc:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
 200:	0e5001f3 	mrceq	1, 2, r0, cr0, cr3, {7}
 204:	30015101 	andcc	r5, r1, r1, lsl #2
 208:	ef0f0000 	svc	0x000f0000
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00980642 	addseq	r0, r8, r2, asr #12
 214:	00240000 	eoreq	r0, r4, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	00000251 	andeq	r0, r0, r1, asr r2
 220:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 224:	1c420100 	stfnee	f0, [r2], {-0}
 228:	0000002c 	andeq	r0, r0, ip, lsr #32
 22c:	00000148 	andeq	r0, r0, r8, asr #2
 230:	00000144 	andeq	r0, r0, r4, asr #2
 234:	0000b40d 	andeq	fp, r0, sp, lsl #8
 238:	00039c00 	andeq	r9, r3, r0, lsl #24
 23c:	50010e00 	andpl	r0, r1, r0, lsl #28
 240:	00280c05 	eoreq	r0, r8, r5, lsl #24
 244:	010e2020 	tsteq	lr, r0, lsr #32
 248:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 24c:	00245001 	eoreq	r5, r4, r1
 250:	02780f00 	rsbseq	r0, r8, #0, 30
 254:	3b010000 	blcc	4025c <gpio_read+0x40174>
 258:	00007406 	andeq	r7, r0, r6, lsl #8
 25c:	00002400 	andeq	r2, r0, r0, lsl #8
 260:	989c0100 	ldmls	ip, {r8}
 264:	0a000002 	beq	274 <.debug_info+0x274>
 268:	006e6970 	rsbeq	r6, lr, r0, ror r9
 26c:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 270:	6d000000 	stcvs	0, cr0, [r0, #-0]
 274:	69000001 	stmdbvs	r0, {r0}
 278:	0d000001 	stceq	0, cr0, [r0, #-4]
 27c:	00000090 	muleq	r0, r0, r0
 280:	0000039c 	muleq	r0, ip, r3
 284:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 288:	20001c0c 	andcs	r1, r0, ip, lsl #24
 28c:	51010e20 	tstpl	r1, r0, lsr #28
 290:	01f33105 	mvnseq	r3, r5, lsl #2
 294:	00002450 	andeq	r2, r0, r0, asr r4
 298:	0000fc0f 	andeq	pc, r0, pc, lsl #24
 29c:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 2a0:	00000064 	andeq	r0, r0, r4, rrx
 2a4:	00000010 	andeq	r0, r0, r0, lsl r0
 2a8:	02d99c01 	sbcseq	r9, r9, #256	; 0x100
 2ac:	700a0000 	andvc	r0, sl, r0
 2b0:	01006e69 	tsteq	r0, r9, ror #28
 2b4:	002c1f36 	eoreq	r1, ip, r6, lsr pc
 2b8:	01920000 	orrseq	r0, r2, r0
 2bc:	018e0000 	orreq	r0, lr, r0
 2c0:	700d0000 	andvc	r0, sp, r0
 2c4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2c8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2cc:	f3035001 	vhadd.u8	d5, d3, d1
 2d0:	010e5001 	tsteq	lr, r1
 2d4:	00310151 	eorseq	r0, r1, r1, asr r1
 2d8:	02660f00 	rsbeq	r0, r6, #0, 30
 2dc:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 2e0:	00000006 	andeq	r0, r0, r6
 2e4:	00006400 	andeq	r6, r0, r0, lsl #8
 2e8:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 2ec:	0a000003 	beq	300 <.debug_info+0x300>
 2f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2f4:	2c212801 	stccs	8, cr2, [r1], #-4
 2f8:	b7000000 	strlt	r0, [r0, -r0]
 2fc:	b3000001 	movwlt	r0, #1
 300:	12000001 	andne	r0, r0, #1
 304:	0000010c 	andeq	r0, r0, ip, lsl #2
 308:	c2322801 	eorsgt	r2, r2, #65536	; 0x10000
 30c:	dc000000 	stcle	0, cr0, [r0], {-0}
 310:	d8000001 	stmdale	r0, {r0}
 314:	0c000001 	stceq	0, cr0, [r0], {1}
 318:	0066666f 	rsbeq	r6, r6, pc, ror #12
 31c:	2c0e2d01 	stccs	13, cr2, [lr], {1}
 320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 324:	fd000001 	stc2	0, cr0, [r0, #-4]
 328:	0c000001 	stceq	0, cr0, [r0], {1}
 32c:	2e010067 	cdpcs	0, 0, cr0, cr1, cr7, {3}
 330:	00002c0e 	andeq	r2, r0, lr, lsl #24
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	00021200 	andeq	r1, r2, r0, lsl #4
 33c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 340:	2c0e3001 	stccs	0, cr3, [lr], {1}
 344:	2f000000 	svccs	0x00000000
 348:	27000002 	strcs	r0, [r0, -r2]
 34c:	10000002 	andne	r0, r0, r2
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	00000390 	muleq	r0, r0, r3
 358:	00000363 	andeq	r0, r0, r3, ror #6
 35c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 360:	0d000076 	stceq	0, cr0, [r0, #-472]	; 0xfffffe28
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	0000039c 	muleq	r0, ip, r3
 36c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 370:	00000076 	andeq	r0, r0, r6, ror r0
 374:	00003913 	andeq	r3, r0, r3, lsl r9
 378:	18b10200 	ldmne	r1!, {r9}
 37c:	00000062 	andeq	r0, r0, r2, rrx
 380:	00039003 	andeq	r9, r3, r3
 384:	00781400 	rsbseq	r1, r8, r0, lsl #8
 388:	622bb102 	eorvs	fp, fp, #-2147483648	; 0x80000000
 38c:	00000000 	andeq	r0, r0, r0
 390:	00005315 	andeq	r5, r0, r5, lsl r3
 394:	00005300 	andeq	r5, r0, r0, lsl #6
 398:	0ac20200 	beq	ff080ba0 <gpio_read+0xff080ab8>
 39c:	00004315 	andeq	r4, r0, r5, lsl r3
 3a0:	00004300 	andeq	r4, r0, r0, lsl #6
 3a4:	06ad0200 	strteq	r0, [sp], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_read+0xf80370>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_read+0xec2c50>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <gpio_read+0xec2c68>
  64:	13490b39 	movtne	r0, #39737	; 0x9b39
  68:	0000061c 	andeq	r0, r0, ip, lsl r6
  6c:	3f012e09 	svccc	0x00012e09
  70:	3a0e0319 	bcc	380cdc <gpio_read+0x380bf4>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	050a0000 	streq	r0, [sl, #-0]
  8c:	3a080300 	bcc	200c94 <gpio_read+0x200bac>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	1742b717 	smlaldne	fp, r2, r7, r7
  9c:	340b0000 	strcc	r0, [fp], #-0
  a0:	3a0e0300 	bcc	380ca8 <gpio_read+0x380bc0>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340c0000 	strcc	r0, [ip], #-0
  b4:	3a080300 	bcc	200cbc <gpio_read+0x200bd4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c0:	1742b717 	smlaldne	fp, r2, r7, r7
  c4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	828a0e00 	addhi	r0, sl, #0, 28
  d4:	18020001 	stmdane	r2, {r0}
  d8:	00184291 	mulseq	r8, r1, r2
  dc:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  e0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <gpio_read+0xec2cec>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	82891000 	addhi	r1, r9, #0
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	13011331 	movwne	r1, #4913	; 0x1331
 104:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
 108:	11000182 	smlabbne	r0, r2, r1, r0
 10c:	00133101 	andseq	r3, r3, r1, lsl #2
 110:	00051200 	andeq	r1, r5, r0, lsl #4
 114:	0b3a0e03 	bleq	e83928 <gpio_read+0xe83840>
 118:	0b390b3b 	bleq	e42e0c <gpio_read+0xe42d24>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 124:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 128:	0b3a0e03 	bleq	e8393c <gpio_read+0xe83854>
 12c:	0b390b3b 	bleq	e42e20 <gpio_read+0xe42d38>
 130:	13491927 	movtne	r1, #39207	; 0x9927
 134:	13010b20 	movwne	r0, #6944	; 0x1b20
 138:	05140000 	ldreq	r0, [r4, #-0]
 13c:	3a080300 	bcc	200d44 <gpio_read+0x200c5c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0013490b 	andseq	r4, r3, fp, lsl #18
 148:	002e1500 	eoreq	r1, lr, r0, lsl #10
 14c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 150:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 154:	0b3b0b3a 	bleq	ec2e44 <gpio_read+0xec2d5c>
 158:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <gpio_read+0xffffff03>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	70670000 	rsbvc	r0, r7, r0
  9c:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
  a0:	00000000 	andeq	r0, r0, r0
  a4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  a8:	00010068 	andeq	r0, r1, r8, rrx
  ac:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b0:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b4:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  b8:	00020068 	andeq	r0, r2, r8, rrx
  bc:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c0:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  c4:	00000001 	andeq	r0, r0, r1
  c8:	05003805 	streq	r3, [r0, #-2053]	; 0xfffff7fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	01270300 			; <UNDEFINED> instruction: 0x01270300
  d4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  d8:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  dc:	05054938 	streq	r4, [r5, #-2360]	; 0xfffff6c8
  e0:	07054d06 	streq	r4, [r5, -r6, lsl #26]
  e4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e8:	18054c06 	stmdane	r5, {r1, r2, sl, fp, lr}
  ec:	0e050106 	adfeqs	f0, f5, f6
  f0:	060505ba 			; <UNDEFINED> instruction: 0x060505ba
  f4:	061c052f 	ldreq	r0, [ip], -pc, lsr #10
  f8:	0e052e01 	cdpeq	14, 0, cr2, cr5, cr1, {0}
  fc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 100:	06120530 			; <UNDEFINED> instruction: 0x06120530
 104:	06050501 	streq	r0, [r5], -r1, lsl #10
 108:	0607054b 	streq	r0, [r7], -fp, asr #10
 10c:	06050501 	streq	r0, [r5], -r1, lsl #10
 110:	2e06134b 	cdpcs	3, 0, cr1, cr6, cr11, {2}
 114:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 118:	064c0624 	strbeq	r0, [ip], -r4, lsr #12
 11c:	06050501 	streq	r0, [r5], -r1, lsl #10
 120:	0601052f 	streq	r0, [r1], -pc, lsr #10
 124:	0620054b 	strteq	r0, [r0], -fp, asr #10
 128:	13050531 	movwne	r0, #21809	; 0x5531
 12c:	01060705 	tsteq	r6, r5, lsl #14
 130:	05492005 	strbeq	r2, [r9, #-5]
 134:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 138:	2f010566 	svccs	0x00010566
 13c:	4d062105 	stfmis	f2, [r6, #-20]	; 0xffffffec
 140:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 144:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 148:	05054921 	streq	r4, [r5, #-2337]	; 0xfffff6df
 14c:	66063106 	strvs	r3, [r6], -r6, lsl #2
 150:	052f0105 	streq	r0, [pc, #-261]!	; 53 <.debug_line+0x53>
 154:	064d0623 	strbeq	r0, [sp], -r3, lsr #12
 158:	06050501 	streq	r0, [r5], -r1, lsl #10
 15c:	0601052f 	streq	r0, [r1], -pc, lsr #10
 160:	062b054b 	strteq	r0, [fp], -fp, asr #10
 164:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 168:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb6b <gpio_read+0xfffffa83>
 16c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 170:	064b0609 	strbeq	r0, [fp], -r9, lsl #12
 174:	0530062e 	ldreq	r0, [r0, #-1582]!	; 0xfffff9d2
 178:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb7f <gpio_read+0xfffffa97>
 17c:	0530061d 	ldreq	r0, [r0, #-1565]!	; 0xfffff9e3
 180:	07051305 	streq	r1, [r5, -r5, lsl #6]
 184:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
 188:	06050549 	streq	r0, [r5], -r9, asr #10
 18c:	0e051331 	mcreq	3, 0, r1, cr5, cr1, {1}
 190:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 194:	17052f06 	strne	r2, [r5, -r6, lsl #30]
 198:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 19c:	02042e23 	andeq	r2, r4, #560	; 0x230
 1a0:	03063005 	movweq	r3, #24581	; 0x6005
 1a4:	042e00d7 	strteq	r0, [lr], #-215	; 0xffffff29
 1a8:	060c0501 	streq	r0, [ip], -r1, lsl #10
 1ac:	017fa903 	cmneq	pc, r3, lsl #18
 1b0:	052f0105 	streq	r0, [pc, #-261]!	; b3 <.debug_line+0xb3>
 1b4:	01052a10 	tsteq	r5, r0, lsl sl
 1b8:	00040232 	andeq	r0, r4, r2, lsr r2
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  34:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  38:	56454400 	strbpl	r4, [r5], -r0, lsl #8
  3c:	4c41565f 	mcrrmi	6, 5, r5, r1, cr15
  40:	50003233 	andpl	r3, r0, r3, lsr r2
  44:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  48:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  4c:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	; 0xfffff091
  50:	47006461 	strmi	r6, [r0, -r1, ror #8]
  54:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  58:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  5c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  60:	415f434e 	cmpmi	pc, lr, asr #6
  64:	0030544c 	eorseq	r5, r0, ip, asr #8
  68:	4f495047 	svcmi	0x00495047
  6c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  70:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  74:	47003154 	smlsdmi	r0, r4, r1, r3
  78:	5f4f4950 	svcpl	0x004f4950
  7c:	434e5546 	movtmi	r5, #58694	; 0xe546
  80:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  84:	50470032 	subpl	r0, r7, r2, lsr r0
  88:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  8c:	5f434e55 	svcpl	0x00434e55
  90:	33544c41 	cmpcc	r4, #16640	; 0x4100
  94:	736e7500 	cmnvc	lr, #0, 10
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  a4:	5f4f4950 	svcpl	0x004f4950
  a8:	434e5546 	movtmi	r5, #58694	; 0xe546
  ac:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  b0:	6f6c0035 	svcvs	0x006c0035
  b4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  d8:	5f6f6970 	svcpl	0x006f6970
  dc:	5f746573 	svcpl	0x00746573
  e0:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  e4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  e8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  ec:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
  f0:	5f6f6970 	svcpl	0x006f6970
  f4:	5f746573 	svcpl	0x00746573
  f8:	0066666f 	rsbeq	r6, r6, pc, ror #12
  fc:	6f697067 	svcvs	0x00697067
 100:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 104:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 108:	00747570 	rsbseq	r7, r4, r0, ror r5
 10c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 110:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 114:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xfffff091
 118:	745f636e 	ldrbvc	r6, [pc], #-878	; 120 <.debug_str+0x120>
 11c:	736e7500 	cmnvc	lr, #0, 10
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 124:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 128:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
 12c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 130:	30312039 	eorscc	r2, r1, r9, lsr r0
 134:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 138:	32303220 	eorscc	r3, r0, #32, 4
 13c:	32383031 	eorscc	r3, r8, #49	; 0x31
 140:	72282034 	eorvc	r2, r8, #52	; 0x34
 144:	61656c65 	cmnvs	r5, r5, ror #24
 148:	20296573 	eorcs	r6, r9, r3, ror r5
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <gpio_read+0x1acda8c>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1c0:	6f6c2067 	svcvs	0x006c2067
 1c4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d4:	6f697067 	svcvs	0x00697067
 1d8:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 1dc:	6f6c0030 	svcvs	0x006c0030
 1e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	4f495047 	svcmi	0x00495047
 1f0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 1f4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 1f8:	63003454 	movwvs	r3, #1108	; 0x454
 1fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 200:	6b6e6162 	blvs	1b98790 <gpio_read+0x1b986a8>
 204:	6f687300 	svcvs	0x00687300
 208:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 20c:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 210:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 214:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
 218:	2f656d6f 	svccs	0x00656d6f
 21c:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 220:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 224:	7373616c 	cmnvc	r3, #108, 2
 228:	3173632f 	cmncc	r3, pc, lsr #6
 22c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 230:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 234:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 238:	2f697062 	svccs	0x00697062
 23c:	66617473 			; <UNDEFINED> instruction: 0x66617473
 240:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 244:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 248:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 24c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 250:	61686320 	cmnvs	r8, r0, lsr #6
 254:	50470072 	subpl	r0, r7, r2, ror r0
 258:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 25c:	5f434e55 	svcpl	0x00434e55
 260:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 264:	70670054 	rsbvc	r0, r7, r4, asr r0
 268:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 26c:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 270:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 274:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 278:	6f697067 	svcvs	0x00697067
 27c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 280:	006e6f5f 	rsbeq	r6, lr, pc, asr pc

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_read+0xfffffde8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


sw-uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sw_uart_put8>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e1a08001 	mov	r8, r1
   8:	e5d07000 	ldrb	r7, [r0]
   c:	e5906008 	ldr	r6, [r0, #8]
  10:	ee1f4f3c 	mrc	15, 0, r4, cr15, cr12, {1}
  14:	e3a01000 	mov	r1, #0
  18:	e1a00007 	mov	r0, r7
  1c:	ebfffffe 	bl	0 <gpio_write>
  20:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  24:	e0433004 	sub	r3, r3, r4
  28:	e1560003 	cmp	r6, r3
  2c:	8afffffb 	bhi	20 <sw_uart_put8+0x20>
  30:	e1a05086 	lsl	r5, r6, #1
  34:	e2081001 	and	r1, r8, #1
  38:	e1a00007 	mov	r0, r7
  3c:	ebfffffe 	bl	0 <gpio_write>
  40:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  44:	e0433004 	sub	r3, r3, r4
  48:	e1550003 	cmp	r5, r3
  4c:	8afffffb 	bhi	40 <sw_uart_put8+0x40>
  50:	e0865005 	add	r5, r6, r5
  54:	e1a010a8 	lsr	r1, r8, #1
  58:	e2011001 	and	r1, r1, #1
  5c:	e1a00007 	mov	r0, r7
  60:	ebfffffe 	bl	0 <gpio_write>
  64:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  68:	e0433004 	sub	r3, r3, r4
  6c:	e1550003 	cmp	r5, r3
  70:	8afffffb 	bhi	64 <sw_uart_put8+0x64>
  74:	e0865005 	add	r5, r6, r5
  78:	e1a01128 	lsr	r1, r8, #2
  7c:	e2011001 	and	r1, r1, #1
  80:	e1a00007 	mov	r0, r7
  84:	ebfffffe 	bl	0 <gpio_write>
  88:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  8c:	e0433004 	sub	r3, r3, r4
  90:	e1550003 	cmp	r5, r3
  94:	8afffffb 	bhi	88 <sw_uart_put8+0x88>
  98:	e0865005 	add	r5, r6, r5
  9c:	e1a011a8 	lsr	r1, r8, #3
  a0:	e2011001 	and	r1, r1, #1
  a4:	e1a00007 	mov	r0, r7
  a8:	ebfffffe 	bl	0 <gpio_write>
  ac:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  b0:	e0433004 	sub	r3, r3, r4
  b4:	e1550003 	cmp	r5, r3
  b8:	8afffffb 	bhi	ac <sw_uart_put8+0xac>
  bc:	e0865005 	add	r5, r6, r5
  c0:	e1a01228 	lsr	r1, r8, #4
  c4:	e2011001 	and	r1, r1, #1
  c8:	e1a00007 	mov	r0, r7
  cc:	ebfffffe 	bl	0 <gpio_write>
  d0:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  d4:	e0433004 	sub	r3, r3, r4
  d8:	e1550003 	cmp	r5, r3
  dc:	8afffffb 	bhi	d0 <sw_uart_put8+0xd0>
  e0:	e0865005 	add	r5, r6, r5
  e4:	e1a012a8 	lsr	r1, r8, #5
  e8:	e2011001 	and	r1, r1, #1
  ec:	e1a00007 	mov	r0, r7
  f0:	ebfffffe 	bl	0 <gpio_write>
  f4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  f8:	e0433004 	sub	r3, r3, r4
  fc:	e1550003 	cmp	r5, r3
 100:	8afffffb 	bhi	f4 <sw_uart_put8+0xf4>
 104:	e0865005 	add	r5, r6, r5
 108:	e1a01328 	lsr	r1, r8, #6
 10c:	e2011001 	and	r1, r1, #1
 110:	e1a00007 	mov	r0, r7
 114:	ebfffffe 	bl	0 <gpio_write>
 118:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 11c:	e0433004 	sub	r3, r3, r4
 120:	e1550003 	cmp	r5, r3
 124:	8afffffb 	bhi	118 <sw_uart_put8+0x118>
 128:	e0865005 	add	r5, r6, r5
 12c:	e1a013a8 	lsr	r1, r8, #7
 130:	e1a00007 	mov	r0, r7
 134:	ebfffffe 	bl	0 <gpio_write>
 138:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 13c:	e0433004 	sub	r3, r3, r4
 140:	e1550003 	cmp	r5, r3
 144:	8afffffb 	bhi	138 <sw_uart_put8+0x138>
 148:	e0865005 	add	r5, r6, r5
 14c:	e3a01001 	mov	r1, #1
 150:	e1a00007 	mov	r0, r7
 154:	ebfffffe 	bl	0 <gpio_write>
 158:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 15c:	e0433004 	sub	r3, r3, r4
 160:	e1550003 	cmp	r5, r3
 164:	8afffffb 	bhi	158 <sw_uart_put8+0x158>
 168:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0000016c <sw_uart_get8_timeout>:
 16c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 170:	e1a07000 	mov	r7, r0
 174:	e5d04001 	ldrb	r4, [r0, #1]
 178:	e204601f 	and	r6, r4, #31
 17c:	e59f3208 	ldr	r3, [pc, #520]	; 38c <sw_uart_get8_timeout+0x220>
 180:	e5933034 	ldr	r3, [r3, #52]	; 0x34
 184:	e1a03633 	lsr	r3, r3, r6
 188:	e3130001 	tst	r3, #1
 18c:	0a00000d 	beq	1c8 <sw_uart_get8_timeout+0x5c>
 190:	e1a05001 	mov	r5, r1
 194:	ebfffffe 	bl	0 <timer_get_usec_raw>
 198:	e1a08000 	mov	r8, r0
 19c:	e59f31e8 	ldr	r3, [pc, #488]	; 38c <sw_uart_get8_timeout+0x220>
 1a0:	e5933034 	ldr	r3, [r3, #52]	; 0x34
 1a4:	e1a03633 	lsr	r3, r3, r6
 1a8:	e3130001 	tst	r3, #1
 1ac:	0a000072 	beq	37c <sw_uart_get8_timeout+0x210>
 1b0:	ebfffffe 	bl	0 <timer_get_usec_raw>
 1b4:	e0403008 	sub	r3, r0, r8
 1b8:	e1550003 	cmp	r5, r3
 1bc:	2afffff6 	bcs	19c <sw_uart_get8_timeout+0x30>
 1c0:	e3a03000 	mov	r3, #0
 1c4:	ea000000 	b	1cc <sw_uart_get8_timeout+0x60>
 1c8:	e3a03001 	mov	r3, #1
 1cc:	e3530000 	cmp	r3, #0
 1d0:	0a00006b 	beq	384 <sw_uart_get8_timeout+0x218>
 1d4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1d8:	e597c008 	ldr	ip, [r7, #8]
 1dc:	e1a0e0ac 	lsr	lr, ip, #1
 1e0:	e08c10ac 	add	r1, ip, ip, lsr #1
 1e4:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1e8:	e0422003 	sub	r2, r2, r3
 1ec:	e1510002 	cmp	r1, r2
 1f0:	8afffffb 	bhi	1e4 <sw_uart_get8_timeout+0x78>
 1f4:	e204101f 	and	r1, r4, #31
 1f8:	e59f218c 	ldr	r2, [pc, #396]	; 38c <sw_uart_get8_timeout+0x220>
 1fc:	e5920034 	ldr	r0, [r2, #52]	; 0x34
 200:	e1a00130 	lsr	r0, r0, r1
 204:	e2005001 	and	r5, r0, #1
 208:	e08e408c 	add	r4, lr, ip, lsl #1
 20c:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 210:	e0422003 	sub	r2, r2, r3
 214:	e1540002 	cmp	r4, r2
 218:	8afffffb 	bhi	20c <sw_uart_get8_timeout+0xa0>
 21c:	e59f2168 	ldr	r2, [pc, #360]	; 38c <sw_uart_get8_timeout+0x220>
 220:	e5920034 	ldr	r0, [r2, #52]	; 0x34
 224:	e1a00130 	lsr	r0, r0, r1
 228:	e1a00080 	lsl	r0, r0, #1
 22c:	e2000002 	and	r0, r0, #2
 230:	e1800005 	orr	r0, r0, r5
 234:	e08c408c 	add	r4, ip, ip, lsl #1
 238:	e084400e 	add	r4, r4, lr
 23c:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 240:	e0422003 	sub	r2, r2, r3
 244:	e1540002 	cmp	r4, r2
 248:	8afffffb 	bhi	23c <sw_uart_get8_timeout+0xd0>
 24c:	e59f2138 	ldr	r2, [pc, #312]	; 38c <sw_uart_get8_timeout+0x220>
 250:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 254:	e1a02132 	lsr	r2, r2, r1
 258:	e1a02102 	lsl	r2, r2, #2
 25c:	e2022004 	and	r2, r2, #4
 260:	e1800002 	orr	r0, r0, r2
 264:	e08e410c 	add	r4, lr, ip, lsl #2
 268:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 26c:	e0422003 	sub	r2, r2, r3
 270:	e1540002 	cmp	r4, r2
 274:	8afffffb 	bhi	268 <sw_uart_get8_timeout+0xfc>
 278:	e59f210c 	ldr	r2, [pc, #268]	; 38c <sw_uart_get8_timeout+0x220>
 27c:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 280:	e1a02132 	lsr	r2, r2, r1
 284:	e1a02182 	lsl	r2, r2, #3
 288:	e2022008 	and	r2, r2, #8
 28c:	e1800002 	orr	r0, r0, r2
 290:	e08c410c 	add	r4, ip, ip, lsl #2
 294:	e084400e 	add	r4, r4, lr
 298:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 29c:	e0422003 	sub	r2, r2, r3
 2a0:	e1540002 	cmp	r4, r2
 2a4:	8afffffb 	bhi	298 <sw_uart_get8_timeout+0x12c>
 2a8:	e59f20dc 	ldr	r2, [pc, #220]	; 38c <sw_uart_get8_timeout+0x220>
 2ac:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 2b0:	e1a02132 	lsr	r2, r2, r1
 2b4:	e1a02202 	lsl	r2, r2, #4
 2b8:	e2022010 	and	r2, r2, #16
 2bc:	e1800002 	orr	r0, r0, r2
 2c0:	e08c408c 	add	r4, ip, ip, lsl #1
 2c4:	e08e4084 	add	r4, lr, r4, lsl #1
 2c8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 2cc:	e0422003 	sub	r2, r2, r3
 2d0:	e1540002 	cmp	r4, r2
 2d4:	8afffffb 	bhi	2c8 <sw_uart_get8_timeout+0x15c>
 2d8:	e59f20ac 	ldr	r2, [pc, #172]	; 38c <sw_uart_get8_timeout+0x220>
 2dc:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 2e0:	e1a02132 	lsr	r2, r2, r1
 2e4:	e1a02282 	lsl	r2, r2, #5
 2e8:	e2022020 	and	r2, r2, #32
 2ec:	e1800002 	orr	r0, r0, r2
 2f0:	e06c418c 	rsb	r4, ip, ip, lsl #3
 2f4:	e084400e 	add	r4, r4, lr
 2f8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 2fc:	e0422003 	sub	r2, r2, r3
 300:	e1540002 	cmp	r4, r2
 304:	8afffffb 	bhi	2f8 <sw_uart_get8_timeout+0x18c>
 308:	e59f207c 	ldr	r2, [pc, #124]	; 38c <sw_uart_get8_timeout+0x220>
 30c:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 310:	e1a02132 	lsr	r2, r2, r1
 314:	e1a02302 	lsl	r2, r2, #6
 318:	e2022040 	and	r2, r2, #64	; 0x40
 31c:	e1800002 	orr	r0, r0, r2
 320:	e08e418c 	add	r4, lr, ip, lsl #3
 324:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 328:	e0422003 	sub	r2, r2, r3
 32c:	e1540002 	cmp	r4, r2
 330:	8afffffb 	bhi	324 <sw_uart_get8_timeout+0x1b8>
 334:	e59f2050 	ldr	r2, [pc, #80]	; 38c <sw_uart_get8_timeout+0x220>
 338:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 33c:	e1a02132 	lsr	r2, r2, r1
 340:	e1a02382 	lsl	r2, r2, #7
 344:	e6ef2072 	uxtb	r2, r2
 348:	e1800002 	orr	r0, r0, r2
 34c:	e08cc18c 	add	ip, ip, ip, lsl #3
 350:	e08ce00e 	add	lr, ip, lr
 354:	e59f2030 	ldr	r2, [pc, #48]	; 38c <sw_uart_get8_timeout+0x220>
 358:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 35c:	e1a02132 	lsr	r2, r2, r1
 360:	e3120001 	tst	r2, #1
 364:	18bd81f0 	popne	{r4, r5, r6, r7, r8, pc}
 368:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 36c:	e0422003 	sub	r2, r2, r3
 370:	e15e0002 	cmp	lr, r2
 374:	8afffff6 	bhi	354 <sw_uart_get8_timeout+0x1e8>
 378:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 37c:	e3a03001 	mov	r3, #1
 380:	eaffff91 	b	1cc <sw_uart_get8_timeout+0x60>
 384:	e3e00000 	mvn	r0, #0
 388:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 38c:	20200000 	eorcs	r0, r0, r0

00000390 <sw_uart_mk_helper>:
 390:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 394:	e24dd008 	sub	sp, sp, #8
 398:	e1a04000 	mov	r4, r0
 39c:	e1a06001 	mov	r6, r1
 3a0:	e1a07002 	mov	r7, r2
 3a4:	e1a05003 	mov	r5, r3
 3a8:	e59d8020 	ldr	r8, [sp, #32]
 3ac:	e1a00002 	mov	r0, r2
 3b0:	ebfffffe 	bl	0 <gpio_set_input>
 3b4:	e1a00006 	mov	r0, r6
 3b8:	ebfffffe 	bl	0 <gpio_set_output>
 3bc:	e3a01001 	mov	r1, #1
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <gpio_write>
 3c8:	e0020895 	mul	r2, r5, r8
 3cc:	e59f305c 	ldr	r3, [pc, #92]	; 430 <sw_uart_mk_helper+0xa0>
 3d0:	e0433005 	sub	r3, r3, r5
 3d4:	e1530002 	cmp	r3, r2
 3d8:	8a00000c 	bhi	410 <sw_uart_mk_helper+0x80>
 3dc:	e59f304c 	ldr	r3, [pc, #76]	; 430 <sw_uart_mk_helper+0xa0>
 3e0:	e0853003 	add	r3, r5, r3
 3e4:	e1530002 	cmp	r3, r2
 3e8:	3a000008 	bcc	410 <sw_uart_mk_helper+0x80>
 3ec:	e5c46000 	strb	r6, [r4]
 3f0:	e5c47001 	strb	r7, [r4, #1]
 3f4:	e5845004 	str	r5, [r4, #4]
 3f8:	e5848008 	str	r8, [r4, #8]
 3fc:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
 400:	e584300c 	str	r3, [r4, #12]
 404:	e1a00004 	mov	r0, r4
 408:	e28dd008 	add	sp, sp, #8
 40c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 410:	e59f301c 	ldr	r3, [pc, #28]	; 434 <sw_uart_mk_helper+0xa4>
 414:	e58d3000 	str	r3, [sp]
 418:	e3a03059 	mov	r3, #89	; 0x59
 41c:	e59f2014 	ldr	r2, [pc, #20]	; 438 <sw_uart_mk_helper+0xa8>
 420:	e59f1014 	ldr	r1, [pc, #20]	; 43c <sw_uart_mk_helper+0xac>
 424:	e59f0014 	ldr	r0, [pc, #20]	; 440 <sw_uart_mk_helper+0xb0>
 428:	ebfffffe 	bl	0 <printk>
 42c:	ebfffffe 	bl	0 <clean_reboot>
 430:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
 434:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 440:	0000000c 	andeq	r0, r0, ip

00000444 <sw_uart_get8>:
 444:	e92d4010 	push	{r4, lr}
 448:	e3e01000 	mvn	r1, #0
 44c:	ebfffffe 	bl	16c <sw_uart_get8_timeout>
 450:	e8bd8010 	pop	{r4, pc}

00000454 <sw_uart_putk>:
 454:	e92d4070 	push	{r4, r5, r6, lr}
 458:	e1a05000 	mov	r5, r0
 45c:	e1a04001 	mov	r4, r1
 460:	ea000002 	b	470 <sw_uart_putk+0x1c>
 464:	e1a00005 	mov	r0, r5
 468:	ebfffffe 	bl	0 <sw_uart_put8>
 46c:	e2844001 	add	r4, r4, #1
 470:	e5d41000 	ldrb	r1, [r4]
 474:	e3510000 	cmp	r1, #0
 478:	1afffff9 	bne	464 <sw_uart_putk+0x10>
 47c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000480 <sw_uart_gets>:
 480:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 484:	e1a08000 	mov	r8, r0
 488:	e1a05001 	mov	r5, r1
 48c:	e1a07002 	mov	r7, r2
 490:	e3a04000 	mov	r4, #0
 494:	ea000000 	b	49c <sw_uart_gets+0x1c>
 498:	e2844001 	add	r4, r4, #1
 49c:	e2473001 	sub	r3, r7, #1
 4a0:	e1a06004 	mov	r6, r4
 4a4:	e1530004 	cmp	r3, r4
 4a8:	9a000005 	bls	4c4 <sw_uart_gets+0x44>
 4ac:	e1a00008 	mov	r0, r8
 4b0:	ebfffffe 	bl	444 <sw_uart_get8>
 4b4:	e6ef0070 	uxtb	r0, r0
 4b8:	e7c50004 	strb	r0, [r5, r4]
 4bc:	e350000a 	cmp	r0, #10
 4c0:	1afffff4 	bne	498 <sw_uart_gets+0x18>
 4c4:	e2866001 	add	r6, r6, #1
 4c8:	e3a03000 	mov	r3, #0
 4cc:	e7c53006 	strb	r3, [r5, r6]
 4d0:	e1a00004 	mov	r0, r4
 4d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000004d8 <sw_uart_printk>:
 4d8:	e92d000e 	push	{r1, r2, r3}
 4dc:	e92d4030 	push	{r4, r5, lr}
 4e0:	e24ddf76 	sub	sp, sp, #472	; 0x1d8
 4e4:	e1a05000 	mov	r5, r0
 4e8:	e28d3f7a 	add	r3, sp, #488	; 0x1e8
 4ec:	e58d3008 	str	r3, [sp, #8]
 4f0:	e59d21e4 	ldr	r2, [sp, #484]	; 0x1e4
 4f4:	e3a01f73 	mov	r1, #460	; 0x1cc
 4f8:	e28d000c 	add	r0, sp, #12
 4fc:	ebfffffe 	bl	0 <va_printk>
 500:	e59f3048 	ldr	r3, [pc, #72]	; 550 <sw_uart_printk+0x78>
 504:	e1500003 	cmp	r0, r3
 508:	8a000008 	bhi	530 <sw_uart_printk+0x58>
 50c:	e1a04000 	mov	r4, r0
 510:	e28d100c 	add	r1, sp, #12
 514:	e1a00005 	mov	r0, r5
 518:	ebfffffe 	bl	454 <sw_uart_putk>
 51c:	e1a00004 	mov	r0, r4
 520:	e28ddf76 	add	sp, sp, #472	; 0x1d8
 524:	e8bd4030 	pop	{r4, r5, lr}
 528:	e28dd00c 	add	sp, sp, #12
 52c:	e12fff1e 	bx	lr
 530:	e59f301c 	ldr	r3, [pc, #28]	; 554 <sw_uart_printk+0x7c>
 534:	e58d3000 	str	r3, [sp]
 538:	e3a03090 	mov	r3, #144	; 0x90
 53c:	e59f2014 	ldr	r2, [pc, #20]	; 558 <sw_uart_printk+0x80>
 540:	e59f1014 	ldr	r1, [pc, #20]	; 55c <sw_uart_printk+0x84>
 544:	e59f0014 	ldr	r0, [pc, #20]	; 560 <sw_uart_printk+0x88>
 548:	ebfffffe 	bl	0 <printk>
 54c:	ebfffffe 	bl	0 <clean_reboot>
 550:	000001ca 	andeq	r0, r0, sl, asr #3
 554:	00000054 	andeq	r0, r0, r4, asr r0
 558:	00000014 	andeq	r0, r0, r4, lsl r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	0000000c 	andeq	r0, r0, ip

00000564 <sw_uart_write>:
 564:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 568:	e1a07000 	mov	r7, r0
 56c:	e1a06001 	mov	r6, r1
 570:	e1a05002 	mov	r5, r2
 574:	e3a04000 	mov	r4, #0
 578:	ea000003 	b	58c <sw_uart_write+0x28>
 57c:	e7d61004 	ldrb	r1, [r6, r4]
 580:	e1a00007 	mov	r0, r7
 584:	ebfffffe 	bl	0 <sw_uart_put8>
 588:	e2844001 	add	r4, r4, #1
 58c:	e1540005 	cmp	r4, r5
 590:	3afffff9 	bcc	57c <sw_uart_write+0x18>
 594:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000598 <sw_uart_read>:
 598:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 59c:	e1a07000 	mov	r7, r0
 5a0:	e1a06001 	mov	r6, r1
 5a4:	e1a05002 	mov	r5, r2
 5a8:	e3a04000 	mov	r4, #0
 5ac:	ea000003 	b	5c0 <sw_uart_read+0x28>
 5b0:	e1a00007 	mov	r0, r7
 5b4:	ebfffffe 	bl	444 <sw_uart_get8>
 5b8:	e7c60004 	strb	r0, [r6, r4]
 5bc:	e2844001 	add	r4, r4, #1
 5c0:	e1540005 	cmp	r4, r5
 5c4:	3afffff9 	bcc	5b0 <sw_uart_read+0x18>
 5c8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000005cc <sw_uart_read_timeout>:
 5cc:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 5d0:	e24dd00c 	sub	sp, sp, #12
 5d4:	e2526000 	subs	r6, r2, #0
 5d8:	0a00000e 	beq	618 <sw_uart_read_timeout+0x4c>
 5dc:	e1a07000 	mov	r7, r0
 5e0:	e1a09001 	mov	r9, r1
 5e4:	e1a08003 	mov	r8, r3
 5e8:	e3a04000 	mov	r4, #0
 5ec:	e1a05004 	mov	r5, r4
 5f0:	e1540006 	cmp	r4, r6
 5f4:	2a00000f 	bcs	638 <sw_uart_read_timeout+0x6c>
 5f8:	e1a01008 	mov	r1, r8
 5fc:	e1a00007 	mov	r0, r7
 600:	ebfffffe 	bl	16c <sw_uart_get8_timeout>
 604:	e3500000 	cmp	r0, #0
 608:	ba00000a 	blt	638 <sw_uart_read_timeout+0x6c>
 60c:	e7c90005 	strb	r0, [r9, r5]
 610:	e2844001 	add	r4, r4, #1
 614:	eafffff4 	b	5ec <sw_uart_read_timeout+0x20>
 618:	e59f3024 	ldr	r3, [pc, #36]	; 644 <sw_uart_read_timeout+0x78>
 61c:	e58d3000 	str	r3, [sp]
 620:	e3a030a6 	mov	r3, #166	; 0xa6
 624:	e59f201c 	ldr	r2, [pc, #28]	; 648 <sw_uart_read_timeout+0x7c>
 628:	e59f101c 	ldr	r1, [pc, #28]	; 64c <sw_uart_read_timeout+0x80>
 62c:	e59f001c 	ldr	r0, [pc, #28]	; 650 <sw_uart_read_timeout+0x84>
 630:	ebfffffe 	bl	0 <printk>
 634:	ebfffffe 	bl	0 <clean_reboot>
 638:	e1a00004 	mov	r0, r4
 63c:	e28dd00c 	add	sp, sp, #12
 640:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
 644:	00000068 	andeq	r0, r0, r8, rrx
 648:	00000024 	andeq	r0, r0, r4, lsr #32
 64c:	00000000 	andeq	r0, r0, r0
 650:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	752d7773 	strvc	r7, [sp, #-1907]!	; 0xfffff88d
   4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <sw_uart_read_timeout+0x1cc8f38>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	7a686d28 	bvc	1a1b4c8 <sw_uart_read_timeout+0x1a1aefc>
  24:	62202d20 	eorvs	r2, r0, #32, 26	; 0x800
  28:	29647561 	stmdbcs	r4!, {r0, r5, r6, r8, sl, ip, sp, lr}^
  2c:	203d3c20 	eorscs	r3, sp, r0, lsr #24
  30:	69726564 	ldmdbvs	r2!, {r2, r5, r6, r8, sl, sp, lr}^
  34:	20646576 	rsbcs	r6, r4, r6, ror r5
  38:	64202626 	strtvs	r2, [r0], #-1574	; 0xfffff9da
  3c:	76697265 	strbtvc	r7, [r9], -r5, ror #4
  40:	3c206465 	cfstrscc	mvf6, [r0], #-404	; 0xfffffe6c
  44:	6d28203d 	stcvs	0, cr2, [r8, #-244]!	; 0xffffff0c
  48:	2b207a68 	blcs	81e9f0 <sw_uart_read_timeout+0x81e424>
  4c:	75616220 	strbvc	r6, [r1, #-544]!	; 0xfffffde0
  50:	00002964 	andeq	r2, r0, r4, ror #18
  54:	3c207a73 			; <UNDEFINED> instruction: 0x3c207a73
  58:	7a697320 	bvc	1a5cce0 <sw_uart_read_timeout+0x1a5c714>
  5c:	20666f65 	rsbcs	r6, r6, r5, ror #30
  60:	2d667562 	cfstr64cs	mvdx7, [r6, #-392]!	; 0xfffffe78
  64:	00000031 	andeq	r0, r0, r1, lsr r0
  68:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  6c:	303e7365 	eorscc	r7, lr, r5, ror #6
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff895 <sw_uart_read_timeout+0xfffff2c9>
   4:	5f747261 	svcpl	0x00747261
   8:	685f6b6d 	ldmdavs	pc, {r0, r2, r3, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
   c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  10:	00000072 	andeq	r0, r0, r2, ror r0

00000014 <__FUNCTION__.1>:
  14:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff8a9 <sw_uart_read_timeout+0xfffff2dd>
  18:	5f747261 	svcpl	0x00747261
  1c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  20:	00006b74 	andeq	r6, r0, r4, ror fp

00000024 <__FUNCTION__.0>:
  24:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff8b9 <sw_uart_read_timeout+0xfffff2ed>
  28:	5f747261 	svcpl	0x00747261
  2c:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  30:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  34:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001835 	andeq	r1, r0, r5, lsr r8
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
      10:	00000d0c 	andeq	r0, r0, ip, lsl #26
      14:	00016b00 	andeq	r6, r1, r0, lsl #22
      18:	00000000 	andeq	r0, r0, r0
      1c:	00065400 	andeq	r5, r6, r0, lsl #8
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	78070403 	stmdavc	r7, {r0, r1, sl}
      30:	04000002 	streq	r0, [r0], #-2
      34:	0000002c 	andeq	r0, r0, ip, lsr #32
      38:	e2060103 	and	r0, r6, #-1073741824	; 0xc0000000
      3c:	03000000 	movweq	r0, #0
      40:	00260502 	eoreq	r0, r6, r2, lsl #10
      44:	04030000 	streq	r0, [r3], #-0
      48:	00011405 	andeq	r1, r1, r5, lsl #8
      4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
      50:	000000fc 	strdeq	r0, [r0], -ip
      54:	0000aa05 	andeq	sl, r0, r5, lsl #20
      58:	182e0300 	stmdane	lr!, {r8, r9}
      5c:	00000060 	andeq	r0, r0, r0, rrx
      60:	9f080103 	svcls	0x00080103
      64:	03000001 	movweq	r0, #1
      68:	02a80702 	adceq	r0, r8, #524288	; 0x80000
      6c:	6f050000 	svcvs	0x00050000
      70:	03000002 	movweq	r0, #2
      74:	007a1934 	rsbseq	r1, sl, r4, lsr r9
      78:	04030000 	streq	r0, [r3], #-0
      7c:	0002e907 	andeq	lr, r2, r7, lsl #18
      80:	07080300 	streq	r0, [r8, -r0, lsl #6]
      84:	00000258 	andeq	r0, r0, r8, asr r2
      88:	00950406 	addseq	r0, r5, r6, lsl #8
      8c:	01030000 	mrseq	r0, (UNDEF: 3)
      90:	0002c008 	andeq	ip, r2, r8
      94:	008e0700 	addeq	r0, lr, r0, lsl #14
      98:	10080000 	andne	r0, r8, r0
      9c:	e3091104 	movw	r1, #37124	; 0x9104
      a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      a4:	04007874 	streq	r7, [r0], #-2164	; 0xfffff78c
      a8:	00540d12 	subseq	r0, r4, r2, lsl sp
      ac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      b0:	04007872 	streq	r7, [r0], #-2162	; 0xfffff78e
      b4:	00541012 	subseq	r1, r4, r2, lsl r0
      b8:	0a010000 	beq	400c0 <sw_uart_read_timeout+0x3faf4>
      bc:	00000159 	andeq	r0, r0, r9, asr r1
      c0:	6e0e1304 	cdpvs	3, 0, cr1, cr14, cr4, {0}
      c4:	04000000 	streq	r0, [r0], #-0
      c8:	0002940a 	andeq	r9, r2, sl, lsl #8
      cc:	0e140400 	cfmulseq	mvf0, mvf4, mvf0
      d0:	0000006e 	andeq	r0, r0, lr, rrx
      d4:	00b20a08 	adcseq	r0, r2, r8, lsl #20
      d8:	15040000 	strne	r0, [r4, #-0]
      dc:	00006e0e 	andeq	r6, r0, lr, lsl #28
      e0:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
      e4:	00000325 	andeq	r0, r0, r5, lsr #6
      e8:	9a031604 	bls	c5900 <sw_uart_read_timeout+0xc5334>
      ec:	05000000 	streq	r0, [r0, #-0]
      f0:	0000032f 	andeq	r0, r0, pc, lsr #6
      f4:	fb1b2805 	blx	6ca112 <sw_uart_read_timeout+0x6c9b46>
      f8:	0b000000 	bleq	100 <.debug_info+0x100>
      fc:	0000010a 	andeq	r0, r0, sl, lsl #2
     100:	12000904 	andne	r0, r0, #4, 18	; 0x10000
     104:	0c000001 	stceq	0, cr0, [r0], {1}
     108:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
     10c:	00000112 	andeq	r0, r0, r2, lsl r1
     110:	040d0000 	streq	r0, [sp], #-0
     114:	00008405 	andeq	r8, r0, r5, lsl #8
     118:	18630500 	stmdane	r3!, {r8, sl}^
     11c:	000000ef 	andeq	r0, r0, pc, ror #1
     120:	0000bf0e 	andeq	fp, r0, lr, lsl #30
     124:	05a40100 	streq	r0, [r4, #256]!	; 0x100
     128:	00000025 	andeq	r0, r0, r5, lsr #32
     12c:	000005cc 	andeq	r0, r0, ip, asr #11
     130:	00000088 	andeq	r0, r0, r8, lsl #1
     134:	02229c01 	eoreq	r9, r2, #256	; 0x100
     138:	750f0000 	strvc	r0, [pc, #-0]	; 140 <.debug_info+0x140>
     13c:	25a40100 	strcs	r0, [r4, #256]!	; 0x100
     140:	00000222 	andeq	r0, r0, r2, lsr #4
     144:	0000000c 	andeq	r0, r0, ip
     148:	00000000 	andeq	r0, r0, r0
     14c:	74756f0f 	ldrbtvc	r6, [r5], #-3855	; 0xfffff0f1
     150:	31a40100 			; <UNDEFINED> instruction: 0x31a40100
     154:	00000228 	andeq	r0, r0, r8, lsr #4
     158:	00000068 	andeq	r0, r0, r8, rrx
     15c:	0000005c 	andeq	r0, r0, ip, asr r0
     160:	0002fb10 	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
     164:	1ea50100 	fdvnes	f0, f5, f0
     168:	0000006e 	andeq	r0, r0, lr, rrx
     16c:	000000c2 	andeq	r0, r0, r2, asr #1
     170:	000000b8 	strheq	r0, [r0], -r8
     174:	00033e10 	andeq	r3, r3, r0, lsl lr
     178:	2fa50100 	svccs	0x00a50100
     17c:	0000006e 	andeq	r0, r0, lr, rrx
     180:	00000110 	andeq	r0, r0, r0, lsl r1
     184:	00000104 	andeq	r0, r0, r4, lsl #2
     188:	00011d11 	andeq	r1, r1, r1, lsl sp
     18c:	00023e00 	andeq	r3, r2, r0, lsl #28
     190:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     194:	12000000 	andne	r0, r0, #0
     198:	a7010069 	strge	r0, [r1, -r9, rrx]
     19c:	00002509 	andeq	r2, r0, r9, lsl #10
     1a0:	00016600 	andeq	r6, r1, r0, lsl #12
     1a4:	00016000 	andeq	r6, r1, r0
     1a8:	05f81300 	ldrbeq	r1, [r8, #768]!	; 0x300
     1ac:	00180000 	andseq	r0, r8, r0
     1b0:	01df0000 	bicseq	r0, pc, r0
     1b4:	63120000 	tstvs	r2, #0
     1b8:	0da90100 	stfeqs	f0, [r9]
     1bc:	00000025 	andeq	r0, r0, r5, lsr #32
     1c0:	00000191 	muleq	r0, r1, r1
     1c4:	0000018f 	andeq	r0, r0, pc, lsl #3
     1c8:	00060414 	andeq	r0, r6, r4, lsl r4
     1cc:	0006bf00 	andeq	fp, r6, r0, lsl #30
     1d0:	50011500 	andpl	r1, r1, r0, lsl #10
     1d4:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
     1d8:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
     1dc:	16000000 	strne	r0, [r0], -r0
     1e0:	00000634 	andeq	r0, r0, r4, lsr r6
     1e4:	000017e4 	andeq	r1, r0, r4, ror #15
     1e8:	00000218 	andeq	r0, r0, r8, lsl r2
     1ec:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
     1f0:	00000c03 	andeq	r0, r0, r3, lsl #24
     1f4:	51011500 	tstpl	r1, r0, lsl #10
     1f8:	00000305 	andeq	r0, r0, r5, lsl #6
     1fc:	01150000 	tsteq	r5, r0
     200:	24030552 	strcs	r0, [r3], #-1362	; 0xfffffaae
     204:	15000000 	strne	r0, [r0, #-0]
     208:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     20c:	7d0215a6 	cfstr32vc	mvfx1, [r2, #-664]	; 0xfffffd68
     210:	68030500 	stmdavs	r3, {r8, sl}
     214:	00000000 	andeq	r0, r0, r0
     218:	00063817 	andeq	r3, r6, r7, lsl r8
     21c:	0017f000 	andseq	pc, r7, r0
     220:	04060000 	streq	r0, [r6], #-0
     224:	000000e3 	andeq	r0, r0, r3, ror #1
     228:	00540406 	subseq	r0, r4, r6, lsl #8
     22c:	95180000 	ldrls	r0, [r8, #-0]
     230:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     234:	19000002 	stmdbne	r0, {r1}
     238:	0000002c 	andeq	r0, r0, ip, lsr #32
     23c:	2e070014 	mcrcs	0, 0, r0, cr7, cr4, {0}
     240:	1a000002 	bne	250 <.debug_info+0x250>
     244:	0000012a 	andeq	r0, r0, sl, lsr #2
     248:	98069b01 	stmdals	r6, {r0, r8, r9, fp, ip, pc}
     24c:	34000005 	strcc	r0, [r0], #-5
     250:	01000000 	mrseq	r0, (UNDEF: 0)
     254:	0002c29c 	muleq	r2, ip, r2
     258:	007f1000 	rsbseq	r1, pc, r0
     25c:	9b010000 	blls	40264 <sw_uart_read_timeout+0x3fc98>
     260:	0002221e 	andeq	r2, r2, lr, lsl r2
     264:	0001a800 	andeq	sl, r1, r0, lsl #16
     268:	0001a400 	andeq	sl, r1, r0, lsl #8
     26c:	756f0f00 	strbvc	r0, [pc, #-3840]!	; fffff374 <sw_uart_read_timeout+0xffffeda8>
     270:	9b010074 	blls	40448 <sw_uart_read_timeout+0x3fe7c>
     274:	0002282d 	andeq	r2, r2, sp, lsr #16
     278:	0001ca00 	andeq	ip, r1, r0, lsl #20
     27c:	0001c600 	andeq	ip, r1, r0, lsl #12
     280:	02fb1000 	rscseq	r1, fp, #0
     284:	9b010000 	blls	4028c <sw_uart_read_timeout+0x3fcc0>
     288:	00002c3b 	andeq	r2, r0, fp, lsr ip
     28c:	0001ec00 	andeq	lr, r1, r0, lsl #24
     290:	0001e800 	andeq	lr, r1, r0, lsl #16
     294:	05a81b00 	streq	r1, [r8, #2816]!	; 0xb00
     298:	00240000 	eoreq	r0, r4, r0
     29c:	69120000 	ldmdbvs	r2, {}	; <UNPREDICTABLE>
     2a0:	129c0100 	addsne	r0, ip, #0, 2
     2a4:	0000002c 	andeq	r0, r0, ip, lsr #32
     2a8:	0000020e 	andeq	r0, r0, lr, lsl #4
     2ac:	0000020a 	andeq	r0, r0, sl, lsl #4
     2b0:	0005b814 	andeq	fp, r5, r4, lsl r8
     2b4:	00053b00 	andeq	r3, r5, r0, lsl #22
     2b8:	50011500 	andpl	r1, r1, r0, lsl #10
     2bc:	00007702 	andeq	r7, r0, r2, lsl #14
     2c0:	581a0000 	ldmdapl	sl, {}	; <UNPREDICTABLE>
     2c4:	01000003 	tsteq	r0, r3
     2c8:	05640695 	strbeq	r0, [r4, #-1685]!	; 0xfffff96b
     2cc:	00340000 	eorseq	r0, r4, r0
     2d0:	9c010000 	stcls	0, cr0, [r1], {-0}
     2d4:	00000341 	andeq	r0, r0, r1, asr #6
     2d8:	00007f10 	andeq	r7, r0, r0, lsl pc
     2dc:	1f950100 	svcne	0x00950100
     2e0:	00000222 	andeq	r0, r0, r2, lsr #4
     2e4:	00000231 	andeq	r0, r0, r1, lsr r2
     2e8:	0000022d 	andeq	r0, r0, sp, lsr #4
     2ec:	74756f0f 	ldrbtvc	r6, [r5], #-3855	; 0xfffff0f1
     2f0:	2e950100 	fmlcss	f0, f5, f0
     2f4:	00000228 	andeq	r0, r0, r8, lsr #4
     2f8:	00000253 	andeq	r0, r0, r3, asr r2
     2fc:	0000024f 	andeq	r0, r0, pc, asr #4
     300:	0002fb10 	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
     304:	3c950100 	ldfccs	f0, [r5], {0}
     308:	0000002c 	andeq	r0, r0, ip, lsr #32
     30c:	00000275 	andeq	r0, r0, r5, ror r2
     310:	00000271 	andeq	r0, r0, r1, ror r2
     314:	0005741b 	andeq	r7, r5, fp, lsl r4
     318:	00002400 	andeq	r2, r0, r0, lsl #8
     31c:	00691200 	rsbeq	r1, r9, r0, lsl #4
     320:	2c129601 	ldccs	6, cr9, [r2], {1}
     324:	97000000 	strls	r0, [r0, -r0]
     328:	93000002 	movwls	r0, #2
     32c:	14000002 	strne	r0, [r0], #-2
     330:	00000588 	andeq	r0, r0, r8, lsl #11
     334:	00000e45 	andeq	r0, r0, r5, asr #28
     338:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
     33c:	00000077 	andeq	r0, r0, r7, ror r0
     340:	00170e00 	andseq	r0, r7, r0, lsl #28
     344:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
     348:	00002505 	andeq	r2, r0, r5, lsl #10
     34c:	0004d800 	andeq	sp, r4, r0, lsl #16
     350:	00008c00 	andeq	r8, r0, r0, lsl #24
     354:	489c0100 	ldmmi	ip, {r8}
     358:	10000004 	andne	r0, r0, r4
     35c:	0000007f 	andeq	r0, r0, pc, ror r0
     360:	221f8901 	andscs	r8, pc, #16384	; 0x4000
     364:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
     368:	b6000002 	strlt	r0, [r0], -r2
     36c:	1c000002 	stcne	0, cr0, [r0], {2}
     370:	00746d66 	rsbseq	r6, r4, r6, ror #26
     374:	88318901 	ldmdahi	r1!, {r0, r8, fp, pc}
     378:	02000000 	andeq	r0, r0, #0
     37c:	1e1d7491 	cfcmpsne	r7, mvf13, mvf1
     380:	00667562 	rsbeq	r7, r6, r2, ror #10
     384:	480a8a01 	stmdami	sl, {r0, r9, fp, pc}
     388:	03000004 	movweq	r0, #4
     38c:	1f7c9c91 	svcne	0x007c9c91
     390:	0000028f 	andeq	r0, r0, pc, lsl #5
     394:	140d8c01 	strne	r8, [sp], #-3073	; 0xfffff3ff
     398:	03000001 	movweq	r0, #1
     39c:	127c9891 	rsbsne	r9, ip, #9502720	; 0x910000
     3a0:	01007a73 	tsteq	r0, r3, ror sl
     3a4:	00250d8e 	eoreq	r0, r5, lr, lsl #27
     3a8:	02fb0000 	rscseq	r0, fp, #0
     3ac:	02f50000 	rscseq	r0, r5, #0
     3b0:	1d110000 	ldcne	0, cr0, [r1, #-0]
     3b4:	69000001 	stmdbvs	r0, {r0}
     3b8:	05000004 	streq	r0, [r0, #-4]
     3bc:	00001403 	andeq	r1, r0, r3, lsl #8
     3c0:	05001600 	streq	r1, [r0, #-1536]	; 0xfffffa00
     3c4:	17fc0000 	ldrbne	r0, [ip, r0]!
     3c8:	03ea0000 	mvneq	r0, #0
     3cc:	01150000 	tsteq	r5, r0
     3d0:	fc910350 	ldc2	3, cr0, [r1], {80}	; 0x50
     3d4:	5101157b 	tstpl	r1, fp, ror r5
     3d8:	01cc0a03 	biceq	r0, ip, r3, lsl #20
     3dc:	03520115 	cmpeq	r2, #1073741829	; 0x40000005
     3e0:	15065491 	strne	r5, [r6, #-1169]	; 0xfffffb6f
     3e4:	91025301 	tstls	r2, r1, lsl #6
     3e8:	1c160058 	ldcne	0, cr0, [r6], {88}	; 0x58
     3ec:	ec000005 	stc	0, cr0, [r0], {5}
     3f0:	05000004 	streq	r0, [r0, #-4]
     3f4:	15000004 	strne	r0, [r0, #-4]
     3f8:	75025001 	strvc	r5, [r2, #-1]
     3fc:	51011500 	tstpl	r1, r0, lsl #10
     400:	7bfc9103 	blvc	fff24814 <sw_uart_read_timeout+0xfff24248>
     404:	054c1600 	strbeq	r1, [ip, #-1536]	; 0xfffffa00
     408:	17e40000 	strbne	r0, [r4, r0]!
     40c:	043e0000 	ldrteq	r0, [lr], #-0
     410:	01150000 	tsteq	r5, r0
     414:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
     418:	15000000 	strne	r0, [r0, #-0]
     41c:	03055101 	movweq	r5, #20737	; 0x5101
     420:	00000000 	andeq	r0, r0, r0
     424:	05520115 	ldrbeq	r0, [r2, #-277]	; 0xfffffeeb
     428:	00001403 	andeq	r1, r0, r3, lsl #8
     42c:	53011500 	movwpl	r1, #5376	; 0x1500
     430:	15900802 	ldrne	r0, [r0, #2050]	; 0x802
     434:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     438:	00005403 	andeq	r5, r0, r3, lsl #8
     43c:	50170000 	andspl	r0, r7, r0
     440:	f0000005 			; <UNDEFINED> instruction: 0xf0000005
     444:	00000017 	andeq	r0, r0, r7, lsl r0
     448:	00008e18 	andeq	r8, r0, r8, lsl lr
     44c:	00045900 	andeq	r5, r4, r0, lsl #18
     450:	002c2000 	eoreq	r2, ip, r0
     454:	01cb0000 	biceq	r0, fp, r0
     458:	00951800 	addseq	r1, r5, r0, lsl #16
     45c:	04690000 	strbteq	r0, [r9], #-0
     460:	2c190000 	ldccs	0, cr0, [r9], {-0}
     464:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     468:	04590700 	ldrbeq	r0, [r9], #-1792	; 0xfffff900
     46c:	dc0e0000 	stcle	0, cr0, [lr], {-0}
     470:	01000002 	tsteq	r0, r2
     474:	00250579 	eoreq	r0, r5, r9, ror r5
     478:	04800000 	streq	r0, [r0], #0
     47c:	00580000 	subseq	r0, r8, r0
     480:	9c010000 	stcls	0, cr0, [r1], {-0}
     484:	000004e6 	andeq	r0, r0, r6, ror #9
     488:	00007f10 	andeq	r7, r0, r0, lsl pc
     48c:	1d790100 	ldfnee	f0, [r9, #-0]
     490:	00000222 	andeq	r0, r0, r2, lsr #4
     494:	00000328 	andeq	r0, r0, r8, lsr #6
     498:	00000324 	andeq	r0, r0, r4, lsr #6
     49c:	006e690f 	rsbeq	r6, lr, pc, lsl #18
     4a0:	e6297901 	strt	r7, [r9], -r1, lsl #18
     4a4:	4a000004 	bmi	4bc <.debug_info+0x4bc>
     4a8:	46000003 	strmi	r0, [r0], -r3
     4ac:	10000003 	andne	r0, r0, r3
     4b0:	000002fb 	strdeq	r0, [r0], -fp
     4b4:	2c367901 			; <UNDEFINED> instruction: 0x2c367901
     4b8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4bc:	68000003 	stmdavs	r0, {r0, r1}
     4c0:	12000003 	andne	r0, r0, #3
     4c4:	7a010069 	bvc	40670 <sw_uart_read_timeout+0x400a4>
     4c8:	00002509 	andeq	r2, r0, r9, lsl #10
     4cc:	00038e00 	andeq	r8, r3, r0, lsl #28
     4d0:	00038a00 	andeq	r8, r3, r0, lsl #20
     4d4:	04b41400 	ldrteq	r1, [r4], #1024	; 0x400
     4d8:	053b0000 	ldreq	r0, [fp, #-0]!
     4dc:	01150000 	tsteq	r5, r0
     4e0:	00780250 	rsbseq	r0, r8, r0, asr r2
     4e4:	04060000 	streq	r0, [r6], #-0
     4e8:	0000008e 	andeq	r0, r0, lr, lsl #1
     4ec:	0000721a 	andeq	r7, r0, sl, lsl r2
     4f0:	06730100 	ldrbteq	r0, [r3], -r0, lsl #2
     4f4:	00000454 	andeq	r0, r0, r4, asr r4
     4f8:	0000002c 	andeq	r0, r0, ip, lsr #32
     4fc:	053b9c01 	ldreq	r9, [fp, #-3073]!	; 0xfffff3ff
     500:	7f100000 	svcvc	0x00100000
     504:	01000000 	mrseq	r0, (UNDEF: 0)
     508:	02221e73 	eoreq	r1, r2, #1840	; 0x730
     50c:	03b10000 			; <UNDEFINED> instruction: 0x03b10000
     510:	03ad0000 			; <UNDEFINED> instruction: 0x03ad0000
     514:	6d0f0000 	stcvs	0, cr0, [pc, #-0]	; 51c <.debug_info+0x51c>
     518:	01006773 	tsteq	r0, r3, ror r7
     51c:	00883073 	addeq	r3, r8, r3, ror r0
     520:	03d30000 	bicseq	r0, r3, #0
     524:	03cf0000 	biceq	r0, pc, #0
     528:	6c140000 	ldcvs	0, cr0, [r4], {-0}
     52c:	45000004 	strmi	r0, [r0, #-4]
     530:	1500000e 	strne	r0, [r0, #-14]
     534:	75025001 	strvc	r5, [r2, #-1]
     538:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     53c:	0000015e 	andeq	r0, r0, lr, asr r1
     540:	25056e01 	strcs	r6, [r5, #-3585]	; 0xfffff1ff
     544:	44000000 	strmi	r0, [r0], #-0
     548:	10000004 	andne	r0, r0, r4
     54c:	01000000 	mrseq	r0, (UNDEF: 0)
     550:	0005819c 	muleq	r5, ip, r1
     554:	007f1000 	rsbseq	r1, pc, r0
     558:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     55c:	0002221d 	andeq	r2, r2, sp, lsl r2
     560:	0003f500 	andeq	pc, r3, r0, lsl #10
     564:	0003f100 	andeq	pc, r3, r0, lsl #2
     568:	04501400 	ldrbeq	r1, [r0], #-1024	; 0xfffffc00
     56c:	06bf0000 	ldrteq	r0, [pc], r0
     570:	01150000 	tsteq	r5, r0
     574:	01f30350 	mvnseq	r0, r0, asr r3
     578:	51011550 	tstpl	r1, r0, asr r5
     57c:	00ff0902 	rscseq	r0, pc, r2, lsl #18
     580:	008c0e00 	addeq	r0, ip, r0, lsl #28
     584:	4c010000 	stcmi	0, cr0, [r1], {-0}
     588:	0000e30b 	andeq	lr, r0, fp, lsl #6
     58c:	00039000 	andeq	r9, r3, r0
     590:	0000b400 	andeq	fp, r0, r0, lsl #8
     594:	aa9c0100 	bge	fe70099c <sw_uart_read_timeout+0xfe7003d0>
     598:	0f000006 	svceq	0x00000006
     59c:	01007874 	tsteq	r0, r4, ror r8
     5a0:	002c264c 	eoreq	r2, ip, ip, asr #12
     5a4:	041a0000 	ldreq	r0, [sl], #-0
     5a8:	04160000 	ldreq	r0, [r6], #-0
     5ac:	720f0000 	andvc	r0, pc, #0
     5b0:	4c010078 	stcmi	0, cr0, [r1], {120}	; 0x78
     5b4:	00002c33 	andeq	r2, r0, r3, lsr ip
     5b8:	00043c00 	andeq	r3, r4, r0, lsl #24
     5bc:	00043800 	andeq	r3, r4, r0, lsl #16
     5c0:	01591000 	cmpeq	r9, r0
     5c4:	4d010000 	stcmi	0, cr0, [r1, #-0]
     5c8:	00002c12 	andeq	r2, r0, r2, lsl ip
     5cc:	00045e00 	andeq	r5, r4, r0, lsl #28
     5d0:	00045a00 	andeq	r5, r4, r0, lsl #20
     5d4:	009e2100 	addseq	r2, lr, r0, lsl #2
     5d8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     5dc:	00002c12 	andeq	r2, r0, r2, lsl ip
     5e0:	00910200 	addseq	r0, r1, r0, lsl #4
     5e4:	0000b221 	andeq	fp, r0, r1, lsr #4
     5e8:	124f0100 	subne	r0, pc, #0, 2
     5ec:	0000002c 	andeq	r0, r0, ip, lsr #32
     5f0:	22049102 	andcs	r9, r4, #-2147483648	; 0x80000000
     5f4:	007a686d 	rsbseq	r6, sl, sp, ror #16
     5f8:	2c0e5701 	stccs	7, cr5, [lr], {1}
     5fc:	00000000 	andeq	r0, r0, r0
     600:	2329b927 			; <UNDEFINED> instruction: 0x2329b927
     604:	00000366 	andeq	r0, r0, r6, ror #6
     608:	2c0e5801 	stccs	8, cr5, [lr], {1}
     60c:	80000000 	andhi	r0, r0, r0
     610:	7c000004 	stcvc	0, cr0, [r0], {4}
     614:	11000004 	tstne	r0, r4
     618:	0000011d 	andeq	r0, r0, sp, lsl r1
     61c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
     620:	00000305 	andeq	r0, r0, r5, lsl #6
     624:	b4160000 	ldrlt	r0, [r6], #-0
     628:	08000003 	stmdaeq	r0, {r0, r1}
     62c:	3a000018 	bcc	694 <.debug_info+0x694>
     630:	15000006 	strne	r0, [r0, #-6]
     634:	77025001 	strvc	r5, [r2, -r1]
     638:	bc160000 	ldclt	0, cr0, [r6], {-0}
     63c:	14000003 	strne	r0, [r0], #-3
     640:	4e000018 	mcrmi	0, 0, r0, cr0, cr8, {0}
     644:	15000006 	strne	r0, [r0, #-6]
     648:	76025001 	strvc	r5, [r2], -r1
     64c:	c8160000 	ldmdagt	r6, {}	; <UNPREDICTABLE>
     650:	20000003 	andcs	r0, r0, r3
     654:	67000018 	smladvs	r0, r8, r0, r0
     658:	15000006 	strne	r0, [r0, #-6]
     65c:	76025001 	strvc	r5, [r2], -r1
     660:	51011500 	tstpl	r1, r0, lsl #10
     664:	16003101 	strne	r3, [r0], -r1, lsl #2
     668:	0000042c 	andeq	r0, r0, ip, lsr #8
     66c:	000017e4 	andeq	r1, r0, r4, ror #15
     670:	000006a0 	andeq	r0, r0, r0, lsr #13
     674:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
     678:	00000c03 	andeq	r0, r0, r3, lsl #24
     67c:	51011500 	tstpl	r1, r0, lsl #10
     680:	00000305 	andeq	r0, r0, r5, lsl #6
     684:	01150000 	tsteq	r5, r0
     688:	00030552 	andeq	r0, r3, r2, asr r5
     68c:	15000000 	strne	r0, [r0, #-0]
     690:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     694:	7d021559 	cfstr32vc	mvfx1, [r2, #-356]	; 0xfffffe9c
     698:	20030500 	andcs	r0, r3, r0, lsl #10
     69c:	00000000 	andeq	r0, r0, r0
     6a0:	00043017 	andeq	r3, r4, r7, lsl r0
     6a4:	0017f000 	andseq	pc, r7, r0
     6a8:	95180000 	ldrls	r0, [r8, #-0]
     6ac:	ba000000 	blt	6b4 <.debug_info+0x6b4>
     6b0:	19000006 	stmdbne	r0, {r1, r2}
     6b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     6b8:	aa070011 	bge	1c0704 <sw_uart_read_timeout+0x1c0138>
     6bc:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
     6c0:	00000144 	andeq	r0, r0, r4, asr #2
     6c4:	25052501 	strcs	r2, [r5, #-1281]	; 0xfffffaff
     6c8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     6cc:	24000001 	strcs	r0, [r0], #-1
     6d0:	01000002 	tsteq	r0, r2
     6d4:	000e459c 	muleq	lr, ip, r5
     6d8:	007f1000 	rsbseq	r1, pc, r0
     6dc:	25010000 	strcs	r0, [r1, #-0]
     6e0:	00022225 	andeq	r2, r2, r5, lsr #4
     6e4:	0004ab00 	andeq	sl, r4, r0, lsl #22
     6e8:	0004a300 	andeq	sl, r4, r0, lsl #6
     6ec:	00001000 	andeq	r1, r0, r0
     6f0:	25010000 	strcs	r0, [r1, #-0]
     6f4:	00006e34 	andeq	r6, r0, r4, lsr lr
     6f8:	0004eb00 	andeq	lr, r4, r0, lsl #22
     6fc:	0004df00 	andeq	sp, r4, r0, lsl #30
     700:	78721200 	ldmdavc	r2!, {r9, ip}^
     704:	08260100 	stmdaeq	r6!, {r8}
     708:	00000025 	andeq	r0, r0, r5, lsr #32
     70c:	0000053f 	andeq	r0, r0, pc, lsr r5
     710:	0000053b 	andeq	r0, r0, fp, lsr r5
     714:	01007312 	tsteq	r0, r2, lsl r3
     718:	002c0e2d 	eoreq	r0, ip, sp, lsr #28
     71c:	055f0000 	ldrbeq	r0, [pc, #-0]	; 724 <.debug_info+0x724>
     720:	055d0000 	ldrbeq	r0, [sp, #-0]
     724:	75120000 	ldrvc	r0, [r2, #-0]
     728:	0e2f0100 	sufeqe	f0, f7, f0
     72c:	0000006e 	andeq	r0, r0, lr, rrx
     730:	00000576 	andeq	r0, r0, r6, ror r5
     734:	00000572 	andeq	r0, r0, r2, ror r5
     738:	01006e12 	tsteq	r0, r2, lsl lr
     73c:	002c0e30 	eoreq	r0, ip, r0, lsr lr
     740:	05990000 	ldreq	r0, [r9]
     744:	05950000 	ldreq	r0, [r5]
     748:	63120000 	tstvs	r2, #0
     74c:	0e310100 	rsfeqs	f0, f1, f0
     750:	0000002c 	andeq	r0, r0, ip, lsr #32
     754:	000005c2 	andeq	r0, r0, r2, asr #11
     758:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     75c:	0001d413 	andeq	sp, r1, r3, lsl r4
     760:	00000400 	andeq	r0, r0, r0, lsl #8
     764:	00077e00 	andeq	r7, r7, r0, lsl #28
     768:	004e2300 	subeq	r2, lr, r0, lsl #6
     76c:	2d010000 	stccs	0, cr0, [r1, #-0]
     770:	00002c12 	andeq	r2, r0, r2, lsl ip
     774:	0005ee00 	andeq	lr, r5, r0, lsl #28
     778:	0005ec00 	andeq	lr, r5, r0, lsl #24
     77c:	90240000 	eorls	r0, r4, r0
     780:	78000016 	stmdavc	r0, {r1, r2, r4}
     784:	02000001 	andeq	r0, r0, #1
     788:	00000000 	andeq	r0, r0, r0
     78c:	0c2a0100 	stfeqs	f0, [sl], #-0
     790:	00000877 	andeq	r0, r0, r7, ror r8
     794:	0016b725 	andseq	fp, r6, r5, lsr #14
     798:	00060900 	andeq	r0, r6, r0, lsl #18
     79c:	00060100 	andeq	r0, r6, r0, lsl #2
     7a0:	16ad2500 	strtne	r2, [sp], r0, lsl #10
     7a4:	06410000 	strbeq	r0, [r1], -r0
     7a8:	063d0000 	ldrteq	r0, [sp], -r0
     7ac:	a1250000 			; <UNDEFINED> instruction: 0xa1250000
     7b0:	65000016 	strvs	r0, [r0, #-22]	; 0xffffffea
     7b4:	61000006 	tstvs	r0, r6
     7b8:	26000006 	strcs	r0, [r0], -r6
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	0016c327 	andseq	ip, r6, r7, lsr #6
     7c4:	00068700 	andeq	r8, r6, r0, lsl #14
     7c8:	00068300 	andeq	r8, r6, r0, lsl #6
     7cc:	171c2800 	ldrne	r2, [ip, -r0, lsl #16]
     7d0:	01780000 	cmneq	r8, r0
     7d4:	00040000 	andeq	r0, r4, r0
     7d8:	00000178 	andeq	r0, r0, r8, ror r1
     7dc:	00000010 	andeq	r0, r0, r0, lsl r0
     7e0:	14084102 	strne	r4, [r8], #-258	; 0xfffffefe
     7e4:	25000008 	strcs	r0, [r0, #-8]
     7e8:	0000172d 	andeq	r1, r0, sp, lsr #14
     7ec:	000006a7 	andeq	r0, r0, r7, lsr #13
     7f0:	000006a5 	andeq	r0, r0, r5, lsr #13
     7f4:	00173929 	andseq	r3, r7, r9, lsr #18
     7f8:	20000000 	andcs	r0, r0, r0
     7fc:	17452920 	strbne	r2, [r5, -r0, lsr #18]
     800:	00340000 	eorseq	r0, r4, r0
     804:	51272020 			; <UNDEFINED> instruction: 0x51272020
     808:	bc000017 	stclt	0, cr0, [r0], {23}
     80c:	ba000006 	blt	82c <.debug_info+0x82c>
     810:	00000006 	andeq	r0, r0, r6
     814:	00171c28 	andseq	r1, r7, r8, lsr #24
     818:	00019c00 	andeq	r9, r1, r0, lsl #24
     81c:	9c000200 	sfmls	f0, 4, [r0], {-0}
     820:	0c000001 	stceq	0, cr0, [r0], {1}
     824:	02000000 	andeq	r0, r0, #0
     828:	08630c46 	stmdaeq	r3!, {r1, r2, r6, sl, fp}^
     82c:	2d250000 	stccs	0, cr0, [r5, #-0]
     830:	d1000017 	tstle	r0, r7, lsl r0
     834:	cf000006 	svcgt	0x00000006
     838:	27000006 	strcs	r0, [r0, -r6]
     83c:	00001739 	andeq	r1, r0, r9, lsr r7
     840:	000006e8 	andeq	r0, r0, r8, ror #13
     844:	000006e4 	andeq	r0, r0, r4, ror #13
     848:	00174527 	andseq	r4, r7, r7, lsr #10
     84c:	00071400 	andeq	r1, r7, r0, lsl #8
     850:	00071000 	andeq	r1, r7, r0
     854:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     858:	073e0000 	ldreq	r0, [lr, -r0]!
     85c:	073c0000 	ldreq	r0, [ip, -r0]!
     860:	17000000 	strne	r0, [r0, -r0]
     864:	00000198 	muleq	r0, r8, r1
     868:	0000182c 	andeq	r1, r0, ip, lsr #16
     86c:	0001b417 	andeq	fp, r1, r7, lsl r4
     870:	00182c00 	andseq	r2, r8, r0, lsl #24
     874:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     878:	000017a4 	andeq	r1, r0, r4, lsr #15
     87c:	000001e4 	andeq	r0, r0, r4, ror #3
     880:	01e40000 	mvneq	r0, r0
     884:	00100000 	andseq	r0, r0, r0
     888:	34010000 	strcc	r0, [r1], #-0
     88c:	0008d405 	andeq	sp, r8, r5, lsl #8
     890:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     894:	07530000 	ldrbeq	r0, [r3, -r0]
     898:	07510000 	ldrbeq	r0, [r1, -r0]
     89c:	b5250000 	strlt	r0, [r5, #-0]!
     8a0:	68000017 	stmdavs	r0, {r0, r1, r2, r4}
     8a4:	66000007 	strvs	r0, [r0], -r7
     8a8:	27000007 	strcs	r0, [r0, -r7]
     8ac:	000017cb 	andeq	r1, r0, fp, asr #15
     8b0:	0000077d 	andeq	r0, r0, sp, ror r7
     8b4:	0000077b 	andeq	r0, r0, fp, ror r7
     8b8:	0017d52a 	andseq	sp, r7, sl, lsr #10
     8bc:	0001e400 	andeq	lr, r1, r0, lsl #8
     8c0:	00000400 	andeq	r0, r0, r0, lsl #8
     8c4:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     8c8:	07920000 	ldreq	r0, [r2, r0]
     8cc:	07900000 	ldreq	r0, [r0, r0]
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	00171c28 	andseq	r1, r7, r8, lsr #24
     8d8:	0001f400 	andeq	pc, r1, r0, lsl #8
     8dc:	f4000300 	vst2.8	{d0-d3}, [r0], r0
     8e0:	14000001 	strne	r0, [r0], #-1
     8e4:	01000000 	mrseq	r0, (UNDEF: 0)
     8e8:	09231c35 	stmdbeq	r3!, {r0, r2, r4, r5, sl, fp, ip}
     8ec:	2d250000 	stccs	0, cr0, [r5, #-0]
     8f0:	a7000017 	smladge	r0, r7, r0, r0
     8f4:	a5000007 	strge	r0, [r0, #-7]
     8f8:	27000007 	strcs	r0, [r0, -r7]
     8fc:	00001739 	andeq	r1, r0, r9, lsr r7
     900:	000007c1 	andeq	r0, r0, r1, asr #15
     904:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
     908:	00174527 	andseq	r4, r7, r7, lsr #10
     90c:	0007db00 	andeq	sp, r7, r0, lsl #22
     910:	0007d900 	andeq	sp, r7, r0, lsl #18
     914:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     918:	07f50000 	ldrbeq	r0, [r5, r0]!
     91c:	07f30000 	ldrbeq	r0, [r3, r0]!
     920:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     924:	000017a4 	andeq	r1, r0, r4, lsr #15
     928:	0000020c 	andeq	r0, r0, ip, lsl #4
     92c:	020c0000 	andeq	r0, ip, #0
     930:	00100000 	andseq	r0, r0, r0
     934:	36010000 	strcc	r0, [r1], -r0
     938:	00098005 	andeq	r8, r9, r5
     93c:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     940:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
     944:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
     948:	b5250000 	strlt	r0, [r5, #-0]!
     94c:	1f000017 	svcne	0x00000017
     950:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
     954:	27000008 	strcs	r0, [r0, -r8]
     958:	000017cb 	andeq	r1, r0, fp, asr #15
     95c:	00000834 	andeq	r0, r0, r4, lsr r8
     960:	00000832 	andeq	r0, r0, r2, lsr r8
     964:	0017d52a 	andseq	sp, r7, sl, lsr #10
     968:	00020c00 	andeq	r0, r2, r0, lsl #24
     96c:	00000400 	andeq	r0, r0, r0, lsl #8
     970:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     974:	08490000 	stmdaeq	r9, {}^	; <UNPREDICTABLE>
     978:	08470000 	stmdaeq	r7, {}^	; <UNPREDICTABLE>
     97c:	00000000 	andeq	r0, r0, r0
     980:	00171c28 	andseq	r1, r7, r8, lsr #24
     984:	00021c00 	andeq	r1, r2, r0, lsl #24
     988:	1c000300 	stcne	3, cr0, [r0], {-0}
     98c:	0c000002 	stceq	0, cr0, [r0], {2}
     990:	01000000 	mrseq	r0, (UNDEF: 0)
     994:	09c70a37 	stmibeq	r7, {r0, r1, r2, r4, r5, r9, fp}^
     998:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     99c:	27000017 	smladcs	r0, r7, r0, r0
     9a0:	00001739 	andeq	r1, r0, r9, lsr r7
     9a4:	0000085e 	andeq	r0, r0, lr, asr r8
     9a8:	0000085c 	andeq	r0, r0, ip, asr r8
     9ac:	00174527 	andseq	r4, r7, r7, lsr #10
     9b0:	00087800 	andeq	r7, r8, r0, lsl #16
     9b4:	00087600 	andeq	r7, r8, r0, lsl #12
     9b8:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     9bc:	08920000 	ldmeq	r2, {}	; <UNPREDICTABLE>
     9c0:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
     9c4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     9c8:	000017a4 	andeq	r1, r0, r4, lsr #15
     9cc:	0000023c 	andeq	r0, r0, ip, lsr r2
     9d0:	023c0000 	eorseq	r0, ip, #0
     9d4:	00100000 	andseq	r0, r0, r0
     9d8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
     9dc:	000a2405 	andeq	r2, sl, r5, lsl #8
     9e0:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     9e4:	08a70000 	stmiaeq	r7!, {}	; <UNPREDICTABLE>
     9e8:	08a50000 	stmiaeq	r5!, {}	; <UNPREDICTABLE>
     9ec:	b5250000 	strlt	r0, [r5, #-0]!
     9f0:	bc000017 	stclt	0, cr0, [r0], {23}
     9f4:	ba000008 	blt	a1c <.debug_info+0xa1c>
     9f8:	27000008 	strcs	r0, [r0, -r8]
     9fc:	000017cb 	andeq	r1, r0, fp, asr #15
     a00:	000008d1 	ldrdeq	r0, [r0], -r1
     a04:	000008cf 	andeq	r0, r0, pc, asr #17
     a08:	0017d52a 	andseq	sp, r7, sl, lsr #10
     a0c:	00023c00 	andeq	r3, r2, r0, lsl #24
     a10:	00000400 	andeq	r0, r0, r0, lsl #8
     a14:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     a18:	08e60000 	stmiaeq	r6!, {}^	; <UNPREDICTABLE>
     a1c:	08e40000 	stmiaeq	r4!, {}^	; <UNPREDICTABLE>
     a20:	00000000 	andeq	r0, r0, r0
     a24:	00171c28 	andseq	r1, r7, r8, lsr #24
     a28:	00024c00 	andeq	r4, r2, r0, lsl #24
     a2c:	4c000300 	stcmi	3, cr0, [r0], {-0}
     a30:	0c000002 	stceq	0, cr0, [r0], {2}
     a34:	01000000 	mrseq	r0, (UNDEF: 0)
     a38:	0a6b0a39 	beq	1ac3324 <sw_uart_read_timeout+0x1ac2d58>
     a3c:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     a40:	27000017 	smladcs	r0, r7, r0, r0
     a44:	00001739 	andeq	r1, r0, r9, lsr r7
     a48:	000008fb 	strdeq	r0, [r0], -fp
     a4c:	000008f9 	strdeq	r0, [r0], -r9
     a50:	00174527 	andseq	r4, r7, r7, lsr #10
     a54:	00091500 	andeq	r1, r9, r0, lsl #10
     a58:	00091300 	andeq	r1, r9, r0, lsl #6
     a5c:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     a60:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     a64:	092d0000 	pusheq	{}	; <UNPREDICTABLE>
     a68:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     a6c:	000017a4 	andeq	r1, r0, r4, lsr #15
     a70:	00000268 	andeq	r0, r0, r8, ror #4
     a74:	02680000 	rsbeq	r0, r8, #0
     a78:	00100000 	andseq	r0, r0, r0
     a7c:	3a010000 	bcc	40a84 <sw_uart_read_timeout+0x404b8>
     a80:	000ac805 	andeq	ip, sl, r5, lsl #16
     a84:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     a88:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     a8c:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
     a90:	b5250000 	strlt	r0, [r5, #-0]!
     a94:	59000017 	stmdbpl	r0, {r0, r1, r2, r4}
     a98:	57000009 	strpl	r0, [r0, -r9]
     a9c:	27000009 	strcs	r0, [r0, -r9]
     aa0:	000017cb 	andeq	r1, r0, fp, asr #15
     aa4:	0000096e 	andeq	r0, r0, lr, ror #18
     aa8:	0000096c 	andeq	r0, r0, ip, ror #18
     aac:	0017d52a 	andseq	sp, r7, sl, lsr #10
     ab0:	00026800 	andeq	r6, r2, r0, lsl #16
     ab4:	00000400 	andeq	r0, r0, r0, lsl #8
     ab8:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     abc:	09830000 	stmibeq	r3, {}	; <UNPREDICTABLE>
     ac0:	09810000 	stmibeq	r1, {}	; <UNPREDICTABLE>
     ac4:	00000000 	andeq	r0, r0, r0
     ac8:	00171c28 	andseq	r1, r7, r8, lsr #24
     acc:	00027800 	andeq	r7, r2, r0, lsl #16
     ad0:	78000300 	stmdavc	r0, {r8, r9}
     ad4:	0c000002 	stceq	0, cr0, [r0], {2}
     ad8:	01000000 	mrseq	r0, (UNDEF: 0)
     adc:	0b0f0a3b 	bleq	3c33d0 <sw_uart_read_timeout+0x3c2e04>
     ae0:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     ae4:	27000017 	smladcs	r0, r7, r0, r0
     ae8:	00001739 	andeq	r1, r0, r9, lsr r7
     aec:	00000998 	muleq	r0, r8, r9
     af0:	00000996 	muleq	r0, r6, r9
     af4:	00174527 	andseq	r4, r7, r7, lsr #10
     af8:	0009b200 	andeq	fp, r9, r0, lsl #4
     afc:	0009b000 	andeq	fp, r9, r0
     b00:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     b04:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
     b08:	09ca0000 	stmibeq	sl, {}^	; <UNPREDICTABLE>
     b0c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     b10:	000017a4 	andeq	r1, r0, r4, lsr #15
     b14:	00000298 	muleq	r0, r8, r2
     b18:	02980000 	addseq	r0, r8, #0
     b1c:	00100000 	andseq	r0, r0, r0
     b20:	3c010000 	stccc	0, cr0, [r1], {-0}
     b24:	000b6c05 	andeq	r6, fp, r5, lsl #24
     b28:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     b2c:	09e10000 	stmibeq	r1!, {}^	; <UNPREDICTABLE>
     b30:	09df0000 	ldmibeq	pc, {}^	; <UNPREDICTABLE>
     b34:	b5250000 	strlt	r0, [r5, #-0]!
     b38:	f6000017 			; <UNDEFINED> instruction: 0xf6000017
     b3c:	f4000009 	vst4.8	{d0-d3}, [r0], r9
     b40:	27000009 	strcs	r0, [r0, -r9]
     b44:	000017cb 	andeq	r1, r0, fp, asr #15
     b48:	00000a0b 	andeq	r0, r0, fp, lsl #20
     b4c:	00000a09 	andeq	r0, r0, r9, lsl #20
     b50:	0017d52a 	andseq	sp, r7, sl, lsr #10
     b54:	00029800 	andeq	r9, r2, r0, lsl #16
     b58:	00000400 	andeq	r0, r0, r0, lsl #8
     b5c:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     b60:	0a200000 	beq	800b68 <sw_uart_read_timeout+0x80059c>
     b64:	0a1e0000 	beq	780b6c <sw_uart_read_timeout+0x7805a0>
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	00171c28 	andseq	r1, r7, r8, lsr #24
     b70:	0002a800 	andeq	sl, r2, r0, lsl #16
     b74:	a8000300 	stmdage	r0, {r8, r9}
     b78:	0c000002 	stceq	0, cr0, [r0], {2}
     b7c:	01000000 	mrseq	r0, (UNDEF: 0)
     b80:	0bb30a3d 	bleq	fecc347c <sw_uart_read_timeout+0xfecc2eb0>
     b84:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     b88:	27000017 	smladcs	r0, r7, r0, r0
     b8c:	00001739 	andeq	r1, r0, r9, lsr r7
     b90:	00000a35 	andeq	r0, r0, r5, lsr sl
     b94:	00000a33 	andeq	r0, r0, r3, lsr sl
     b98:	00174527 	andseq	r4, r7, r7, lsr #10
     b9c:	000a4f00 	andeq	r4, sl, r0, lsl #30
     ba0:	000a4d00 	andeq	r4, sl, r0, lsl #26
     ba4:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     ba8:	0a690000 	beq	1a40bb0 <sw_uart_read_timeout+0x1a405e4>
     bac:	0a670000 	beq	19c0bb4 <sw_uart_read_timeout+0x19c05e8>
     bb0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     bb4:	000017a4 	andeq	r1, r0, r4, lsr #15
     bb8:	000002c8 	andeq	r0, r0, r8, asr #5
     bbc:	02c80000 	sbceq	r0, r8, #0
     bc0:	00100000 	andseq	r0, r0, r0
     bc4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     bc8:	000c1005 	andeq	r1, ip, r5
     bcc:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     bd0:	0a7e0000 	beq	1f80bd8 <sw_uart_read_timeout+0x1f8060c>
     bd4:	0a7c0000 	beq	1f00bdc <sw_uart_read_timeout+0x1f00610>
     bd8:	b5250000 	strlt	r0, [r5, #-0]!
     bdc:	93000017 	movwls	r0, #23
     be0:	9100000a 	tstls	r0, sl
     be4:	2700000a 	strcs	r0, [r0, -sl]
     be8:	000017cb 	andeq	r1, r0, fp, asr #15
     bec:	00000aa8 	andeq	r0, r0, r8, lsr #21
     bf0:	00000aa6 	andeq	r0, r0, r6, lsr #21
     bf4:	0017d52a 	andseq	sp, r7, sl, lsr #10
     bf8:	0002c800 	andeq	ip, r2, r0, lsl #16
     bfc:	00000400 	andeq	r0, r0, r0, lsl #8
     c00:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     c04:	0abd0000 	beq	fef40c0c <sw_uart_read_timeout+0xfef40640>
     c08:	0abb0000 	beq	feec0c10 <sw_uart_read_timeout+0xfeec0644>
     c0c:	00000000 	andeq	r0, r0, r0
     c10:	00171c28 	andseq	r1, r7, r8, lsr #24
     c14:	0002d800 	andeq	sp, r2, r0, lsl #16
     c18:	d8000300 	stmdale	r0, {r8, r9}
     c1c:	0c000002 	stceq	0, cr0, [r0], {2}
     c20:	01000000 	mrseq	r0, (UNDEF: 0)
     c24:	0c570a3f 	vmoveq	r0, r7, s31, s32
     c28:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     c2c:	27000017 	smladcs	r0, r7, r0, r0
     c30:	00001739 	andeq	r1, r0, r9, lsr r7
     c34:	00000ad2 	ldrdeq	r0, [r0], -r2
     c38:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c3c:	00174527 	andseq	r4, r7, r7, lsr #10
     c40:	000aec00 	andeq	lr, sl, r0, lsl #24
     c44:	000aea00 	andeq	lr, sl, r0, lsl #20
     c48:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     c4c:	0b060000 	bleq	180c54 <sw_uart_read_timeout+0x180688>
     c50:	0b040000 	bleq	100c58 <sw_uart_read_timeout+0x10068c>
     c54:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     c58:	000017a4 	andeq	r1, r0, r4, lsr #15
     c5c:	000002f8 	strdeq	r0, [r0], -r8
     c60:	02f80000 	rscseq	r0, r8, #0
     c64:	00100000 	andseq	r0, r0, r0
     c68:	40010000 	andmi	r0, r1, r0
     c6c:	000cb405 	andeq	fp, ip, r5, lsl #8
     c70:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     c74:	0b1b0000 	bleq	6c0c7c <sw_uart_read_timeout+0x6c06b0>
     c78:	0b190000 	bleq	640c80 <sw_uart_read_timeout+0x6406b4>
     c7c:	b5250000 	strlt	r0, [r5, #-0]!
     c80:	30000017 	andcc	r0, r0, r7, lsl r0
     c84:	2e00000b 	cdpcs	0, 0, cr0, cr0, cr11, {0}
     c88:	2700000b 	strcs	r0, [r0, -fp]
     c8c:	000017cb 	andeq	r1, r0, fp, asr #15
     c90:	00000b45 	andeq	r0, r0, r5, asr #22
     c94:	00000b43 	andeq	r0, r0, r3, asr #22
     c98:	0017d52a 	andseq	sp, r7, sl, lsr #10
     c9c:	0002f800 	andeq	pc, r2, r0, lsl #16
     ca0:	00000400 	andeq	r0, r0, r0, lsl #8
     ca4:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     ca8:	0b5a0000 	bleq	1680cb0 <sw_uart_read_timeout+0x16806e4>
     cac:	0b580000 	bleq	1600cb4 <sw_uart_read_timeout+0x16006e8>
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00171c28 	andseq	r1, r7, r8, lsr #24
     cb8:	00030800 	andeq	r0, r3, r0, lsl #16
     cbc:	08000300 	stmdaeq	r0, {r8, r9}
     cc0:	0c000003 	stceq	0, cr0, [r0], {3}
     cc4:	01000000 	mrseq	r0, (UNDEF: 0)
     cc8:	0cfb0a41 	vldmiaeq	fp!, {s1-s65}
     ccc:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     cd0:	27000017 	smladcs	r0, r7, r0, r0
     cd4:	00001739 	andeq	r1, r0, r9, lsr r7
     cd8:	00000b6f 	andeq	r0, r0, pc, ror #22
     cdc:	00000b6d 	andeq	r0, r0, sp, ror #22
     ce0:	00174527 	andseq	r4, r7, r7, lsr #10
     ce4:	000b8900 	andeq	r8, fp, r0, lsl #18
     ce8:	000b8700 	andeq	r8, fp, r0, lsl #14
     cec:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     cf0:	0ba30000 	bleq	fe8c0cf8 <sw_uart_read_timeout+0xfe8c072c>
     cf4:	0ba10000 	bleq	fe840cfc <sw_uart_read_timeout+0xfe840730>
     cf8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     cfc:	000017a4 	andeq	r1, r0, r4, lsr #15
     d00:	00000324 	andeq	r0, r0, r4, lsr #6
     d04:	03240000 			; <UNDEFINED> instruction: 0x03240000
     d08:	00100000 	andseq	r0, r0, r0
     d0c:	42010000 	andmi	r0, r1, #0
     d10:	000d5805 	andeq	r5, sp, r5, lsl #16
     d14:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     d18:	0bb80000 	bleq	fee00d20 <sw_uart_read_timeout+0xfee00754>
     d1c:	0bb60000 	bleq	fed80d24 <sw_uart_read_timeout+0xfed80758>
     d20:	b5250000 	strlt	r0, [r5, #-0]!
     d24:	cd000017 	stcgt	0, cr0, [r0, #-92]	; 0xffffffa4
     d28:	cb00000b 	blgt	d5c <.debug_info+0xd5c>
     d2c:	2700000b 	strcs	r0, [r0, -fp]
     d30:	000017cb 	andeq	r1, r0, fp, asr #15
     d34:	00000be2 	andeq	r0, r0, r2, ror #23
     d38:	00000be0 	andeq	r0, r0, r0, ror #23
     d3c:	0017d52a 	andseq	sp, r7, sl, lsr #10
     d40:	00032400 	andeq	r2, r3, r0, lsl #8
     d44:	00000400 	andeq	r0, r0, r0, lsl #8
     d48:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     d4c:	0bf70000 	bleq	ffdc0d54 <sw_uart_read_timeout+0xffdc0788>
     d50:	0bf50000 	bleq	ffd40d58 <sw_uart_read_timeout+0xffd4078c>
     d54:	00000000 	andeq	r0, r0, r0
     d58:	00171c28 	andseq	r1, r7, r8, lsr #24
     d5c:	00033400 	andeq	r3, r3, r0, lsl #8
     d60:	34000300 	strcc	r0, [r0], #-768	; 0xfffffd00
     d64:	0c000003 	stceq	0, cr0, [r0], {3}
     d68:	01000000 	mrseq	r0, (UNDEF: 0)
     d6c:	0d9f0a43 	vldreq	s0, [pc, #268]	; e80 <.debug_info+0xe80>
     d70:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     d74:	27000017 	smladcs	r0, r7, r0, r0
     d78:	00001739 	andeq	r1, r0, r9, lsr r7
     d7c:	00000c0c 	andeq	r0, r0, ip, lsl #24
     d80:	00000c0a 	andeq	r0, r0, sl, lsl #24
     d84:	00174527 	andseq	r4, r7, r7, lsr #10
     d88:	000c2600 	andeq	r2, ip, r0, lsl #12
     d8c:	000c2400 	andeq	r2, ip, r0, lsl #8
     d90:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     d94:	0c400000 	mareq	acc0, r0, r0
     d98:	0c3e0000 	ldceq	0, cr0, [lr], #-0
     d9c:	2c000000 	stccs	0, cr0, [r0], {-0}
     da0:	000016d0 	ldrdeq	r1, [r0], -r0
     da4:	00000354 	andeq	r0, r0, r4, asr r3
     da8:	03540000 	cmpeq	r4, #0
     dac:	00280000 	eoreq	r0, r8, r0
     db0:	47010000 	strmi	r0, [r1, -r0]
     db4:	17012505 	strne	r2, [r1, -r5, lsl #10]
     db8:	0c550000 	mraeq	r0, r5, acc0
     dbc:	0c530000 	mraeq	r0, r3, acc0
     dc0:	f7250000 			; <UNDEFINED> instruction: 0xf7250000
     dc4:	6a000016 	bvs	e24 <.debug_info+0xe24>
     dc8:	6800000c 	stmdavs	r0, {r2, r3}
     dcc:	2500000c 	strcs	r0, [r0, #-12]
     dd0:	000016ed 	andeq	r1, r0, sp, ror #13
     dd4:	00000c7f 	andeq	r0, r0, pc, ror ip
     dd8:	00000c7d 	andeq	r0, r0, sp, ror ip
     ddc:	0016e12b 	andseq	lr, r6, fp, lsr #2
     de0:	171c2800 	ldrne	r2, [ip, -r0, lsl #16]
     de4:	03540000 	cmpeq	r4, #0
     de8:	00030000 	andeq	r0, r3, r0
     dec:	00000354 	andeq	r0, r0, r4, asr r3
     df0:	0000000c 	andeq	r0, r0, ip
     df4:	280c3802 	stmdacs	ip, {r1, fp, ip, sp}
     df8:	2b00000e 	blcs	e38 <.debug_info+0xe38>
     dfc:	0000172d 	andeq	r1, r0, sp, lsr #14
     e00:	00173927 	andseq	r3, r7, r7, lsr #18
     e04:	000c9500 	andeq	r9, ip, r0, lsl #10
     e08:	000c9300 	andeq	r9, ip, r0, lsl #6
     e0c:	17452700 	strbne	r2, [r5, -r0, lsl #14]
     e10:	0caf0000 	stceq	0, cr0, [pc]	; e18 <.debug_info+0xe18>
     e14:	0cad0000 	stceq	0, cr0, [sp]
     e18:	51270000 			; <UNDEFINED> instruction: 0x51270000
     e1c:	c9000017 	stmdbgt	r0, {r0, r1, r2, r4}
     e20:	c700000c 	strgt	r0, [r0, -ip]
     e24:	0000000c 	andeq	r0, r0, ip
     e28:	00170d2a 	andseq	r0, r7, sl, lsr #26
     e2c:	00036800 	andeq	r6, r3, r0, lsl #16
     e30:	00000400 	andeq	r0, r0, r0, lsl #8
     e34:	170e2700 	strne	r2, [lr, -r0, lsl #14]
     e38:	0cde0000 	ldcleq	0, cr0, [lr], {0}
     e3c:	0cdc0000 	ldcleq	0, cr0, [ip], {0}
     e40:	00000000 	andeq	r0, r0, r0
     e44:	034b1a00 	movteq	r1, #47616	; 0xba00
     e48:	0c010000 	stceq	0, cr0, [r1], {-0}
     e4c:	00000006 	andeq	r0, r0, r6
     e50:	00016c00 	andeq	r6, r1, r0, lsl #24
     e54:	909c0100 	addsls	r0, ip, r0, lsl #2
     e58:	10000016 	andne	r0, r0, r6, lsl r0
     e5c:	0000007f 	andeq	r0, r0, pc, ror r0
     e60:	221e0c01 	andscs	r0, lr, #256	; 0x100
     e64:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
     e68:	f100000c 	cps	#12
     e6c:	0f00000c 	svceq	0x0000000c
     e70:	0c010063 	stceq	0, cr0, [r1], {99}	; 0x63
     e74:	0000542c 	andeq	r5, r0, ip, lsr #8
     e78:	000d1a00 	andeq	r1, sp, r0, lsl #20
     e7c:	000d1600 	andeq	r1, sp, r0, lsl #12
     e80:	78741200 	ldmdavc	r4!, {r9, ip}^
     e84:	090e0100 	stmdbeq	lr, {r8}
     e88:	00000025 	andeq	r0, r0, r5, lsr #32
     e8c:	00000d3d 	andeq	r0, r0, sp, lsr sp
     e90:	00000d3b 	andeq	r0, r0, fp, lsr sp
     e94:	01006e12 	tsteq	r0, r2, lsl lr
     e98:	006e0e0f 	rsbeq	r0, lr, pc, lsl #28
     e9c:	0d570000 	ldcleq	0, cr0, [r7, #-0]
     ea0:	0d550000 	ldcleq	0, cr0, [r5, #-0]
     ea4:	75120000 	ldrvc	r0, [r2, #-0]
     ea8:	0e100100 	mufeqs	f0, f0, f0
     eac:	0000006e 	andeq	r0, r0, lr, rrx
     eb0:	00000d6e 	andeq	r0, r0, lr, ror #26
     eb4:	00000d6a 	andeq	r0, r0, sl, ror #26
     eb8:	01007312 	tsteq	r0, r2, lsl r3
     ebc:	006e0e11 	rsbeq	r0, lr, r1, lsl lr
     ec0:	0d8e0000 	stceq	0, cr0, [lr]
     ec4:	0d8c0000 	stceq	0, cr0, [ip]
     ec8:	10130000 	andsne	r0, r3, r0
     ecc:	04000000 	streq	r0, [r0], #-0
     ed0:	ec000000 	stc	0, cr0, [r0], {-0}
     ed4:	2300000e 	movwcs	r0, #14
     ed8:	0000004e 	andeq	r0, r0, lr, asr #32
     edc:	2c121101 	ldfcss	f1, [r2], {1}
     ee0:	a3000000 	movwge	r0, #0
     ee4:	a100000d 	tstge	r0, sp
     ee8:	0000000d 	andeq	r0, r0, sp
     eec:	00176428 	andseq	r6, r7, r8, lsr #8
     ef0:	00001400 	andeq	r1, r0, r0, lsl #8
     ef4:	14000300 	strne	r0, [r0], #-768	; 0xfffffd00
     ef8:	1c000000 	stcne	0, cr0, [r0], {-0}
     efc:	01000000 	mrseq	r0, (UNDEF: 0)
     f00:	0fad0514 	svceq	0x00ad0514
     f04:	97250000 	strls	r0, [r5, -r0]!
     f08:	b8000017 	stmdalt	r0, {r0, r1, r2, r4}
     f0c:	b600000d 	strlt	r0, [r0], -sp
     f10:	2500000d 	strcs	r0, [r0, #-13]
     f14:	0000178b 	andeq	r1, r0, fp, lsl #15
     f18:	00000dcd 	andeq	r0, r0, sp, asr #27
     f1c:	00000dcb 	andeq	r0, r0, fp, asr #27
     f20:	00178125 	andseq	r8, r7, r5, lsr #2
     f24:	000de200 	andeq	lr, sp, r0, lsl #4
     f28:	000de000 	andeq	lr, sp, r0
     f2c:	17752500 	ldrbne	r2, [r5, -r0, lsl #10]!
     f30:	0df80000 	ldcleq	0, cr0, [r8]
     f34:	0df60000 	ldcleq	0, cr0, [r6]
     f38:	a4280000 	strtge	r0, [r8], #-0
     f3c:	20000017 	andcs	r0, r0, r7, lsl r0
     f40:	01000000 	mrseq	r0, (UNDEF: 0)
     f44:	00002000 	andeq	r2, r0, r0
     f48:	00001000 	andeq	r1, r0, r0
     f4c:	0c1c0200 	lfmeq	f0, 4, [ip], {-0}
     f50:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
     f54:	0017c125 	andseq	ip, r7, r5, lsr #2
     f58:	000e0d00 	andeq	r0, lr, r0, lsl #26
     f5c:	000e0b00 	andeq	r0, lr, r0, lsl #22
     f60:	17b52500 	ldrne	r2, [r5, r0, lsl #10]!
     f64:	0e220000 	cdpeq	0, 2, cr0, cr2, cr0, {0}
     f68:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
     f6c:	cb270000 	blgt	9c0f74 <sw_uart_read_timeout+0x9c09a8>
     f70:	37000017 	smladcc	r0, r7, r0, r0
     f74:	3500000e 	strcc	r0, [r0, #-14]
     f78:	2a00000e 	bcs	fb8 <.debug_info+0xfb8>
     f7c:	000017d5 	ldrdeq	r1, [r0], -r5
     f80:	00000020 	andeq	r0, r0, r0, lsr #32
     f84:	00000004 	andeq	r0, r0, r4
     f88:	0017d627 	andseq	sp, r7, r7, lsr #12
     f8c:	000e4c00 	andeq	r4, lr, r0, lsl #24
     f90:	000e4a00 	andeq	r4, lr, r0, lsl #20
     f94:	14000000 	strne	r0, [r0], #-0
     f98:	00000020 	andeq	r0, r0, r0, lsr #32
     f9c:	00001820 	andeq	r1, r0, r0, lsr #16
     fa0:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
     fa4:	01150077 	tsteq	r5, r7, ror r0
     fa8:	00300151 	eorseq	r0, r0, r1, asr r1
     fac:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
     fb0:	00340000 	eorseq	r0, r4, r0
     fb4:	00010000 	andeq	r0, r1, r0
     fb8:	00000034 	andeq	r0, r0, r4, lsr r0
     fbc:	0000001c 	andeq	r0, r0, ip, lsl r0
     fc0:	71091601 	tstvc	r9, r1, lsl #12
     fc4:	25000010 	strcs	r0, [r0, #-16]
     fc8:	00001797 	muleq	r0, r7, r7
     fcc:	00000e61 	andeq	r0, r0, r1, ror #28
     fd0:	00000e5f 	andeq	r0, r0, pc, asr lr
     fd4:	00178b25 	andseq	r8, r7, r5, lsr #22
     fd8:	000e7600 	andeq	r7, lr, r0, lsl #12
     fdc:	000e7400 	andeq	r7, lr, r0, lsl #8
     fe0:	17812500 	strne	r2, [r1, r0, lsl #10]
     fe4:	0e8f0000 	cdpeq	0, 8, cr0, cr15, cr0, {0}
     fe8:	0e890000 	cdpeq	0, 8, cr0, cr9, cr0, {0}
     fec:	75250000 	strvc	r0, [r5, #-0]!
     ff0:	c2000017 	andgt	r0, r0, #23
     ff4:	c000000e 	andgt	r0, r0, lr
     ff8:	2800000e 	stmdacs	r0, {r1, r2, r3}
     ffc:	000017a4 	andeq	r1, r0, r4, lsr #15
    1000:	00000040 	andeq	r0, r0, r0, asr #32
    1004:	00400001 	subeq	r0, r0, r1
    1008:	00100000 	andseq	r0, r0, r0
    100c:	1c020000 	stcne	0, cr0, [r2], {-0}
    1010:	0010580c 	andseq	r5, r0, ip, lsl #16
    1014:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1018:	0ed70000 	cdpeq	0, 13, cr0, cr7, cr0, {0}
    101c:	0ed50000 	cdpeq	0, 13, cr0, cr5, cr0, {0}
    1020:	b5250000 	strlt	r0, [r5, #-0]!
    1024:	ec000017 	stc	0, cr0, [r0], {23}
    1028:	ea00000e 	b	1068 <.debug_info+0x1068>
    102c:	2700000e 	strcs	r0, [r0, -lr]
    1030:	000017cb 	andeq	r1, r0, fp, asr #15
    1034:	00000f01 	andeq	r0, r0, r1, lsl #30
    1038:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    103c:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1040:	00004000 	andeq	r4, r0, r0
    1044:	00000400 	andeq	r0, r0, r0, lsl #8
    1048:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    104c:	0f160000 	svceq	0x00160000
    1050:	0f140000 	svceq	0x00140000
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00004014 	andeq	r4, r0, r4, lsl r0
    105c:	00182000 	andseq	r2, r8, r0
    1060:	50011500 	andpl	r1, r1, r0, lsl #10
    1064:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    1068:	78045101 	stmdavc	r4, {r0, r8, ip, lr}
    106c:	001a3100 	andseq	r3, sl, r0, lsl #2
    1070:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1074:	00580000 	subseq	r0, r8, r0
    1078:	00000000 	andeq	r0, r0, r0
    107c:	00000058 	andeq	r0, r0, r8, asr r0
    1080:	0000001c 	andeq	r0, r0, ip, lsl r0
    1084:	37091701 	strcc	r1, [r9, -r1, lsl #14]
    1088:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    108c:	00001797 	muleq	r0, r7, r7
    1090:	00000f2b 	andeq	r0, r0, fp, lsr #30
    1094:	00000f29 	andeq	r0, r0, r9, lsr #30
    1098:	00178b25 	andseq	r8, r7, r5, lsr #22
    109c:	000f4000 	andeq	r4, pc, r0
    10a0:	000f3e00 	andeq	r3, pc, r0, lsl #28
    10a4:	17812500 	strne	r2, [r1, r0, lsl #10]
    10a8:	0f590000 	svceq	0x00590000
    10ac:	0f530000 	svceq	0x00530000
    10b0:	75250000 	strvc	r0, [r5, #-0]!
    10b4:	8e000017 	mcrhi	0, 0, r0, cr0, cr7, {0}
    10b8:	8c00000f 	stchi	0, cr0, [r0], {15}
    10bc:	2800000f 	stmdacs	r0, {r0, r1, r2, r3}
    10c0:	000017a4 	andeq	r1, r0, r4, lsr #15
    10c4:	00000064 	andeq	r0, r0, r4, rrx
    10c8:	00640001 	rsbeq	r0, r4, r1
    10cc:	00100000 	andseq	r0, r0, r0
    10d0:	1c020000 	stcne	0, cr0, [r2], {-0}
    10d4:	00111c0c 	andseq	r1, r1, ip, lsl #24
    10d8:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    10dc:	0fa30000 	svceq	0x00a30000
    10e0:	0fa10000 	svceq	0x00a10000
    10e4:	b5250000 	strlt	r0, [r5, #-0]!
    10e8:	b8000017 	stmdalt	r0, {r0, r1, r2, r4}
    10ec:	b600000f 	strlt	r0, [r0], -pc
    10f0:	2700000f 	strcs	r0, [r0, -pc]
    10f4:	000017cb 	andeq	r1, r0, fp, asr #15
    10f8:	00000fcd 	andeq	r0, r0, sp, asr #31
    10fc:	00000fcb 	andeq	r0, r0, fp, asr #31
    1100:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1104:	00006400 	andeq	r6, r0, r0, lsl #8
    1108:	00000400 	andeq	r0, r0, r0, lsl #8
    110c:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    1110:	0fe20000 	svceq	0x00e20000
    1114:	0fe00000 	svceq	0x00e00000
    1118:	00000000 	andeq	r0, r0, r0
    111c:	00006414 	andeq	r6, r0, r4, lsl r4
    1120:	00182000 	andseq	r2, r8, r0
    1124:	50011500 	andpl	r1, r1, r0, lsl #10
    1128:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    112c:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    1130:	31253100 			; <UNDEFINED> instruction: 0x31253100
    1134:	2800001a 	stmdacs	r0, {r1, r3, r4}
    1138:	00001764 	andeq	r1, r0, r4, ror #14
    113c:	0000007c 	andeq	r0, r0, ip, ror r0
    1140:	007c0000 	rsbseq	r0, ip, r0
    1144:	001c0000 	andseq	r0, ip, r0
    1148:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    114c:	0011fd09 	andseq	pc, r1, r9, lsl #26
    1150:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    1154:	0ff70000 	svceq	0x00f70000
    1158:	0ff50000 	svceq	0x00f50000
    115c:	8b250000 	blhi	941164 <sw_uart_read_timeout+0x940b98>
    1160:	0c000017 	stceq	0, cr0, [r0], {23}
    1164:	0a000010 	beq	11ac <.debug_info+0x11ac>
    1168:	25000010 	strcs	r0, [r0, #-16]
    116c:	00001781 	andeq	r1, r0, r1, lsl #15
    1170:	00001025 	andeq	r1, r0, r5, lsr #32
    1174:	0000101f 	andeq	r1, r0, pc, lsl r0
    1178:	00177525 	andseq	r7, r7, r5, lsr #10
    117c:	00105a00 	andseq	r5, r0, r0, lsl #20
    1180:	00105800 	andseq	r5, r0, r0, lsl #16
    1184:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    1188:	00880000 	addeq	r0, r8, r0
    118c:	00010000 	andeq	r0, r1, r0
    1190:	00000088 	andeq	r0, r0, r8, lsl #1
    1194:	00000010 	andeq	r0, r0, r0, lsl r0
    1198:	e20c1c02 	and	r1, ip, #512	; 0x200
    119c:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    11a0:	000017c1 	andeq	r1, r0, r1, asr #15
    11a4:	0000106f 	andeq	r1, r0, pc, rrx
    11a8:	0000106d 	andeq	r1, r0, sp, rrx
    11ac:	0017b525 	andseq	fp, r7, r5, lsr #10
    11b0:	00108400 	andseq	r8, r0, r0, lsl #8
    11b4:	00108200 	andseq	r8, r0, r0, lsl #4
    11b8:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    11bc:	10990000 	addsne	r0, r9, r0
    11c0:	10970000 	addsne	r0, r7, r0
    11c4:	d52a0000 	strle	r0, [sl, #-0]!
    11c8:	88000017 	stmdahi	r0, {r0, r1, r2, r4}
    11cc:	04000000 	streq	r0, [r0], #-0
    11d0:	27000000 	strcs	r0, [r0, -r0]
    11d4:	000017d6 	ldrdeq	r1, [r0], -r6
    11d8:	000010ae 	andeq	r1, r0, lr, lsr #1
    11dc:	000010ac 	andeq	r1, r0, ip, lsr #1
    11e0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    11e4:	20000000 	andcs	r0, r0, r0
    11e8:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    11ec:	77025001 	strvc	r5, [r2, -r1]
    11f0:	51011500 	tstpl	r1, r0, lsl #10
    11f4:	32007806 	andcc	r7, r0, #393216	; 0x60000
    11f8:	001a3125 	andseq	r3, sl, r5, lsr #2
    11fc:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1200:	00a00000 	adceq	r0, r0, r0
    1204:	00000000 	andeq	r0, r0, r0
    1208:	000000a0 	andeq	r0, r0, r0, lsr #1
    120c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1210:	c3091901 	movwgt	r1, #39169	; 0x9901
    1214:	25000012 	strcs	r0, [r0, #-18]	; 0xffffffee
    1218:	00001797 	muleq	r0, r7, r7
    121c:	000010c3 	andeq	r1, r0, r3, asr #1
    1220:	000010c1 	andeq	r1, r0, r1, asr #1
    1224:	00178b25 	andseq	r8, r7, r5, lsr #22
    1228:	0010d800 	andseq	sp, r0, r0, lsl #16
    122c:	0010d600 	andseq	sp, r0, r0, lsl #12
    1230:	17812500 	strne	r2, [r1, r0, lsl #10]
    1234:	10f10000 	rscsne	r0, r1, r0
    1238:	10eb0000 	rscne	r0, fp, r0
    123c:	75250000 	strvc	r0, [r5, #-0]!
    1240:	26000017 			; <UNDEFINED> instruction: 0x26000017
    1244:	24000011 	strcs	r0, [r0], #-17	; 0xffffffef
    1248:	28000011 	stmdacs	r0, {r0, r4}
    124c:	000017a4 	andeq	r1, r0, r4, lsr #15
    1250:	000000ac 	andeq	r0, r0, ip, lsr #1
    1254:	00ac0001 	adceq	r0, ip, r1
    1258:	00100000 	andseq	r0, r0, r0
    125c:	1c020000 	stcne	0, cr0, [r2], {-0}
    1260:	0012a80c 	andseq	sl, r2, ip, lsl #16
    1264:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1268:	113b0000 	teqne	fp, r0
    126c:	11390000 	teqne	r9, r0
    1270:	b5250000 	strlt	r0, [r5, #-0]!
    1274:	50000017 	andpl	r0, r0, r7, lsl r0
    1278:	4e000011 	mcrmi	0, 0, r0, cr0, cr1, {0}
    127c:	27000011 	smladcs	r0, r1, r0, r0
    1280:	000017cb 	andeq	r1, r0, fp, asr #15
    1284:	00001165 	andeq	r1, r0, r5, ror #2
    1288:	00001163 	andeq	r1, r0, r3, ror #2
    128c:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1290:	0000ac00 	andeq	sl, r0, r0, lsl #24
    1294:	00000400 	andeq	r0, r0, r0, lsl #8
    1298:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    129c:	117a0000 	cmnne	sl, r0
    12a0:	11780000 	cmnne	r8, r0
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	0000ac14 	andeq	sl, r0, r4, lsl ip
    12ac:	00182000 	andseq	r2, r8, r0
    12b0:	50011500 	andpl	r1, r1, r0, lsl #10
    12b4:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    12b8:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    12bc:	31253300 			; <UNDEFINED> instruction: 0x31253300
    12c0:	2800001a 	stmdacs	r0, {r1, r3, r4}
    12c4:	00001764 	andeq	r1, r0, r4, ror #14
    12c8:	000000c4 	andeq	r0, r0, r4, asr #1
    12cc:	00c40000 	sbceq	r0, r4, r0
    12d0:	001c0000 	andseq	r0, ip, r0
    12d4:	1a010000 	bne	412dc <sw_uart_read_timeout+0x40d10>
    12d8:	00138909 	andseq	r8, r3, r9, lsl #18
    12dc:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    12e0:	118f0000 	orrne	r0, pc, r0
    12e4:	118d0000 	orrne	r0, sp, r0
    12e8:	8b250000 	blhi	9412f0 <sw_uart_read_timeout+0x940d24>
    12ec:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    12f0:	a2000011 	andge	r0, r0, #17
    12f4:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    12f8:	00001781 	andeq	r1, r0, r1, lsl #15
    12fc:	000011bd 			; <UNDEFINED> instruction: 0x000011bd
    1300:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
    1304:	00177525 	andseq	r7, r7, r5, lsr #10
    1308:	0011f200 	andseq	pc, r1, r0, lsl #4
    130c:	0011f000 	andseq	pc, r1, r0
    1310:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    1314:	00d00000 	sbcseq	r0, r0, r0
    1318:	00010000 	andeq	r0, r1, r0
    131c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1320:	00000010 	andeq	r0, r0, r0, lsl r0
    1324:	6e0c1c02 	cdpvs	12, 0, cr1, cr12, cr2, {0}
    1328:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    132c:	000017c1 	andeq	r1, r0, r1, asr #15
    1330:	00001207 	andeq	r1, r0, r7, lsl #4
    1334:	00001205 	andeq	r1, r0, r5, lsl #4
    1338:	0017b525 	andseq	fp, r7, r5, lsr #10
    133c:	00121c00 	andseq	r1, r2, r0, lsl #24
    1340:	00121a00 	andseq	r1, r2, r0, lsl #20
    1344:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    1348:	12310000 	eorsne	r0, r1, #0
    134c:	122f0000 	eorne	r0, pc, #0
    1350:	d52a0000 	strle	r0, [sl, #-0]!
    1354:	d0000017 	andle	r0, r0, r7, lsl r0
    1358:	04000000 	streq	r0, [r0], #-0
    135c:	27000000 	strcs	r0, [r0, -r0]
    1360:	000017d6 	ldrdeq	r1, [r0], -r6
    1364:	00001246 	andeq	r1, r0, r6, asr #4
    1368:	00001244 	andeq	r1, r0, r4, asr #4
    136c:	d0140000 	andsle	r0, r4, r0
    1370:	20000000 	andcs	r0, r0, r0
    1374:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    1378:	77025001 	strvc	r5, [r2, -r1]
    137c:	51011500 	tstpl	r1, r0, lsl #10
    1380:	34007806 	strcc	r7, [r0], #-2054	; 0xfffff7fa
    1384:	001a3125 	andseq	r3, sl, r5, lsr #2
    1388:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    138c:	00e80000 	rsceq	r0, r8, r0
    1390:	00000000 	andeq	r0, r0, r0
    1394:	000000e8 	andeq	r0, r0, r8, ror #1
    1398:	0000001c 	andeq	r0, r0, ip, lsl r0
    139c:	4f091b01 	svcmi	0x00091b01
    13a0:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    13a4:	00001797 	muleq	r0, r7, r7
    13a8:	0000125b 	andeq	r1, r0, fp, asr r2
    13ac:	00001259 	andeq	r1, r0, r9, asr r2
    13b0:	00178b25 	andseq	r8, r7, r5, lsr #22
    13b4:	00127000 	andseq	r7, r2, r0
    13b8:	00126e00 	andseq	r6, r2, r0, lsl #28
    13bc:	17812500 	strne	r2, [r1, r0, lsl #10]
    13c0:	12890000 	addne	r0, r9, #0
    13c4:	12830000 	addne	r0, r3, #0
    13c8:	75250000 	strvc	r0, [r5, #-0]!
    13cc:	be000017 	mcrlt	0, 0, r0, cr0, cr7, {0}
    13d0:	bc000012 	stclt	0, cr0, [r0], {18}
    13d4:	28000012 	stmdacs	r0, {r1, r4}
    13d8:	000017a4 	andeq	r1, r0, r4, lsr #15
    13dc:	000000f4 	strdeq	r0, [r0], -r4
    13e0:	00f40001 	rscseq	r0, r4, r1
    13e4:	00100000 	andseq	r0, r0, r0
    13e8:	1c020000 	stcne	0, cr0, [r2], {-0}
    13ec:	0014340c 	andseq	r3, r4, ip, lsl #8
    13f0:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    13f4:	12d30000 	sbcsne	r0, r3, #0
    13f8:	12d10000 	sbcsne	r0, r1, #0
    13fc:	b5250000 	strlt	r0, [r5, #-0]!
    1400:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    1404:	e6000012 			; <UNDEFINED> instruction: 0xe6000012
    1408:	27000012 	smladcs	r0, r2, r0, r0
    140c:	000017cb 	andeq	r1, r0, fp, asr #15
    1410:	000012fd 	strdeq	r1, [r0], -sp
    1414:	000012fb 	strdeq	r1, [r0], -fp
    1418:	0017d52a 	andseq	sp, r7, sl, lsr #10
    141c:	0000f400 	andeq	pc, r0, r0, lsl #8
    1420:	00000400 	andeq	r0, r0, r0, lsl #8
    1424:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    1428:	13120000 	tstne	r2, #0
    142c:	13100000 	tstne	r0, #0
    1430:	00000000 	andeq	r0, r0, r0
    1434:	0000f414 	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
    1438:	00182000 	andseq	r2, r8, r0
    143c:	50011500 	andpl	r1, r1, r0, lsl #10
    1440:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    1444:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    1448:	31253500 			; <UNDEFINED> instruction: 0x31253500
    144c:	2800001a 	stmdacs	r0, {r1, r3, r4}
    1450:	00001764 	andeq	r1, r0, r4, ror #14
    1454:	0000010c 	andeq	r0, r0, ip, lsl #2
    1458:	010c0000 	mrseq	r0, (UNDEF: 12)
    145c:	001c0000 	andseq	r0, ip, r0
    1460:	1c010000 	stcne	0, cr0, [r1], {-0}
    1464:	00151509 	andseq	r1, r5, r9, lsl #10
    1468:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    146c:	13270000 			; <UNDEFINED> instruction: 0x13270000
    1470:	13250000 			; <UNDEFINED> instruction: 0x13250000
    1474:	8b250000 	blhi	94147c <sw_uart_read_timeout+0x940eb0>
    1478:	3c000017 	stccc	0, cr0, [r0], {23}
    147c:	3a000013 	bcc	14d0 <.debug_info+0x14d0>
    1480:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    1484:	00001781 	andeq	r1, r0, r1, lsl #15
    1488:	00001355 	andeq	r1, r0, r5, asr r3
    148c:	0000134f 	andeq	r1, r0, pc, asr #6
    1490:	00177525 	andseq	r7, r7, r5, lsr #10
    1494:	00138a00 	andseq	r8, r3, r0, lsl #20
    1498:	00138800 	andseq	r8, r3, r0, lsl #16
    149c:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    14a0:	01180000 	tsteq	r8, r0
    14a4:	00010000 	andeq	r0, r1, r0
    14a8:	00000118 	andeq	r0, r0, r8, lsl r1
    14ac:	00000010 	andeq	r0, r0, r0, lsl r0
    14b0:	fa0c1c02 	blx	3084c0 <sw_uart_read_timeout+0x307ef4>
    14b4:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    14b8:	000017c1 	andeq	r1, r0, r1, asr #15
    14bc:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    14c0:	0000139d 	muleq	r0, sp, r3
    14c4:	0017b525 	andseq	fp, r7, r5, lsr #10
    14c8:	0013b400 	andseq	fp, r3, r0, lsl #8
    14cc:	0013b200 	andseq	fp, r3, r0, lsl #4
    14d0:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    14d4:	13c90000 	bicne	r0, r9, #0
    14d8:	13c70000 	bicne	r0, r7, #0
    14dc:	d52a0000 	strle	r0, [sl, #-0]!
    14e0:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    14e4:	04000001 	streq	r0, [r0], #-1
    14e8:	27000000 	strcs	r0, [r0, -r0]
    14ec:	000017d6 	ldrdeq	r1, [r0], -r6
    14f0:	000013de 	ldrdeq	r1, [r0], -lr
    14f4:	000013dc 	ldrdeq	r1, [r0], -ip
    14f8:	18140000 	ldmdane	r4, {}	; <UNPREDICTABLE>
    14fc:	20000001 	andcs	r0, r0, r1
    1500:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    1504:	77025001 	strvc	r5, [r2, -r1]
    1508:	51011500 	tstpl	r1, r0, lsl #10
    150c:	36007806 	strcc	r7, [r0], -r6, lsl #16
    1510:	001a3125 	andseq	r3, sl, r5, lsr #2
    1514:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1518:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
    151c:	00010000 	andeq	r0, r1, r0
    1520:	0000012c 	andeq	r0, r0, ip, lsr #2
    1524:	0000001c 	andeq	r0, r0, ip, lsl r0
    1528:	d9091d01 	stmdble	r9, {r0, r8, sl, fp, ip}
    152c:	25000015 	strcs	r0, [r0, #-21]	; 0xffffffeb
    1530:	00001797 	muleq	r0, r7, r7
    1534:	000013f3 	strdeq	r1, [r0], -r3
    1538:	000013f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    153c:	00178b25 	andseq	r8, r7, r5, lsr #22
    1540:	00140800 	andseq	r0, r4, r0, lsl #16
    1544:	00140600 	andseq	r0, r4, r0, lsl #12
    1548:	17812500 	strne	r2, [r1, r0, lsl #10]
    154c:	14210000 	strtne	r0, [r1], #-0
    1550:	141b0000 	ldrne	r0, [fp], #-0
    1554:	75250000 	strvc	r0, [r5, #-0]!
    1558:	54000017 	strpl	r0, [r0], #-23	; 0xffffffe9
    155c:	52000014 	andpl	r0, r0, #20
    1560:	28000014 	stmdacs	r0, {r2, r4}
    1564:	000017a4 	andeq	r1, r0, r4, lsr #15
    1568:	00000138 	andeq	r0, r0, r8, lsr r1
    156c:	01380001 	teqeq	r8, r1
    1570:	00100000 	andseq	r0, r0, r0
    1574:	1c020000 	stcne	0, cr0, [r2], {-0}
    1578:	0015c00c 	andseq	ip, r5, ip
    157c:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1580:	14690000 	strbtne	r0, [r9], #-0
    1584:	14670000 	strbtne	r0, [r7], #-0
    1588:	b5250000 	strlt	r0, [r5, #-0]!
    158c:	7e000017 	mcrvc	0, 0, r0, cr0, cr7, {0}
    1590:	7c000014 	stcvc	0, cr0, [r0], {20}
    1594:	27000014 	smladcs	r0, r4, r0, r0
    1598:	000017cb 	andeq	r1, r0, fp, asr #15
    159c:	00001493 	muleq	r0, r3, r4
    15a0:	00001491 	muleq	r0, r1, r4
    15a4:	0017d52a 	andseq	sp, r7, sl, lsr #10
    15a8:	00013800 	andeq	r3, r1, r0, lsl #16
    15ac:	00000400 	andeq	r0, r0, r0, lsl #8
    15b0:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    15b4:	14a80000 	strtne	r0, [r8], #0
    15b8:	14a60000 	strtne	r0, [r6], #0
    15bc:	00000000 	andeq	r0, r0, r0
    15c0:	00013814 	andeq	r3, r1, r4, lsl r8
    15c4:	00182000 	andseq	r2, r8, r0
    15c8:	50011500 	andpl	r1, r1, r0, lsl #10
    15cc:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    15d0:	78045101 	stmdavc	r4, {r0, r8, ip, lr}
    15d4:	00253700 	eoreq	r3, r5, r0, lsl #14
    15d8:	17642c00 	strbne	r2, [r4, -r0, lsl #24]!
    15dc:	014c0000 	mrseq	r0, (UNDEF: 76)
    15e0:	00010000 	andeq	r0, r1, r0
    15e4:	0000014c 	andeq	r0, r0, ip, asr #2
    15e8:	00000020 	andeq	r0, r0, r0, lsr #32
    15ec:	25051f01 	strcs	r1, [r5, #-3841]	; 0xfffff0ff
    15f0:	00001797 	muleq	r0, r7, r7
    15f4:	000014bd 			; <UNDEFINED> instruction: 0x000014bd
    15f8:	000014bb 			; <UNDEFINED> instruction: 0x000014bb
    15fc:	00178b25 	andseq	r8, r7, r5, lsr #22
    1600:	0014d200 	andseq	sp, r4, r0, lsl #4
    1604:	0014d000 	andseq	sp, r4, r0
    1608:	17812d00 	strne	r2, [r1, r0, lsl #26]
    160c:	25010000 	strcs	r0, [r1, #-0]
    1610:	00001775 	andeq	r1, r0, r5, ror r7
    1614:	000014e7 	andeq	r1, r0, r7, ror #9
    1618:	000014e5 	andeq	r1, r0, r5, ror #9
    161c:	0017a428 	andseq	sl, r7, r8, lsr #8
    1620:	00015800 	andeq	r5, r1, r0, lsl #16
    1624:	58000100 	stmdapl	r0, {r8}
    1628:	14000001 	strne	r0, [r0], #-1
    162c:	02000000 	andeq	r0, r0, #0
    1630:	16790c1c 			; <UNDEFINED> instruction: 0x16790c1c
    1634:	c1250000 			; <UNDEFINED> instruction: 0xc1250000
    1638:	fc000017 	stc2	0, cr0, [r0], {23}
    163c:	fa000014 	blx	1694 <.debug_info+0x1694>
    1640:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    1644:	000017b5 			; <UNDEFINED> instruction: 0x000017b5
    1648:	00001511 	andeq	r1, r0, r1, lsl r5
    164c:	0000150f 	andeq	r1, r0, pc, lsl #10
    1650:	0017cb27 	andseq	ip, r7, r7, lsr #22
    1654:	00152600 	andseq	r2, r5, r0, lsl #12
    1658:	00152400 	andseq	r2, r5, r0, lsl #8
    165c:	17d52a00 	ldrbne	r2, [r5, r0, lsl #20]
    1660:	01580000 	cmpeq	r8, r0
    1664:	00040000 	andeq	r0, r4, r0
    1668:	d6270000 	strtle	r0, [r7], -r0
    166c:	3b000017 	blcc	16d0 <.debug_info+0x16d0>
    1670:	39000015 	stmdbcc	r0, {r0, r2, r4}
    1674:	00000015 	andeq	r0, r0, r5, lsl r0
    1678:	01581400 	cmpeq	r8, r0, lsl #8
    167c:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
    1680:	01150000 	tsteq	r5, r0
    1684:	00770250 	rsbseq	r0, r7, r0, asr r2
    1688:	01510115 	cmpeq	r1, r5, lsl r1
    168c:	00000031 	andeq	r0, r0, r1, lsr r0
    1690:	0001ad2e 	andeq	sl, r1, lr, lsr #26
    1694:	13400200 	movtne	r0, #512	; 0x200
    1698:	00000025 	andeq	r0, r0, r5, lsr #32
    169c:	0016d003 	andseq	sp, r6, r3
    16a0:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    16a4:	4002006e 	andmi	r0, r2, lr, rrx
    16a8:	00002527 	andeq	r2, r0, r7, lsr #10
    16ac:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    16b0:	25304002 	ldrcs	r4, [r0, #-2]!
    16b4:	30000000 	andcc	r0, r0, r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	2c3c4002 	ldccs	0, cr4, [ip], #-8
    16c0:	31000000 	mrscc	r0, (UNDEF: 0)
    16c4:	000002a2 	andeq	r0, r0, r2, lsr #5
    16c8:	2c0e4302 	stccs	3, cr4, [lr], {2}
    16cc:	00000000 	andeq	r0, r0, r0
    16d0:	0000532e 	andeq	r5, r0, lr, lsr #6
    16d4:	01360200 	teqeq	r6, r0, lsl #4
    16d8:	00000025 	andeq	r0, r0, r5, lsr #32
    16dc:	00171c03 	andseq	r1, r7, r3, lsl #24
    16e0:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    16e4:	3602006e 	strcc	r0, [r2], -lr, rrx
    16e8:	00002c19 	andeq	r2, r0, r9, lsl ip
    16ec:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    16f0:	2c273602 	stccs	6, cr3, [r7], #-8
    16f4:	2f000000 	svccs	0x00000000
    16f8:	36020073 			; <UNDEFINED> instruction: 0x36020073
    16fc:	00002c33 	andeq	r2, r0, r3, lsr ip
    1700:	02503000 	subseq	r3, r0, #0
    1704:	36020000 	strcc	r0, [r2], -r0
    1708:	00002c3f 	andeq	r2, r0, pc, lsr ip
    170c:	4e313200 	cdpmi	2, 3, cr3, cr1, cr0, {0}
    1710:	02000000 	andeq	r0, r0, #0
    1714:	002c0d3a 	eoreq	r0, ip, sl, lsr sp
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000d42e 	andeq	sp, r0, lr, lsr #8
    1720:	1c2a0200 	sfmne	f0, 4, [sl], #-0
    1724:	0000002c 	andeq	r0, r0, ip, lsr #32
    1728:	00175e03 	andseq	r5, r7, r3, lsl #28
    172c:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    1730:	2a02006e 	bcs	818f0 <sw_uart_read_timeout+0x81324>
    1734:	00002c33 	andeq	r2, r0, r3, lsr ip
    1738:	02853100 	addeq	r3, r5, #0, 2
    173c:	2b020000 	blcs	81744 <sw_uart_read_timeout+0x81178>
    1740:	00002c12 	andeq	r2, r0, r2, lsl ip
    1744:	030c3100 	movweq	r3, #49408	; 0xc100
    1748:	2d020000 	stccs	0, cr0, [r2, #-0]
    174c:	00175e1c 	andseq	r5, r7, ip, lsl lr
    1750:	666f3300 	strbtvs	r3, [pc], -r0, lsl #6
    1754:	2e020066 	cdpcs	0, 0, cr0, cr2, cr6, {3}
    1758:	00002c12 	andeq	r2, r0, r2, lsl ip
    175c:	04060000 	streq	r0, [r6], #-0
    1760:	00000033 	andeq	r0, r0, r3, lsr r0
    1764:	0002c52e 	andeq	ip, r2, lr, lsr #10
    1768:	01190200 	tsteq	r9, r0, lsl #4
    176c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1770:	0017a403 	andseq	sl, r7, r3, lsl #8
    1774:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    1778:	1902006e 	stmdbne	r2, {r1, r2, r3, r5, r6}
    177c:	00002c1a 	andeq	r2, r0, sl, lsl ip
    1780:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    1784:	2c281902 			; <UNDEFINED> instruction: 0x2c281902
    1788:	30000000 	andcc	r0, r0, r0
    178c:	000002a2 	andeq	r0, r0, r2, lsr #5
    1790:	2c341902 			; <UNDEFINED> instruction: 0x2c341902
    1794:	30000000 	andcc	r0, r0, r0
    1798:	00000250 	andeq	r0, r0, r0, asr r2
    179c:	2c441902 	mcrrcs	9, 0, r1, r4, cr2	; <UNPREDICTABLE>
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	0000ee2e 	andeq	lr, r0, lr, lsr #28
    17a8:	18090200 	stmdane	r9, {r9}
    17ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    17b0:	0017e403 	andseq	lr, r7, r3, lsl #8
    17b4:	02a23000 	adceq	r3, r2, #0
    17b8:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    17bc:	00002c2f 	andeq	r2, r0, pc, lsr #24
    17c0:	006e2f00 	rsbeq	r2, lr, r0, lsl #30
    17c4:	2c3f0902 			; <UNDEFINED> instruction: 0x2c3f0902
    17c8:	33000000 	movwcc	r0, #0
    17cc:	0c020063 	stceq	0, cr0, [r2], {99}	; 0x63
    17d0:	00002c0e 	andeq	r2, r0, lr, lsl #24
    17d4:	4e313200 	cdpmi	2, 3, cr3, cr1, cr0, {0}
    17d8:	02000000 	andeq	r0, r0, #0
    17dc:	002c110d 	eoreq	r1, ip, sp, lsl #2
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	0002d534 	andeq	sp, r2, r4, lsr r5
    17e8:	0002d500 	andeq	sp, r2, r0, lsl #10
    17ec:	06280600 	strteq	r0, [r8], -r0, lsl #12
    17f0:	00013734 	andeq	r3, r1, r4, lsr r7
    17f4:	00013700 	andeq	r3, r1, r0, lsl #14
    17f8:	066e0600 	strbteq	r0, [lr], -r0, lsl #12
    17fc:	00030234 	andeq	r0, r3, r4, lsr r2
    1800:	00030200 	andeq	r0, r3, r0, lsl #4
    1804:	05020700 	streq	r0, [r2, #-1792]	; 0xfffff900
    1808:	00031634 	andeq	r1, r3, r4, lsr r6
    180c:	00031600 	andeq	r1, r3, r0, lsl #12
    1810:	061c0800 	ldreq	r0, [ip], -r0, lsl #16
    1814:	00006234 	andeq	r6, r0, r4, lsr r2
    1818:	00006200 	andeq	r6, r0, r0, lsl #4
    181c:	061d0800 	ldreq	r0, [sp], -r0, lsl #16
    1820:	00003034 	andeq	r3, r0, r4, lsr r0
    1824:	00003000 	andeq	r3, r0, r0
    1828:	06210800 	strteq	r0, [r1], -r0, lsl #16
    182c:	00003b34 	andeq	r3, r0, r4, lsr fp
    1830:	00003b00 	andeq	r3, r0, r0, lsl #22
    1834:	0a5f0600 	beq	17c303c <sw_uart_read_timeout+0x17c2a70>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <sw_uart_read_timeout+0x2bfae0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <sw_uart_read_timeout+0x2ce2a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <sw_uart_read_timeout+0x2bfab8>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  50:	0b0b0113 	bleq	2c04a4 <sw_uart_read_timeout+0x2bfed8>
  54:	0b3b0b3a 	bleq	ec2d44 <sw_uart_read_timeout+0xec2778>
  58:	13010b39 	movwne	r0, #6969	; 0x1b39
  5c:	0d090000 	stceq	0, cr0, [r9, #-0]
  60:	3a080300 	bcc	200c68 <sw_uart_read_timeout+0x20069c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  6c:	0a00000b 	beq	a0 <.debug_abbrev+0xa0>
  70:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  74:	0b3b0b3a 	bleq	ec2d64 <sw_uart_read_timeout+0xec2798>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	00000b38 	andeq	r0, r0, r8, lsr fp
  80:	0301130b 	movweq	r1, #4875	; 0x130b
  84:	3a0b0b0e 	bcc	2c2cc4 <sw_uart_read_timeout+0x2c26f8>
  88:	010b3b0b 	tsteq	fp, fp, lsl #22
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  94:	0b381349 	bleq	e04dc0 <sw_uart_read_timeout+0xe047f4>
  98:	00001934 	andeq	r1, r0, r4, lsr r9
  9c:	0b000f0d 	bleq	3cd8 <sw_uart_read_timeout+0x370c>
  a0:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
  a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a8:	0b3a0e03 	bleq	e838bc <sw_uart_read_timeout+0xe832f0>
  ac:	0b390b3b 	bleq	e42da0 <sw_uart_read_timeout+0xe427d4>
  b0:	13491927 	movtne	r1, #39207	; 0x9927
  b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  bc:	00130119 	andseq	r0, r3, r9, lsl r1
  c0:	00050f00 	andeq	r0, r5, r0, lsl #30
  c4:	0b3a0803 	bleq	e820d8 <sw_uart_read_timeout+0xe81b0c>
  c8:	0b390b3b 	bleq	e42dbc <sw_uart_read_timeout+0xe427f0>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	00051000 	andeq	r1, r5, r0
  d8:	0b3a0e03 	bleq	e838ec <sw_uart_read_timeout+0xe83320>
  dc:	0b390b3b 	bleq	e42dd0 <sw_uart_read_timeout+0xe42804>
  e0:	17021349 	strne	r1, [r2, -r9, asr #6]
  e4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  e8:	00341100 	eorseq	r1, r4, r0, lsl #2
  ec:	13490e03 	movtne	r0, #40451	; 0x9e03
  f0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  f4:	34120000 	ldrcc	r0, [r2], #-0
  f8:	3a080300 	bcc	200d00 <sw_uart_read_timeout+0x200734>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	1742b717 	smlaldne	fp, r2, r7, r7
 108:	0b130000 	bleq	4c0110 <sw_uart_read_timeout+0x4bfb44>
 10c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 110:	00130106 	andseq	r0, r3, r6, lsl #2
 114:	82891400 	addhi	r1, r9, #0, 8
 118:	01110101 	tsteq	r1, r1, lsl #2
 11c:	00001331 	andeq	r1, r0, r1, lsr r3
 120:	01828a15 	orreq	r8, r2, r5, lsl sl
 124:	91180200 	tstls	r8, r0, lsl #4
 128:	00001842 	andeq	r1, r0, r2, asr #16
 12c:	01828916 	orreq	r8, r2, r6, lsl r9
 130:	31011101 	tstcc	r1, r1, lsl #2
 134:	00130113 	andseq	r0, r3, r3, lsl r1
 138:	82891700 	addhi	r1, r9, #0, 14
 13c:	01110001 	tsteq	r1, r1
 140:	00001331 	andeq	r1, r0, r1, lsr r3
 144:	49010118 	stmdbmi	r1, {r3, r4, r8}
 148:	00130113 	andseq	r0, r3, r3, lsl r1
 14c:	00211900 	eoreq	r1, r1, r0, lsl #18
 150:	0b2f1349 	bleq	bc4e7c <sw_uart_read_timeout+0xbc48b0>
 154:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 158:	03193f01 	tsteq	r9, #1, 30
 15c:	3b0b3a0e 	blcc	2ce99c <sw_uart_read_timeout+0x2ce3d0>
 160:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 164:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 168:	97184006 	ldrls	r4, [r8, -r6]
 16c:	13011942 	movwne	r1, #6466	; 0x1942
 170:	0b1b0000 	bleq	6c0178 <sw_uart_read_timeout+0x6bfbac>
 174:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 178:	1c000006 	stcne	0, cr0, [r0], {6}
 17c:	08030005 	stmdaeq	r3, {r0, r2}
 180:	0b3b0b3a 	bleq	ec2e70 <sw_uart_read_timeout+0xec28a4>
 184:	13490b39 	movtne	r0, #39737	; 0x9b39
 188:	00001802 	andeq	r1, r0, r2, lsl #16
 18c:	0000181d 	andeq	r1, r0, sp, lsl r8
 190:	00341e00 	eorseq	r1, r4, r0, lsl #28
 194:	0b3a0803 	bleq	e821a8 <sw_uart_read_timeout+0xe81bdc>
 198:	0b390b3b 	bleq	e42e8c <sw_uart_read_timeout+0xe428c0>
 19c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 1a0:	341f0000 	ldrcc	r0, [pc], #-0	; 1a8 <.debug_abbrev+0x1a8>
 1a4:	3a0e0300 	bcc	380dac <sw_uart_read_timeout+0x3807e0>
 1a8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b0:	20000018 	andcs	r0, r0, r8, lsl r0
 1b4:	13490021 	movtne	r0, #36897	; 0x9021
 1b8:	0000052f 	andeq	r0, r0, pc, lsr #10
 1bc:	03000521 	movweq	r0, #1313	; 0x521
 1c0:	3b0b3a0e 	blcc	2cea00 <sw_uart_read_timeout+0x2ce434>
 1c4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c8:	00180213 	andseq	r0, r8, r3, lsl r2
 1cc:	00342200 	eorseq	r2, r4, r0, lsl #4
 1d0:	0b3a0803 	bleq	e821e4 <sw_uart_read_timeout+0xe81c18>
 1d4:	0b390b3b 	bleq	e42ec8 <sw_uart_read_timeout+0xe428fc>
 1d8:	061c1349 	ldreq	r1, [ip], -r9, asr #6
 1dc:	34230000 	strtcc	r0, [r3], #-0
 1e0:	3a0e0300 	bcc	380de8 <sw_uart_read_timeout+0x38081c>
 1e4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1ec:	1742b717 	smlaldne	fp, r2, r7, r7
 1f0:	1d240000 	stcne	0, cr0, [r4, #-0]
 1f4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 1f8:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
 1fc:	0b581755 	bleq	1605f58 <sw_uart_read_timeout+0x160598c>
 200:	0b570b59 	bleq	15c2f6c <sw_uart_read_timeout+0x15c29a0>
 204:	00001301 	andeq	r1, r0, r1, lsl #6
 208:	31000525 	tstcc	r0, r5, lsr #10
 20c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 210:	00001742 	andeq	r1, r0, r2, asr #14
 214:	55010b26 	strpl	r0, [r1, #-2854]	; 0xfffff4da
 218:	27000017 	smladcs	r0, r7, r0, r0
 21c:	13310034 	teqne	r1, #52	; 0x34
 220:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 224:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
 228:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 22c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 230:	12011105 	andne	r1, r1, #1073741825	; 0x40000001
 234:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 238:	010b570b 	tsteq	fp, fp, lsl #14
 23c:	29000013 	stmdbcs	r0, {r0, r1, r4}
 240:	13310034 	teqne	r1, #52	; 0x34
 244:	0000061c 	andeq	r0, r0, ip, lsl r6
 248:	31010b2a 	tstcc	r1, sl, lsr #22
 24c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 250:	2b000006 	blcs	270 <.debug_abbrev+0x270>
 254:	13310005 	teqne	r1, #5
 258:	1d2c0000 	stcne	0, cr0, [ip, #-0]
 25c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 260:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
 264:	06120111 			; <UNDEFINED> instruction: 0x06120111
 268:	0b590b58 	bleq	1642fd0 <sw_uart_read_timeout+0x1642a04>
 26c:	00000b57 	andeq	r0, r0, r7, asr fp
 270:	3100052d 	tstcc	r0, sp, lsr #10
 274:	000b1c13 	andeq	r1, fp, r3, lsl ip
 278:	012e2e00 			; <UNDEFINED> instruction: 0x012e2e00
 27c:	0b3a0e03 	bleq	e83a90 <sw_uart_read_timeout+0xe834c4>
 280:	0b390b3b 	bleq	e42f74 <sw_uart_read_timeout+0xe429a8>
 284:	13491927 	movtne	r1, #39207	; 0x9927
 288:	13010b20 	movwne	r0, #6944	; 0x1b20
 28c:	052f0000 	streq	r0, [pc, #-0]!	; 294 <.debug_abbrev+0x294>
 290:	3a080300 	bcc	200e98 <sw_uart_read_timeout+0x2008cc>
 294:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 298:	0013490b 	andseq	r4, r3, fp, lsl #18
 29c:	00053000 	andeq	r3, r5, r0
 2a0:	0b3a0e03 	bleq	e83ab4 <sw_uart_read_timeout+0xe834e8>
 2a4:	0b390b3b 	bleq	e42f98 <sw_uart_read_timeout+0xe429cc>
 2a8:	00001349 	andeq	r1, r0, r9, asr #6
 2ac:	03003431 	movweq	r3, #1073	; 0x431
 2b0:	3b0b3a0e 	blcc	2ceaf0 <sw_uart_read_timeout+0x2ce524>
 2b4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2b8:	32000013 	andcc	r0, r0, #19
 2bc:	0000010b 	andeq	r0, r0, fp, lsl #2
 2c0:	03003433 	movweq	r3, #1075	; 0x433
 2c4:	3b0b3a08 	blcc	2ceaec <sw_uart_read_timeout+0x2ce520>
 2c8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2cc:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
 2d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 2d4:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 2d8:	0b3a0e03 	bleq	e83aec <sw_uart_read_timeout+0xe83520>
 2dc:	0b390b3b 	bleq	e42fd0 <sw_uart_read_timeout+0xe42a04>
 2e0:	Address 0x00000000000002e0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
       c:	000005cc 	andeq	r0, r0, ip, asr #11
      10:	000005ec 	andeq	r0, r0, ip, ror #11
      14:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      18:	18000005 	stmdane	r0, {r0, r2}
      1c:	01000006 	tsteq	r0, r6
      20:	06185700 	ldreq	r5, [r8], -r0, lsl #14
      24:	06300000 	ldrteq	r0, [r0], -r0
      28:	00010000 	andeq	r0, r1, r0
      2c:	00063050 	andeq	r3, r6, r0, asr r0
      30:	00063800 	andeq	r3, r6, r0, lsl #16
      34:	f3000400 	vshl.u8	d0, d0, d0
      38:	389f5001 	ldmcc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
      3c:	44000006 	strmi	r0, [r0], #-6
      40:	01000006 	tsteq	r0, r6
      44:	06445700 	strbeq	r5, [r4], -r0, lsl #14
      48:	06540000 	ldrbeq	r0, [r4], -r0
      4c:	00040000 	andeq	r0, r4, r0
      50:	9f5001f3 	svcls	0x005001f3
	...
      68:	000005cc 	andeq	r0, r0, ip, asr #11
      6c:	000005ec 	andeq	r0, r0, ip, ror #11
      70:	ec510001 	mrrc	0, 0, r0, r1, cr1
      74:	18000005 	stmdane	r0, {r0, r2}
      78:	01000006 	tsteq	r0, r6
      7c:	06185900 	ldreq	r5, [r8], -r0, lsl #18
      80:	062c0000 	strteq	r0, [ip], -r0
      84:	00010000 	andeq	r0, r1, r0
      88:	00062c51 	andeq	r2, r6, r1, asr ip
      8c:	00063800 	andeq	r3, r6, r0, lsl #16
      90:	f3000400 	vshl.u8	d0, d0, d0
      94:	389f5101 	ldmcc	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
      98:	44000006 	strmi	r0, [r0], #-6
      9c:	01000006 	tsteq	r0, r6
      a0:	06445900 	strbeq	r5, [r4], -r0, lsl #18
      a4:	06540000 	ldrbeq	r0, [r4], -r0
      a8:	00040000 	andeq	r0, r4, r0
      ac:	9f5101f3 	svcls	0x005101f3
	...
      c0:	05cc0000 	strbeq	r0, [ip]
      c4:	05ec0000 	strbeq	r0, [ip, #0]!
      c8:	00010000 	andeq	r0, r1, r0
      cc:	0005ec52 	andeq	lr, r5, r2, asr ip
      d0:	00061800 	andeq	r1, r6, r0, lsl #16
      d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
      d8:	00000618 	andeq	r0, r0, r8, lsl r6
      dc:	00000628 	andeq	r0, r0, r8, lsr #12
      e0:	28520001 	ldmdacs	r2, {r0}^
      e4:	44000006 	strmi	r0, [r0], #-6
      e8:	01000006 	tsteq	r0, r6
      ec:	06445600 	strbeq	r5, [r4], -r0, lsl #12
      f0:	06540000 	ldrbeq	r0, [r4], -r0
      f4:	00040000 	andeq	r0, r4, r0
      f8:	9f5201f3 	svcls	0x005201f3
	...
     110:	000005cc 	andeq	r0, r0, ip, asr #11
     114:	000005ec 	andeq	r0, r0, ip, ror #11
     118:	ec530001 	mrrc	0, 0, r0, r3, cr1
     11c:	18000005 	stmdane	r0, {r0, r2}
     120:	01000006 	tsteq	r0, r6
     124:	06185800 	ldreq	r5, [r8], -r0, lsl #16
     128:	061c0000 	ldreq	r0, [ip], -r0
     12c:	00010000 	andeq	r0, r1, r0
     130:	00061c53 	andeq	r1, r6, r3, asr ip
     134:	00063800 	andeq	r3, r6, r0, lsl #16
     138:	f3000400 	vshl.u8	d0, d0, d0
     13c:	389f5301 	ldmcc	pc, {r0, r8, r9, ip, lr}	; <UNPREDICTABLE>
     140:	44000006 	strmi	r0, [r0], #-6
     144:	01000006 	tsteq	r0, r6
     148:	06445800 	strbeq	r5, [r4], -r0, lsl #16
     14c:	06540000 	ldrbeq	r0, [r4], -r0
     150:	00040000 	andeq	r0, r4, r0
     154:	9f5301f3 	svcls	0x005301f3
	...
     164:	05ec0000 	strbeq	r0, [ip, #0]!
     168:	06180000 	ldreq	r0, [r8], -r0
     16c:	00010000 	andeq	r0, r1, r0
     170:	00063854 	andeq	r3, r6, r4, asr r8
     174:	00064400 	andeq	r4, r6, r0, lsl #8
     178:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     17c:	00000644 	andeq	r0, r0, r4, asr #12
     180:	00000654 	andeq	r0, r0, r4, asr r6
     184:	00500001 	subseq	r0, r0, r1
	...
     190:	00060400 	andeq	r0, r6, r0, lsl #8
     194:	00061800 	andeq	r1, r6, r0, lsl #16
     198:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     1a8:	00000598 	muleq	r0, r8, r5
     1ac:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     1b0:	b0500001 	subslt	r0, r0, r1
     1b4:	cc000005 	stcgt	0, cr0, [r0], {5}
     1b8:	01000005 	tsteq	r0, r5
     1bc:	00005700 	andeq	r5, r0, r0, lsl #14
	...
     1c8:	05980000 	ldreq	r0, [r8]
     1cc:	05b00000 	ldreq	r0, [r0, #0]!
     1d0:	00010000 	andeq	r0, r1, r0
     1d4:	0005b051 	andeq	fp, r5, r1, asr r0
     1d8:	0005cc00 	andeq	ip, r5, r0, lsl #24
     1dc:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     1ec:	00000598 	muleq	r0, r8, r5
     1f0:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     1f4:	b0520001 	subslt	r0, r2, r1
     1f8:	cc000005 	stcgt	0, cr0, [r0], {5}
     1fc:	01000005 	tsteq	r0, r5
     200:	00005500 	andeq	r5, r0, r0, lsl #10
     204:	00000000 	andeq	r0, r0, r0
     208:	00020000 	andeq	r0, r2, r0
     20c:	05a80000 	streq	r0, [r8, #0]!
     210:	05b00000 	ldreq	r0, [r0, #0]!
     214:	00020000 	andeq	r0, r2, r0
     218:	05b09f30 	ldreq	r9, [r0, #3888]!	; 0xf30
     21c:	05cc0000 	strbeq	r0, [ip]
     220:	00010000 	andeq	r0, r1, r0
     224:	00000054 	andeq	r0, r0, r4, asr r0
	...
     230:	00056400 	andeq	r6, r5, r0, lsl #8
     234:	00057c00 	andeq	r7, r5, r0, lsl #24
     238:	50000100 	andpl	r0, r0, r0, lsl #2
     23c:	0000057c 	andeq	r0, r0, ip, ror r5
     240:	00000598 	muleq	r0, r8, r5
     244:	00570001 	subseq	r0, r7, r1
	...
     250:	64000000 	strvs	r0, [r0], #-0
     254:	7c000005 	stcvc	0, cr0, [r0], {5}
     258:	01000005 	tsteq	r0, r5
     25c:	057c5100 	ldrbeq	r5, [ip, #-256]!	; 0xffffff00
     260:	05980000 	ldreq	r0, [r8]
     264:	00010000 	andeq	r0, r1, r0
     268:	00000056 	andeq	r0, r0, r6, asr r0
	...
     274:	00056400 	andeq	r6, r5, r0, lsl #8
     278:	00057c00 	andeq	r7, r5, r0, lsl #24
     27c:	52000100 	andpl	r0, r0, #0, 2
     280:	0000057c 	andeq	r0, r0, ip, ror r5
     284:	00000598 	muleq	r0, r8, r5
     288:	00550001 	subseq	r0, r5, r1
     28c:	00000000 	andeq	r0, r0, r0
     290:	02000000 	andeq	r0, r0, #0
     294:	74000000 	strvc	r0, [r0], #-0
     298:	7c000005 	stcvc	0, cr0, [r0], {5}
     29c:	02000005 	andeq	r0, r0, #5
     2a0:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     2a4:	98000005 	stmdals	r0, {r0, r2}
     2a8:	01000005 	tsteq	r0, r5
     2ac:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     2bc:	04d80000 	ldrbeq	r0, [r8], #0
     2c0:	04ff0000 	ldrbteq	r0, [pc], #0	; 2c8 <.debug_loc+0x2c8>
     2c4:	00010000 	andeq	r0, r1, r0
     2c8:	0004ff50 	andeq	pc, r4, r0, asr pc	; <UNPREDICTABLE>
     2cc:	00052800 	andeq	r2, r5, r0, lsl #16
     2d0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     2d4:	00000528 	andeq	r0, r0, r8, lsr #10
     2d8:	00000530 	andeq	r0, r0, r0, lsr r5
     2dc:	01f30004 	mvnseq	r0, r4
     2e0:	05309f50 	ldreq	r9, [r0, #-3920]!	; 0xfffff0b0
     2e4:	05640000 	strbeq	r0, [r4, #-0]!
     2e8:	00010000 	andeq	r0, r1, r0
     2ec:	00000055 	andeq	r0, r0, r5, asr r0
	...
     2fc:	18000005 	stmdane	r0, {r0, r2}
     300:	01000005 	tsteq	r0, r5
     304:	05185000 	ldreq	r5, [r8, #-0]
     308:	05280000 	streq	r0, [r8, #-0]!
     30c:	00010000 	andeq	r0, r1, r0
     310:	00052854 	andeq	r2, r5, r4, asr r8
     314:	00054800 	andeq	r4, r5, r0, lsl #16
     318:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     328:	00000480 	andeq	r0, r0, r0, lsl #9
     32c:	00000498 	muleq	r0, r8, r4
     330:	98500001 	ldmdals	r0, {r0}^
     334:	d8000004 	stmdale	r0, {r2}
     338:	01000004 	tsteq	r0, r4
     33c:	00005800 	andeq	r5, r0, r0, lsl #16
	...
     348:	04800000 	streq	r0, [r0], #0
     34c:	04980000 	ldreq	r0, [r8], #0
     350:	00010000 	andeq	r0, r1, r0
     354:	00049851 	andeq	r9, r4, r1, asr r8
     358:	0004d800 	andeq	sp, r4, r0, lsl #16
     35c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     36c:	00000480 	andeq	r0, r0, r0, lsl #9
     370:	00000498 	muleq	r0, r8, r4
     374:	98520001 	ldmdals	r2, {r0}^
     378:	d8000004 	stmdale	r0, {r2}
     37c:	01000004 	tsteq	r0, r4
     380:	00005700 	andeq	r5, r0, r0, lsl #14
     384:	00000000 	andeq	r0, r0, r0
     388:	00010000 	andeq	r0, r1, r0
     38c:	04900000 	ldreq	r0, [r0], #0
     390:	04980000 	ldreq	r0, [r8], #0
     394:	00020000 	andeq	r0, r2, r0
     398:	04989f30 	ldreq	r9, [r8], #3888	; 0xf30
     39c:	04d80000 	ldrbeq	r0, [r8], #0
     3a0:	00010000 	andeq	r0, r1, r0
     3a4:	00000054 	andeq	r0, r0, r4, asr r0
	...
     3b0:	00045400 	andeq	r5, r4, r0, lsl #8
     3b4:	00046400 	andeq	r6, r4, r0, lsl #8
     3b8:	50000100 	andpl	r0, r0, r0, lsl #2
     3bc:	00000464 	andeq	r0, r0, r4, ror #8
     3c0:	00000480 	andeq	r0, r0, r0, lsl #9
     3c4:	00550001 	subseq	r0, r5, r1
	...
     3d0:	54000000 	strpl	r0, [r0], #-0
     3d4:	64000004 	strvs	r0, [r0], #-4
     3d8:	01000004 	tsteq	r0, r4
     3dc:	04645100 	strbteq	r5, [r4], #-256	; 0xffffff00
     3e0:	04800000 	streq	r0, [r0], #0
     3e4:	00010000 	andeq	r0, r1, r0
     3e8:	00000054 	andeq	r0, r0, r4, asr r0
	...
     3f4:	00044400 	andeq	r4, r4, r0, lsl #8
     3f8:	00044f00 	andeq	r4, r4, r0, lsl #30
     3fc:	50000100 	andpl	r0, r0, r0, lsl #2
     400:	0000044f 	andeq	r0, r0, pc, asr #8
     404:	00000454 	andeq	r0, r0, r4, asr r4
     408:	01f30004 	mvnseq	r0, r4
     40c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     418:	03900000 	orrseq	r0, r0, #0
     41c:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
     420:	00010000 	andeq	r0, r1, r0
     424:	0003b351 	andeq	fp, r3, r1, asr r3
     428:	00044400 	andeq	r4, r4, r0, lsl #8
     42c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     43c:	00000390 	muleq	r0, r0, r3
     440:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
     444:	b3520001 	cmplt	r2, #1
     448:	44000003 	strmi	r0, [r0], #-3
     44c:	01000004 	tsteq	r0, r4
     450:	00005700 	andeq	r5, r0, r0, lsl #14
	...
     45c:	03900000 	orrseq	r0, r0, #0
     460:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
     464:	00010000 	andeq	r0, r1, r0
     468:	0003b353 	andeq	fp, r3, r3, asr r3
     46c:	00044400 	andeq	r4, r4, r0, lsl #8
     470:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     480:	000003cc 	andeq	r0, r0, ip, asr #7
     484:	00000420 	andeq	r0, r0, r0, lsr #8
     488:	20520001 	subscs	r0, r2, r1
     48c:	44000004 	strmi	r0, [r0], #-4
     490:	06000004 	streq	r0, [r0], -r4
     494:	78007500 	stmdavc	r0, {r8, sl, ip, sp, lr}
     498:	009f1e00 	addseq	r1, pc, r0, lsl #28
	...
     4a8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4ac:	97000001 	strls	r0, [r0, -r1]
     4b0:	01000001 	tsteq	r0, r1
     4b4:	01975000 	orrseq	r5, r7, r0
     4b8:	01c80000 	biceq	r0, r8, r0
     4bc:	00010000 	andeq	r0, r1, r0
     4c0:	0001c857 	andeq	ip, r1, r7, asr r8
     4c4:	0001cc00 	andeq	ip, r1, r0, lsl #24
     4c8:	50000100 	andpl	r0, r0, r0, lsl #2
     4cc:	000001cc 	andeq	r0, r0, ip, asr #3
     4d0:	00000390 	muleq	r0, r0, r3
     4d4:	00570001 	subseq	r0, r7, r1
	...
     4e8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4ec:	97000001 	strls	r0, [r0, -r1]
     4f0:	01000001 	tsteq	r0, r1
     4f4:	01975100 	orrseq	r5, r7, r0, lsl #2
     4f8:	01c80000 	biceq	r0, r8, r0
     4fc:	00010000 	andeq	r0, r1, r0
     500:	0001c855 	andeq	ip, r1, r5, asr r8
     504:	0001cc00 	andeq	ip, r1, r0, lsl #24
     508:	51000100 	mrspl	r0, (UNDEF: 16)
     50c:	000001cc 	andeq	r0, r0, ip, asr #3
     510:	0000037c 	andeq	r0, r0, ip, ror r3
     514:	01f30004 	mvnseq	r0, r4
     518:	037c9f51 	cmneq	ip, #324	; 0x144
     51c:	03840000 	orreq	r0, r4, #0
     520:	00010000 	andeq	r0, r1, r0
     524:	00038455 	andeq	r8, r3, r5, asr r4
     528:	00039000 	andeq	r9, r3, r0
     52c:	f3000400 	vshl.u8	d0, d0, d0
     530:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
     53c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     540:	0c000001 	stceq	0, cr0, [r0], {1}
     544:	01000002 	tsteq	r0, r2
     548:	037c5400 	cmneq	ip, #0, 8
     54c:	03900000 	orrseq	r0, r0, #0
     550:	00010000 	andeq	r0, r1, r0
     554:	00000054 	andeq	r0, r0, r4, asr r0
     558:	00000000 	andeq	r0, r0, r0
     55c:	d8000100 	stmdale	r0, {r8}
     560:	7c000001 	stcvc	0, cr0, [r0], {1}
     564:	01000003 	tsteq	r0, r3
     568:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     574:	01dc0000 	bicseq	r0, ip, r0
     578:	03500000 	cmpeq	r0, #0
     57c:	00010000 	andeq	r0, r1, r0
     580:	0003505c 	andeq	r5, r3, ip, asr r0
     584:	00037c00 	andeq	r7, r3, r0, lsl #24
     588:	77000200 	strvc	r0, [r0, -r0, lsl #4]
     58c:	00000008 	andeq	r0, r0, r8
	...
     598:	0001e000 	andeq	lr, r1, r0
     59c:	00035400 	andeq	r5, r3, r0, lsl #8
     5a0:	5e000100 	adfpls	f0, f0, f0
     5a4:	00000354 	andeq	r0, r0, r4, asr r3
     5a8:	0000037c 	andeq	r0, r0, ip, ror r3
     5ac:	08770006 	ldmdaeq	r7!, {r1, r2}^
     5b0:	9f253106 	svcls	0x00253106
	...
     5bc:	00000001 	andeq	r0, r0, r1
     5c0:	01e00000 	mvneq	r0, r0
     5c4:	02080000 	andeq	r0, r8, #0
     5c8:	00020000 	andeq	r0, r2, r0
     5cc:	02089f30 	andeq	r9, r8, #48, 30	; 0xc0
     5d0:	02340000 	eorseq	r0, r4, #0
     5d4:	00010000 	andeq	r0, r1, r0
     5d8:	00023455 	andeq	r3, r2, r5, asr r4
     5dc:	00037c00 	andeq	r7, r3, r0, lsl #24
     5e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     5ec:	01d80000 	bicseq	r0, r8, r0
     5f0:	037c0000 	cmneq	ip, #0
     5f4:	00010000 	andeq	r0, r1, r0
     5f8:	00000053 	andeq	r0, r0, r3, asr r0
     5fc:	00000000 	andeq	r0, r0, r0
     600:	00000200 	andeq	r0, r0, r0, lsl #4
     604:	00000000 	andeq	r0, r0, r0
     608:	00017800 	andeq	r7, r1, r0, lsl #16
     60c:	00019700 	andeq	r9, r1, r0, lsl #14
     610:	51000100 	mrspl	r0, (UNDEF: 16)
     614:	00000197 	muleq	r0, r7, r1
     618:	000001c8 	andeq	r0, r0, r8, asr #3
     61c:	c8550001 	ldmdagt	r5, {r0}^
     620:	cc000001 	stcgt	0, cr0, [r0], {1}
     624:	01000001 	tsteq	r0, r1
     628:	037c5100 	cmneq	ip, #0, 2
     62c:	03840000 	orreq	r0, r4, #0
     630:	00010000 	andeq	r0, r1, r0
     634:	00000055 	andeq	r0, r0, r5, asr r0
     638:	00000000 	andeq	r0, r0, r0
     63c:	00000200 	andeq	r0, r0, r0, lsl #4
     640:	00017800 	andeq	r7, r1, r0, lsl #16
     644:	0001cc00 	andeq	ip, r1, r0, lsl #24
     648:	30000200 	andcc	r0, r0, r0, lsl #4
     64c:	00037c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     650:	00038400 	andeq	r8, r3, r0, lsl #8
     654:	30000200 	andcc	r0, r0, r0, lsl #4
     658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     65c:	00000000 	andeq	r0, r0, r0
     660:	00000200 	andeq	r0, r0, r0, lsl #4
     664:	00017800 	andeq	r7, r1, r0, lsl #16
     668:	0001cc00 	andeq	ip, r1, r0, lsl #24
     66c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     670:	0000037c 	andeq	r0, r0, ip, ror r3
     674:	00000384 	andeq	r0, r0, r4, lsl #7
     678:	00540001 	subseq	r0, r4, r1
	...
     684:	9c000000 	stcls	0, cr0, [r0], {-0}
     688:	c8000001 	stmdagt	r0, {r0}
     68c:	01000001 	tsteq	r0, r1
     690:	037c5800 	cmneq	ip, #0, 16
     694:	03840000 	orreq	r0, r4, #0
     698:	00010000 	andeq	r0, r1, r0
     69c:	00000058 	andeq	r0, r0, r8, asr r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	78000400 	stmdavc	r0, {sl}
     6a8:	88000001 	stmdahi	r0, {r0}
     6ac:	01000001 	tsteq	r0, r1
     6b0:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     6bc:	0000017c 	andeq	r0, r0, ip, ror r1
     6c0:	00000188 	andeq	r0, r0, r8, lsl #3
     6c4:	00560001 	subseq	r0, r6, r1
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	02000000 	andeq	r0, r0, #0
     6d0:	00019c00 	andeq	r9, r1, r0, lsl #24
     6d4:	0001a800 	andeq	sl, r1, r0, lsl #16
     6d8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     6e4:	00000004 	andeq	r0, r0, r4
     6e8:	0000019c 	muleq	r0, ip, r1
     6ec:	000001c8 	andeq	r0, r0, r8, asr #3
     6f0:	000c0006 	andeq	r0, ip, r6
     6f4:	9f202000 	svcls	0x00202000
     6f8:	0000037c 	andeq	r0, r0, ip, ror r3
     6fc:	00000384 	andeq	r0, r0, r4, lsl #7
     700:	000c0006 	andeq	r0, ip, r6
     704:	9f202000 	svcls	0x00202000
	...
     710:	00000005 	andeq	r0, r0, r5
     714:	0000019c 	muleq	r0, ip, r1
     718:	000001c8 	andeq	r0, r0, r8, asr #3
     71c:	340c0006 	strcc	r0, [ip], #-6
     720:	9f202000 	svcls	0x00202000
     724:	0000037c 	andeq	r0, r0, ip, ror r3
     728:	00000384 	andeq	r0, r0, r4, lsl #7
     72c:	340c0006 	strcc	r0, [ip], #-6
     730:	9f202000 	svcls	0x00202000
	...
     73c:	019c0006 	orrseq	r0, ip, r6
     740:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
     744:	00010000 	andeq	r0, r1, r0
     748:	00000056 	andeq	r0, r0, r6, asr r0
     74c:	00000000 	andeq	r0, r0, r0
     750:	e4010000 	str	r0, [r1], #-0
     754:	f4000001 	vst4.8	{d0-d3}, [r0], r1
     758:	01000001 	tsteq	r0, r1
     75c:	00005100 	andeq	r5, r0, r0, lsl #2
     760:	00000000 	andeq	r0, r0, r0
     764:	01000000 	mrseq	r0, (UNDEF: 0)
     768:	000001e4 	andeq	r0, r0, r4, ror #3
     76c:	000001f4 	strdeq	r0, [r0], -r4
     770:	00530001 	subseq	r0, r3, r1
     774:	00000000 	andeq	r0, r0, r0
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	0001e800 	andeq	lr, r1, r0, lsl #16
     780:	0001ec00 	andeq	lr, r1, r0, lsl #24
     784:	52000100 	andpl	r0, r0, #0, 2
	...
     790:	01e80000 	mvneq	r0, r0
     794:	01ec0000 	mvneq	r0, r0
     798:	00010000 	andeq	r0, r1, r0
     79c:	00000052 	andeq	r0, r0, r2, asr r0
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	f4000300 	vst2.8	{d0-d3}, [r0], r0
     7a8:	08000001 	stmdaeq	r0, {r0}
     7ac:	06000002 	streq	r0, [r0], -r2
     7b0:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     7b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	05000000 	streq	r0, [r0, #-0]
     7c0:	0001f400 	andeq	pc, r1, r0, lsl #8
     7c4:	00037c00 	andeq	r7, r3, r0, lsl #24
     7c8:	0c000600 	stceq	6, cr0, [r0], {-0}
     7cc:	20200000 	eorcs	r0, r0, r0
     7d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	f4000600 	vst1.8	{d0-d2}, [r0], r0
     7dc:	7c000001 	stcvc	0, cr0, [r0], {1}
     7e0:	06000003 	streq	r0, [r0], -r3
     7e4:	00340c00 	eorseq	r0, r4, r0, lsl #24
     7e8:	009f2020 	addseq	r2, pc, r0, lsr #32
	...
     7f4:	0001f800 	andeq	pc, r1, r0, lsl #16
     7f8:	00020800 	andeq	r0, r2, r0, lsl #16
     7fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     808:	020c0100 	andeq	r0, ip, #0, 2
     80c:	021c0000 	andseq	r0, ip, #0
     810:	00010000 	andeq	r0, r1, r0
     814:	00000054 	andeq	r0, r0, r4, asr r0
     818:	00000000 	andeq	r0, r0, r0
     81c:	0c010000 	stceq	0, cr0, [r1], {-0}
     820:	1c000002 	stcne	0, cr0, [r0], {2}
     824:	01000002 	tsteq	r0, r2
     828:	00005300 	andeq	r5, r0, r0, lsl #6
     82c:	00000000 	andeq	r0, r0, r0
     830:	00010000 	andeq	r0, r1, r0
     834:	00000210 	andeq	r0, r0, r0, lsl r2
     838:	00000214 	andeq	r0, r0, r4, lsl r2
     83c:	00520001 	subseq	r0, r2, r1
	...
     848:	00021000 	andeq	r1, r2, r0
     84c:	00021400 	andeq	r1, r2, r0, lsl #8
     850:	52000100 	andpl	r0, r0, #0, 2
	...
     85c:	021c0005 	andseq	r0, ip, #5
     860:	037c0000 	cmneq	ip, #0
     864:	00060000 	andeq	r0, r6, r0
     868:	2000000c 	andcs	r0, r0, ip
     86c:	00009f20 	andeq	r9, r0, r0, lsr #30
     870:	00000000 	andeq	r0, r0, r0
     874:	00060000 	andeq	r0, r6, r0
     878:	0000021c 	andeq	r0, r0, ip, lsl r2
     87c:	0000037c 	andeq	r0, r0, ip, ror r3
     880:	340c0006 	strcc	r0, [ip], #-6
     884:	9f202000 	svcls	0x00202000
	...
     890:	021c0007 	andseq	r0, ip, #7
     894:	02280000 	eoreq	r0, r8, #0
     898:	00010000 	andeq	r0, r1, r0
     89c:	00000051 	andeq	r0, r0, r1, asr r0
     8a0:	00000000 	andeq	r0, r0, r0
     8a4:	3c010000 	stccc	0, cr0, [r1], {-0}
     8a8:	4c000002 	stcmi	0, cr0, [r0], {2}
     8ac:	01000002 	tsteq	r0, r2
     8b0:	00005400 	andeq	r5, r0, r0, lsl #8
     8b4:	00000000 	andeq	r0, r0, r0
     8b8:	01000000 	mrseq	r0, (UNDEF: 0)
     8bc:	0000023c 	andeq	r0, r0, ip, lsr r2
     8c0:	0000024c 	andeq	r0, r0, ip, asr #4
     8c4:	00530001 	subseq	r0, r3, r1
     8c8:	00000000 	andeq	r0, r0, r0
     8cc:	01000000 	mrseq	r0, (UNDEF: 0)
     8d0:	00024000 	andeq	r4, r2, r0
     8d4:	00024400 	andeq	r4, r2, r0, lsl #8
     8d8:	52000100 	andpl	r0, r0, #0, 2
	...
     8e4:	02400000 	subeq	r0, r0, #0
     8e8:	02440000 	subeq	r0, r4, #0
     8ec:	00010000 	andeq	r0, r1, r0
     8f0:	00000052 	andeq	r0, r0, r2, asr r0
     8f4:	00000000 	andeq	r0, r0, r0
     8f8:	4c000500 	cfstr32mi	mvfx0, [r0], {-0}
     8fc:	7c000002 	stcvc	0, cr0, [r0], {2}
     900:	06000003 	streq	r0, [r0], -r3
     904:	00000c00 	andeq	r0, r0, r0, lsl #24
     908:	009f2020 	addseq	r2, pc, r0, lsr #32
     90c:	00000000 	andeq	r0, r0, r0
     910:	06000000 	streq	r0, [r0], -r0
     914:	00024c00 	andeq	r4, r2, r0, lsl #24
     918:	00037c00 	andeq	r7, r3, r0, lsl #24
     91c:	0c000600 	stceq	6, cr0, [r0], {-0}
     920:	20200034 	eorcs	r0, r0, r4, lsr r0
     924:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     928:	00000000 	andeq	r0, r0, r0
     92c:	4c000700 	stcmi	7, cr0, [r0], {-0}
     930:	58000002 	stmdapl	r0, {r1}
     934:	01000002 	tsteq	r0, r2
     938:	00005100 	andeq	r5, r0, r0, lsl #2
     93c:	00000000 	andeq	r0, r0, r0
     940:	01000000 	mrseq	r0, (UNDEF: 0)
     944:	00000268 	andeq	r0, r0, r8, ror #4
     948:	00000278 	andeq	r0, r0, r8, ror r2
     94c:	00540001 	subseq	r0, r4, r1
	...
     958:	00026801 	andeq	r6, r2, r1, lsl #16
     95c:	00027800 	andeq	r7, r2, r0, lsl #16
     960:	53000100 	movwpl	r0, #256	; 0x100
	...
     96c:	026c0001 	rsbeq	r0, ip, #1
     970:	02700000 	rsbseq	r0, r0, #0
     974:	00010000 	andeq	r0, r1, r0
     978:	00000052 	andeq	r0, r0, r2, asr r0
     97c:	00000000 	andeq	r0, r0, r0
     980:	6c000000 	stcvs	0, cr0, [r0], {-0}
     984:	70000002 	andvc	r0, r0, r2
     988:	01000002 	tsteq	r0, r2
     98c:	00005200 	andeq	r5, r0, r0, lsl #4
     990:	00000000 	andeq	r0, r0, r0
     994:	00050000 	andeq	r0, r5, r0
     998:	00000278 	andeq	r0, r0, r8, ror r2
     99c:	0000037c 	andeq	r0, r0, ip, ror r3
     9a0:	000c0006 	andeq	r0, ip, r6
     9a4:	9f202000 	svcls	0x00202000
	...
     9b0:	02780006 	rsbseq	r0, r8, #6
     9b4:	037c0000 	cmneq	ip, #0
     9b8:	00060000 	andeq	r0, r6, r0
     9bc:	2000340c 	andcs	r3, r0, ip, lsl #8
     9c0:	00009f20 	andeq	r9, r0, r0, lsr #30
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	00070000 	andeq	r0, r7, r0
     9cc:	00000278 	andeq	r0, r0, r8, ror r2
     9d0:	00000284 	andeq	r0, r0, r4, lsl #5
     9d4:	00510001 	subseq	r0, r1, r1
	...
     9e0:	00029801 	andeq	r9, r2, r1, lsl #16
     9e4:	0002a800 	andeq	sl, r2, r0, lsl #16
     9e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     9f4:	02980100 	addseq	r0, r8, #0, 2
     9f8:	02a80000 	adceq	r0, r8, #0
     9fc:	00010000 	andeq	r0, r1, r0
     a00:	00000053 	andeq	r0, r0, r3, asr r0
     a04:	00000000 	andeq	r0, r0, r0
     a08:	9c000100 	stflss	f0, [r0], {-0}
     a0c:	a0000002 	andge	r0, r0, r2
     a10:	01000002 	tsteq	r0, r2
     a14:	00005200 	andeq	r5, r0, r0, lsl #4
	...
     a20:	0000029c 	muleq	r0, ip, r2
     a24:	000002a0 	andeq	r0, r0, r0, lsr #5
     a28:	00520001 	subseq	r0, r2, r1
     a2c:	00000000 	andeq	r0, r0, r0
     a30:	05000000 	streq	r0, [r0, #-0]
     a34:	0002a800 	andeq	sl, r2, r0, lsl #16
     a38:	00037c00 	andeq	r7, r3, r0, lsl #24
     a3c:	0c000600 	stceq	6, cr0, [r0], {-0}
     a40:	20200000 	eorcs	r0, r0, r0
     a44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a48:	00000000 	andeq	r0, r0, r0
     a4c:	a8000600 	stmdage	r0, {r9, sl}
     a50:	7c000002 	stcvc	0, cr0, [r0], {2}
     a54:	06000003 	streq	r0, [r0], -r3
     a58:	00340c00 	eorseq	r0, r4, r0, lsl #24
     a5c:	009f2020 	addseq	r2, pc, r0, lsr #32
     a60:	00000000 	andeq	r0, r0, r0
     a64:	07000000 	streq	r0, [r0, -r0]
     a68:	0002a800 	andeq	sl, r2, r0, lsl #16
     a6c:	0002b400 	andeq	fp, r2, r0, lsl #8
     a70:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     a7c:	02c80100 	sbceq	r0, r8, #0, 2
     a80:	02d80000 	sbcseq	r0, r8, #0
     a84:	00010000 	andeq	r0, r1, r0
     a88:	00000054 	andeq	r0, r0, r4, asr r0
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
     a94:	d8000002 	stmdale	r0, {r1}
     a98:	01000002 	tsteq	r0, r2
     a9c:	00005300 	andeq	r5, r0, r0, lsl #6
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	00010000 	andeq	r0, r1, r0
     aa8:	000002cc 	andeq	r0, r0, ip, asr #5
     aac:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ab0:	00520001 	subseq	r0, r2, r1
	...
     abc:	0002cc00 	andeq	ip, r2, r0, lsl #24
     ac0:	0002d000 	andeq	sp, r2, r0
     ac4:	52000100 	andpl	r0, r0, #0, 2
	...
     ad0:	02d80005 	sbcseq	r0, r8, #5
     ad4:	037c0000 	cmneq	ip, #0
     ad8:	00060000 	andeq	r0, r6, r0
     adc:	2000000c 	andcs	r0, r0, ip
     ae0:	00009f20 	andeq	r9, r0, r0, lsr #30
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00060000 	andeq	r0, r6, r0
     aec:	000002d8 	ldrdeq	r0, [r0], -r8
     af0:	0000037c 	andeq	r0, r0, ip, ror r3
     af4:	340c0006 	strcc	r0, [ip], #-6
     af8:	9f202000 	svcls	0x00202000
	...
     b04:	02d80007 	sbcseq	r0, r8, #7
     b08:	02e40000 	rsceq	r0, r4, #0
     b0c:	00010000 	andeq	r0, r1, r0
     b10:	00000051 	andeq	r0, r0, r1, asr r0
     b14:	00000000 	andeq	r0, r0, r0
     b18:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
     b1c:	08000002 	stmdaeq	r0, {r1}
     b20:	01000003 	tsteq	r0, r3
     b24:	00005400 	andeq	r5, r0, r0, lsl #8
     b28:	00000000 	andeq	r0, r0, r0
     b2c:	01000000 	mrseq	r0, (UNDEF: 0)
     b30:	000002f8 	strdeq	r0, [r0], -r8
     b34:	00000308 	andeq	r0, r0, r8, lsl #6
     b38:	00530001 	subseq	r0, r3, r1
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	01000000 	mrseq	r0, (UNDEF: 0)
     b44:	0002fc00 	andeq	pc, r2, r0, lsl #24
     b48:	00030000 	andeq	r0, r3, r0
     b4c:	52000100 	andpl	r0, r0, #0, 2
	...
     b58:	02fc0000 	rscseq	r0, ip, #0
     b5c:	03000000 	movweq	r0, #0
     b60:	00010000 	andeq	r0, r1, r0
     b64:	00000052 	andeq	r0, r0, r2, asr r0
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	08000500 	stmdaeq	r0, {r8, sl}
     b70:	7c000003 	stcvc	0, cr0, [r0], {3}
     b74:	06000003 	streq	r0, [r0], -r3
     b78:	00000c00 	andeq	r0, r0, r0, lsl #24
     b7c:	009f2020 	addseq	r2, pc, r0, lsr #32
     b80:	00000000 	andeq	r0, r0, r0
     b84:	06000000 	streq	r0, [r0], -r0
     b88:	00030800 	andeq	r0, r3, r0, lsl #16
     b8c:	00037c00 	andeq	r7, r3, r0, lsl #24
     b90:	0c000600 	stceq	6, cr0, [r0], {-0}
     b94:	20200034 	eorcs	r0, r0, r4, lsr r0
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	08000700 	stmdaeq	r0, {r8, r9, sl}
     ba4:	14000003 	strne	r0, [r0], #-3
     ba8:	01000003 	tsteq	r0, r3
     bac:	00005100 	andeq	r5, r0, r0, lsl #2
     bb0:	00000000 	andeq	r0, r0, r0
     bb4:	01000000 	mrseq	r0, (UNDEF: 0)
     bb8:	00000324 	andeq	r0, r0, r4, lsr #6
     bbc:	00000334 	andeq	r0, r0, r4, lsr r3
     bc0:	00540001 	subseq	r0, r4, r1
	...
     bcc:	00032401 	andeq	r2, r3, r1, lsl #8
     bd0:	00033400 	andeq	r3, r3, r0, lsl #8
     bd4:	53000100 	movwpl	r0, #256	; 0x100
	...
     be0:	03280001 			; <UNDEFINED> instruction: 0x03280001
     be4:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
     be8:	00010000 	andeq	r0, r1, r0
     bec:	00000052 	andeq	r0, r0, r2, asr r0
     bf0:	00000000 	andeq	r0, r0, r0
     bf4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     bf8:	2c000003 	stccs	0, cr0, [r0], {3}
     bfc:	01000003 	tsteq	r0, r3
     c00:	00005200 	andeq	r5, r0, r0, lsl #4
     c04:	00000000 	andeq	r0, r0, r0
     c08:	00050000 	andeq	r0, r5, r0
     c0c:	00000334 	andeq	r0, r0, r4, lsr r3
     c10:	0000037c 	andeq	r0, r0, ip, ror r3
     c14:	000c0006 	andeq	r0, ip, r6
     c18:	9f202000 	svcls	0x00202000
	...
     c24:	03340006 	teqeq	r4, #6
     c28:	037c0000 	cmneq	ip, #0
     c2c:	00060000 	andeq	r0, r6, r0
     c30:	2000340c 	andcs	r3, r0, ip, lsl #8
     c34:	00009f20 	andeq	r9, r0, r0, lsr #30
     c38:	00000000 	andeq	r0, r0, r0
     c3c:	00070000 	andeq	r0, r7, r0
     c40:	00000334 	andeq	r0, r0, r4, lsr r3
     c44:	00000340 	andeq	r0, r0, r0, asr #6
     c48:	00510001 	subseq	r0, r1, r1
	...
     c54:	00035400 	andeq	r5, r3, r0, lsl #8
     c58:	00037c00 	andeq	r7, r3, r0, lsl #24
     c5c:	5e000100 	adfpls	f0, f0, f0
	...
     c68:	03540000 	cmpeq	r4, #0
     c6c:	037c0000 	cmneq	ip, #0
     c70:	00010000 	andeq	r0, r1, r0
     c74:	00000053 	andeq	r0, r0, r3, asr r0
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	54000000 	strpl	r0, [r0], #-0
     c80:	7c000003 	stcvc	0, cr0, [r0], {3}
     c84:	02000003 	andeq	r0, r0, #3
     c88:	009f3100 	addseq	r3, pc, r0, lsl #2
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	05000000 	streq	r0, [r0, #-0]
     c94:	00035400 	andeq	r5, r3, r0, lsl #8
     c98:	00037c00 	andeq	r7, r3, r0, lsl #24
     c9c:	0c000600 	stceq	6, cr0, [r0], {-0}
     ca0:	20200000 	eorcs	r0, r0, r0
     ca4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	54000600 	strpl	r0, [r0], #-1536	; 0xfffffa00
     cb0:	7c000003 	stcvc	0, cr0, [r0], {3}
     cb4:	06000003 	streq	r0, [r0], -r3
     cb8:	00340c00 	eorseq	r0, r4, r0, lsl #24
     cbc:	009f2020 	addseq	r2, pc, r0, lsr #32
     cc0:	00000000 	andeq	r0, r0, r0
     cc4:	07000000 	streq	r0, [r0, -r0]
     cc8:	00035400 	andeq	r5, r3, r0, lsl #8
     ccc:	00036000 	andeq	r6, r3, r0
     cd0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     cdc:	036c0000 	cmneq	ip, #0
     ce0:	03700000 	cmneq	r0, #0
     ce4:	00010000 	andeq	r0, r1, r0
     ce8:	00000052 	andeq	r0, r0, r2, asr r0
	...
     cf8:	00001c00 	andeq	r1, r0, r0, lsl #24
     cfc:	50000100 	andpl	r0, r0, r0, lsl #2
     d00:	0000001c 	andeq	r0, r0, ip, lsl r0
     d04:	0000016c 	andeq	r0, r0, ip, ror #2
     d08:	01f30004 	mvnseq	r0, r4
     d0c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     d1c:	00180000 	andseq	r0, r8, r0
     d20:	00010000 	andeq	r0, r1, r0
     d24:	00001851 	andeq	r1, r0, r1, asr r8
     d28:	00016c00 	andeq	r6, r1, r0, lsl #24
     d2c:	f3000400 	vshl.u8	d0, d0, d0
     d30:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
     d3c:	00000c00 	andeq	r0, r0, r0, lsl #24
     d40:	00016c00 	andeq	r6, r1, r0, lsl #24
     d44:	77000600 	strvc	r0, [r0, -r0, lsl #12]
     d48:	1aff0800 	bne	fffc2d50 <sw_uart_read_timeout+0xfffc2784>
     d4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d50:	00000000 	andeq	r0, r0, r0
     d54:	10000000 	andne	r0, r0, r0
     d58:	6c000000 	stcvs	0, cr0, [r0], {-0}
     d5c:	01000001 	tsteq	r0, r1
     d60:	00005600 	andeq	r5, r0, r0, lsl #12
	...
     d6c:	00100000 	andseq	r0, r0, r0
     d70:	00340000 	eorseq	r0, r4, r0
     d74:	00010000 	andeq	r0, r1, r0
     d78:	00003456 	andeq	r3, r0, r6, asr r4
     d7c:	00016c00 	andeq	r6, r1, r0, lsl #24
     d80:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     d8c:	00140001 	andseq	r0, r4, r1
     d90:	016c0000 	cmneq	ip, r0
     d94:	00010000 	andeq	r0, r1, r0
     d98:	00000054 	andeq	r0, r0, r4, asr r0
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	14000000 	strne	r0, [r0], #-0
     da4:	6c000000 	stcvs	0, cr0, [r0], {-0}
     da8:	01000001 	tsteq	r0, r1
     dac:	00005400 	andeq	r5, r0, r0, lsl #8
     db0:	00000000 	andeq	r0, r0, r0
     db4:	01030000 	mrseq	r0, (UNDEF: 3)
     db8:	00000014 	andeq	r0, r0, r4, lsl r0
     dbc:	00000030 	andeq	r0, r0, r0, lsr r0
     dc0:	00560001 	subseq	r0, r6, r1
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	03000000 	movweq	r0, #0
     dcc:	00001401 	andeq	r1, r0, r1, lsl #8
     dd0:	00003000 	andeq	r3, r0, r0
     dd4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     de0:	00140103 	andseq	r0, r4, r3, lsl #2
     de4:	00300000 	eorseq	r0, r0, r0
     de8:	00020000 	andeq	r0, r2, r0
     dec:	00009f30 	andeq	r9, r0, r0, lsr pc
     df0:	00000000 	andeq	r0, r0, r0
     df4:	01030000 	mrseq	r0, (UNDEF: 3)
     df8:	00000014 	andeq	r0, r0, r4, lsl r0
     dfc:	00000030 	andeq	r0, r0, r0, lsr r0
     e00:	00570001 	subseq	r0, r7, r1
     e04:	00000000 	andeq	r0, r0, r0
     e08:	01000000 	mrseq	r0, (UNDEF: 0)
     e0c:	00002001 	andeq	r2, r0, r1
     e10:	00003000 	andeq	r3, r0, r0
     e14:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     e20:	00200101 	eoreq	r0, r0, r1, lsl #2
     e24:	00300000 	eorseq	r0, r0, r0
     e28:	00010000 	andeq	r0, r1, r0
     e2c:	00000054 	andeq	r0, r0, r4, asr r0
     e30:	00000000 	andeq	r0, r0, r0
     e34:	24000100 	strcs	r0, [r0], #-256	; 0xffffff00
     e38:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     e3c:	01000000 	mrseq	r0, (UNDEF: 0)
     e40:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     e4c:	00000024 	andeq	r0, r0, r4, lsr #32
     e50:	00000028 	andeq	r0, r0, r8, lsr #32
     e54:	00530001 	subseq	r0, r3, r1
     e58:	00000000 	andeq	r0, r0, r0
     e5c:	01000000 	mrseq	r0, (UNDEF: 0)
     e60:	00003401 	andeq	r3, r0, r1, lsl #8
     e64:	00005000 	andeq	r5, r0, r0
     e68:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     e74:	00340101 	eorseq	r0, r4, r1, lsl #2
     e78:	00500000 	subseq	r0, r0, r0
     e7c:	00010000 	andeq	r0, r1, r0
     e80:	00000054 	andeq	r0, r0, r4, asr r0
     e84:	00000000 	andeq	r0, r0, r0
     e88:	00000100 	andeq	r0, r0, r0, lsl #2
     e8c:	34010000 	strcc	r0, [r1], #-0
     e90:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     e94:	05000000 	streq	r0, [r0, #-0]
     e98:	31007800 	tstcc	r0, r0, lsl #16
     e9c:	00389f1a 	eorseq	r9, r8, sl, lsl pc
     ea0:	003f0000 	eorseq	r0, pc, r0
     ea4:	00010000 	andeq	r0, r1, r0
     ea8:	00003f51 	andeq	r3, r0, r1, asr pc
     eac:	00005000 	andeq	r5, r0, r0
     eb0:	78000500 	stmdavc	r0, {r8, sl}
     eb4:	9f1a3100 	svcls	0x001a3100
	...
     ec0:	00340101 	eorseq	r0, r4, r1, lsl #2
     ec4:	00500000 	subseq	r0, r0, r0
     ec8:	00010000 	andeq	r0, r1, r0
     ecc:	00000057 	andeq	r0, r0, r7, asr r0
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	40010100 	andmi	r0, r1, r0, lsl #2
     ed8:	50000000 	andpl	r0, r0, r0
     edc:	01000000 	mrseq	r0, (UNDEF: 0)
     ee0:	00005500 	andeq	r5, r0, r0, lsl #10
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	01010000 	mrseq	r0, (UNDEF: 1)
     eec:	00000040 	andeq	r0, r0, r0, asr #32
     ef0:	00000050 	andeq	r0, r0, r0, asr r0
     ef4:	00540001 	subseq	r0, r4, r1
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	01000000 	mrseq	r0, (UNDEF: 0)
     f00:	00004400 	andeq	r4, r0, r0, lsl #8
     f04:	00004800 	andeq	r4, r0, r0, lsl #16
     f08:	53000100 	movwpl	r0, #256	; 0x100
	...
     f14:	00440000 	subeq	r0, r4, r0
     f18:	00480000 	subeq	r0, r8, r0
     f1c:	00010000 	andeq	r0, r1, r0
     f20:	00000053 	andeq	r0, r0, r3, asr r0
     f24:	00000000 	andeq	r0, r0, r0
     f28:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     f2c:	74000000 	strvc	r0, [r0], #-0
     f30:	01000000 	mrseq	r0, (UNDEF: 0)
     f34:	00005500 	andeq	r5, r0, r0, lsl #10
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	01000000 	mrseq	r0, (UNDEF: 0)
     f40:	00000058 	andeq	r0, r0, r8, asr r0
     f44:	00000074 	andeq	r0, r0, r4, ror r0
     f48:	00540001 	subseq	r0, r4, r1
	...
     f58:	00005801 	andeq	r5, r0, r1, lsl #16
     f5c:	00005c00 	andeq	r5, r0, r0, lsl #24
     f60:	71000500 	tstvc	r0, r0, lsl #10
     f64:	9f1a3100 	svcls	0x001a3100
     f68:	0000005c 	andeq	r0, r0, ip, asr r0
     f6c:	00000063 	andeq	r0, r0, r3, rrx
     f70:	63510001 	cmpvs	r1, #1
     f74:	74000000 	strvc	r0, [r0], #-0
     f78:	07000000 	streq	r0, [r0, -r0]
     f7c:	31007800 	tstcc	r0, r0, lsl #16
     f80:	9f1a3125 	svcls	0x001a3125
	...
     f8c:	00580100 	subseq	r0, r8, r0, lsl #2
     f90:	00740000 	rsbseq	r0, r4, r0
     f94:	00010000 	andeq	r0, r1, r0
     f98:	00000057 	andeq	r0, r0, r7, asr r0
     f9c:	00000000 	andeq	r0, r0, r0
     fa0:	64010100 	strvs	r0, [r1], #-256	; 0xffffff00
     fa4:	74000000 	strvc	r0, [r0], #-0
     fa8:	01000000 	mrseq	r0, (UNDEF: 0)
     fac:	00005500 	andeq	r5, r0, r0, lsl #10
     fb0:	00000000 	andeq	r0, r0, r0
     fb4:	01010000 	mrseq	r0, (UNDEF: 1)
     fb8:	00000064 	andeq	r0, r0, r4, rrx
     fbc:	00000074 	andeq	r0, r0, r4, ror r0
     fc0:	00540001 	subseq	r0, r4, r1
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	01000000 	mrseq	r0, (UNDEF: 0)
     fcc:	00006800 	andeq	r6, r0, r0, lsl #16
     fd0:	00006c00 	andeq	r6, r0, r0, lsl #24
     fd4:	53000100 	movwpl	r0, #256	; 0x100
	...
     fe0:	00680000 	rsbeq	r0, r8, r0
     fe4:	006c0000 	rsbeq	r0, ip, r0
     fe8:	00010000 	andeq	r0, r1, r0
     fec:	00000053 	andeq	r0, r0, r3, asr r0
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	7c010000 	stcvc	0, cr0, [r1], {-0}
     ff8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    1000:	00005500 	andeq	r5, r0, r0, lsl #10
    1004:	00000000 	andeq	r0, r0, r0
    1008:	01000000 	mrseq	r0, (UNDEF: 0)
    100c:	0000007c 	andeq	r0, r0, ip, ror r0
    1010:	00000098 	muleq	r0, r8, r0
    1014:	00540001 	subseq	r0, r4, r1
	...
    1024:	00007c01 	andeq	r7, r0, r1, lsl #24
    1028:	00008000 	andeq	r8, r0, r0
    102c:	71000500 	tstvc	r0, r0, lsl #10
    1030:	9f1a3100 	svcls	0x001a3100
    1034:	00000080 	andeq	r0, r0, r0, lsl #1
    1038:	00000087 	andeq	r0, r0, r7, lsl #1
    103c:	87510001 	ldrbhi	r0, [r1, -r1]
    1040:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1044:	07000000 	streq	r0, [r0, -r0]
    1048:	32007800 	andcc	r7, r0, #0, 16
    104c:	9f1a3125 	svcls	0x001a3125
	...
    1058:	007c0100 	rsbseq	r0, ip, r0, lsl #2
    105c:	00980000 	addseq	r0, r8, r0
    1060:	00010000 	andeq	r0, r1, r0
    1064:	00000057 	andeq	r0, r0, r7, asr r0
    1068:	00000000 	andeq	r0, r0, r0
    106c:	88010100 	stmdahi	r1, {r8}
    1070:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1074:	01000000 	mrseq	r0, (UNDEF: 0)
    1078:	00005500 	andeq	r5, r0, r0, lsl #10
    107c:	00000000 	andeq	r0, r0, r0
    1080:	01010000 	mrseq	r0, (UNDEF: 1)
    1084:	00000088 	andeq	r0, r0, r8, lsl #1
    1088:	00000098 	muleq	r0, r8, r0
    108c:	00540001 	subseq	r0, r4, r1
    1090:	00000000 	andeq	r0, r0, r0
    1094:	01000000 	mrseq	r0, (UNDEF: 0)
    1098:	00008c00 	andeq	r8, r0, r0, lsl #24
    109c:	00009000 	andeq	r9, r0, r0
    10a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    10ac:	008c0000 	addeq	r0, ip, r0
    10b0:	00900000 	addseq	r0, r0, r0
    10b4:	00010000 	andeq	r0, r1, r0
    10b8:	00000053 	andeq	r0, r0, r3, asr r0
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	a0010000 	andge	r0, r1, r0
    10c4:	bc000000 	stclt	0, cr0, [r0], {-0}
    10c8:	01000000 	mrseq	r0, (UNDEF: 0)
    10cc:	00005500 	andeq	r5, r0, r0, lsl #10
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	01000000 	mrseq	r0, (UNDEF: 0)
    10d8:	000000a0 	andeq	r0, r0, r0, lsr #1
    10dc:	000000bc 	strheq	r0, [r0], -ip
    10e0:	00540001 	subseq	r0, r4, r1
	...
    10f0:	0000a001 	andeq	sl, r0, r1
    10f4:	0000a400 	andeq	sl, r0, r0, lsl #8
    10f8:	71000500 	tstvc	r0, r0, lsl #10
    10fc:	9f1a3100 	svcls	0x001a3100
    1100:	000000a4 	andeq	r0, r0, r4, lsr #1
    1104:	000000ab 	andeq	r0, r0, fp, lsr #1
    1108:	ab510001 	blge	1441114 <sw_uart_read_timeout+0x1440b48>
    110c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1110:	07000000 	streq	r0, [r0, -r0]
    1114:	33007800 	movwcc	r7, #2048	; 0x800
    1118:	9f1a3125 	svcls	0x001a3125
	...
    1124:	00a00100 	adceq	r0, r0, r0, lsl #2
    1128:	00bc0000 	adcseq	r0, ip, r0
    112c:	00010000 	andeq	r0, r1, r0
    1130:	00000057 	andeq	r0, r0, r7, asr r0
    1134:	00000000 	andeq	r0, r0, r0
    1138:	ac010100 	stfges	f0, [r1], {-0}
    113c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1140:	01000000 	mrseq	r0, (UNDEF: 0)
    1144:	00005500 	andeq	r5, r0, r0, lsl #10
    1148:	00000000 	andeq	r0, r0, r0
    114c:	01010000 	mrseq	r0, (UNDEF: 1)
    1150:	000000ac 	andeq	r0, r0, ip, lsr #1
    1154:	000000bc 	strheq	r0, [r0], -ip
    1158:	00540001 	subseq	r0, r4, r1
    115c:	00000000 	andeq	r0, r0, r0
    1160:	01000000 	mrseq	r0, (UNDEF: 0)
    1164:	0000b000 	andeq	fp, r0, r0
    1168:	0000b400 	andeq	fp, r0, r0, lsl #8
    116c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1178:	00b00000 	adcseq	r0, r0, r0
    117c:	00b40000 	adcseq	r0, r4, r0
    1180:	00010000 	andeq	r0, r1, r0
    1184:	00000053 	andeq	r0, r0, r3, asr r0
    1188:	00000000 	andeq	r0, r0, r0
    118c:	c4010000 	strgt	r0, [r1], #-0
    1190:	e0000000 	and	r0, r0, r0
    1194:	01000000 	mrseq	r0, (UNDEF: 0)
    1198:	00005500 	andeq	r5, r0, r0, lsl #10
    119c:	00000000 	andeq	r0, r0, r0
    11a0:	01000000 	mrseq	r0, (UNDEF: 0)
    11a4:	000000c4 	andeq	r0, r0, r4, asr #1
    11a8:	000000e0 	andeq	r0, r0, r0, ror #1
    11ac:	00540001 	subseq	r0, r4, r1
	...
    11bc:	0000c401 	andeq	ip, r0, r1, lsl #8
    11c0:	0000c800 	andeq	ip, r0, r0, lsl #16
    11c4:	71000500 	tstvc	r0, r0, lsl #10
    11c8:	9f1a3100 	svcls	0x001a3100
    11cc:	000000c8 	andeq	r0, r0, r8, asr #1
    11d0:	000000cf 	andeq	r0, r0, pc, asr #1
    11d4:	cf510001 	svcgt	0x00510001
    11d8:	e0000000 	and	r0, r0, r0
    11dc:	07000000 	streq	r0, [r0, -r0]
    11e0:	34007800 	strcc	r7, [r0], #-2048	; 0xfffff800
    11e4:	9f1a3125 	svcls	0x001a3125
	...
    11f0:	00c40100 	sbceq	r0, r4, r0, lsl #2
    11f4:	00e00000 	rsceq	r0, r0, r0
    11f8:	00010000 	andeq	r0, r1, r0
    11fc:	00000057 	andeq	r0, r0, r7, asr r0
    1200:	00000000 	andeq	r0, r0, r0
    1204:	d0010100 	andle	r0, r1, r0, lsl #2
    1208:	e0000000 	and	r0, r0, r0
    120c:	01000000 	mrseq	r0, (UNDEF: 0)
    1210:	00005500 	andeq	r5, r0, r0, lsl #10
    1214:	00000000 	andeq	r0, r0, r0
    1218:	01010000 	mrseq	r0, (UNDEF: 1)
    121c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1220:	000000e0 	andeq	r0, r0, r0, ror #1
    1224:	00540001 	subseq	r0, r4, r1
    1228:	00000000 	andeq	r0, r0, r0
    122c:	01000000 	mrseq	r0, (UNDEF: 0)
    1230:	0000d400 	andeq	sp, r0, r0, lsl #8
    1234:	0000d800 	andeq	sp, r0, r0, lsl #16
    1238:	53000100 	movwpl	r0, #256	; 0x100
	...
    1244:	00d40000 	sbcseq	r0, r4, r0
    1248:	00d80000 	sbcseq	r0, r8, r0
    124c:	00010000 	andeq	r0, r1, r0
    1250:	00000053 	andeq	r0, r0, r3, asr r0
    1254:	00000000 	andeq	r0, r0, r0
    1258:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    125c:	04000000 	streq	r0, [r0], #-0
    1260:	01000001 	tsteq	r0, r1
    1264:	00005500 	andeq	r5, r0, r0, lsl #10
    1268:	00000000 	andeq	r0, r0, r0
    126c:	01000000 	mrseq	r0, (UNDEF: 0)
    1270:	000000e8 	andeq	r0, r0, r8, ror #1
    1274:	00000104 	andeq	r0, r0, r4, lsl #2
    1278:	00540001 	subseq	r0, r4, r1
	...
    1288:	0000e801 	andeq	lr, r0, r1, lsl #16
    128c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1290:	71000500 	tstvc	r0, r0, lsl #10
    1294:	9f1a3100 	svcls	0x001a3100
    1298:	000000ec 	andeq	r0, r0, ip, ror #1
    129c:	000000f3 	strdeq	r0, [r0], -r3
    12a0:	f3510001 	vhadd.u16	d16, d1, d1
    12a4:	04000000 	streq	r0, [r0], #-0
    12a8:	07000001 	streq	r0, [r0, -r1]
    12ac:	35007800 	strcc	r7, [r0, #-2048]	; 0xfffff800
    12b0:	9f1a3125 	svcls	0x001a3125
	...
    12bc:	00e80100 	rsceq	r0, r8, r0, lsl #2
    12c0:	01040000 	mrseq	r0, (UNDEF: 4)
    12c4:	00010000 	andeq	r0, r1, r0
    12c8:	00000057 	andeq	r0, r0, r7, asr r0
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	f4010100 	vst4.8	{d0,d2,d4,d6}, [r1], r0
    12d4:	04000000 	streq	r0, [r0], #-0
    12d8:	01000001 	tsteq	r0, r1
    12dc:	00005500 	andeq	r5, r0, r0, lsl #10
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	01010000 	mrseq	r0, (UNDEF: 1)
    12e8:	000000f4 	strdeq	r0, [r0], -r4
    12ec:	00000104 	andeq	r0, r0, r4, lsl #2
    12f0:	00540001 	subseq	r0, r4, r1
    12f4:	00000000 	andeq	r0, r0, r0
    12f8:	01000000 	mrseq	r0, (UNDEF: 0)
    12fc:	0000f800 	andeq	pc, r0, r0, lsl #16
    1300:	0000fc00 	andeq	pc, r0, r0, lsl #24
    1304:	53000100 	movwpl	r0, #256	; 0x100
	...
    1310:	00f80000 	rscseq	r0, r8, r0
    1314:	00fc0000 	rscseq	r0, ip, r0
    1318:	00010000 	andeq	r0, r1, r0
    131c:	00000053 	andeq	r0, r0, r3, asr r0
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0c010000 	stceq	0, cr0, [r1], {-0}
    1328:	28000001 	stmdacs	r0, {r0}
    132c:	01000001 	tsteq	r0, r1
    1330:	00005500 	andeq	r5, r0, r0, lsl #10
    1334:	00000000 	andeq	r0, r0, r0
    1338:	01000000 	mrseq	r0, (UNDEF: 0)
    133c:	0000010c 	andeq	r0, r0, ip, lsl #2
    1340:	00000128 	andeq	r0, r0, r8, lsr #2
    1344:	00540001 	subseq	r0, r4, r1
	...
    1354:	00010c01 	andeq	r0, r1, r1, lsl #24
    1358:	00011000 	andeq	r1, r1, r0
    135c:	71000500 	tstvc	r0, r0, lsl #10
    1360:	9f1a3100 	svcls	0x001a3100
    1364:	00000110 	andeq	r0, r0, r0, lsl r1
    1368:	00000117 	andeq	r0, r0, r7, lsl r1
    136c:	17510001 	ldrbne	r0, [r1, -r1]
    1370:	28000001 	stmdacs	r0, {r0}
    1374:	07000001 	streq	r0, [r0, -r1]
    1378:	36007800 	strcc	r7, [r0], -r0, lsl #16
    137c:	9f1a3125 	svcls	0x001a3125
	...
    1388:	010c0100 	mrseq	r0, (UNDEF: 28)
    138c:	01280000 			; <UNDEFINED> instruction: 0x01280000
    1390:	00010000 	andeq	r0, r1, r0
    1394:	00000057 	andeq	r0, r0, r7, asr r0
    1398:	00000000 	andeq	r0, r0, r0
    139c:	18010100 	stmdane	r1, {r8}
    13a0:	28000001 	stmdacs	r0, {r0}
    13a4:	01000001 	tsteq	r0, r1
    13a8:	00005500 	andeq	r5, r0, r0, lsl #10
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	01010000 	mrseq	r0, (UNDEF: 1)
    13b4:	00000118 	andeq	r0, r0, r8, lsl r1
    13b8:	00000128 	andeq	r0, r0, r8, lsr #2
    13bc:	00540001 	subseq	r0, r4, r1
    13c0:	00000000 	andeq	r0, r0, r0
    13c4:	01000000 	mrseq	r0, (UNDEF: 0)
    13c8:	00011c00 	andeq	r1, r1, r0, lsl #24
    13cc:	00012000 	andeq	r2, r1, r0
    13d0:	53000100 	movwpl	r0, #256	; 0x100
	...
    13dc:	011c0000 	tsteq	ip, r0
    13e0:	01200000 			; <UNDEFINED> instruction: 0x01200000
    13e4:	00010000 	andeq	r0, r1, r0
    13e8:	00000053 	andeq	r0, r0, r3, asr r0
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	2c010100 	stfcss	f0, [r1], {-0}
    13f4:	48000001 	stmdami	r0, {r0}
    13f8:	01000001 	tsteq	r0, r1
    13fc:	00005500 	andeq	r5, r0, r0, lsl #10
    1400:	00000000 	andeq	r0, r0, r0
    1404:	01010000 	mrseq	r0, (UNDEF: 1)
    1408:	0000012c 	andeq	r0, r0, ip, lsr #2
    140c:	00000148 	andeq	r0, r0, r8, asr #2
    1410:	00540001 	subseq	r0, r4, r1
    1414:	00000000 	andeq	r0, r0, r0
    1418:	01000000 	mrseq	r0, (UNDEF: 0)
    141c:	00000000 	andeq	r0, r0, r0
    1420:	00012c01 	andeq	r2, r1, r1, lsl #24
    1424:	00013000 	andeq	r3, r1, r0
    1428:	78000500 	stmdavc	r0, {r8, sl}
    142c:	9f253700 	svcls	0x00253700
    1430:	00000130 	andeq	r0, r0, r0, lsr r1
    1434:	00000137 	andeq	r0, r0, r7, lsr r1
    1438:	37510001 	ldrbcc	r0, [r1, -r1]
    143c:	48000001 	stmdami	r0, {r0}
    1440:	05000001 	streq	r0, [r0, #-1]
    1444:	37007800 	strcc	r7, [r0, -r0, lsl #16]
    1448:	00009f25 	andeq	r9, r0, r5, lsr #30
    144c:	00000000 	andeq	r0, r0, r0
    1450:	01010000 	mrseq	r0, (UNDEF: 1)
    1454:	0000012c 	andeq	r0, r0, ip, lsr #2
    1458:	00000148 	andeq	r0, r0, r8, asr #2
    145c:	00570001 	subseq	r0, r7, r1
    1460:	00000000 	andeq	r0, r0, r0
    1464:	01000000 	mrseq	r0, (UNDEF: 0)
    1468:	00013801 	andeq	r3, r1, r1, lsl #16
    146c:	00014800 	andeq	r4, r1, r0, lsl #16
    1470:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    147c:	01380101 	teqeq	r8, r1, lsl #2
    1480:	01480000 	mrseq	r0, (UNDEF: 72)
    1484:	00010000 	andeq	r0, r1, r0
    1488:	00000054 	andeq	r0, r0, r4, asr r0
    148c:	00000000 	andeq	r0, r0, r0
    1490:	3c000100 	stfccs	f0, [r0], {-0}
    1494:	40000001 	andmi	r0, r0, r1
    1498:	01000001 	tsteq	r0, r1
    149c:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    14a8:	0000013c 	andeq	r0, r0, ip, lsr r1
    14ac:	00000140 	andeq	r0, r0, r0, asr #2
    14b0:	00530001 	subseq	r0, r3, r1
    14b4:	00000000 	andeq	r0, r0, r0
    14b8:	01000000 	mrseq	r0, (UNDEF: 0)
    14bc:	00014c00 	andeq	r4, r1, r0, lsl #24
    14c0:	00016c00 	andeq	r6, r1, r0, lsl #24
    14c4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    14d0:	014c0001 	cmpeq	ip, r1
    14d4:	016c0000 	cmneq	ip, r0
    14d8:	00010000 	andeq	r0, r1, r0
    14dc:	00000054 	andeq	r0, r0, r4, asr r0
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	4c000100 	stfmis	f0, [r0], {-0}
    14e8:	6c000001 	stcvs	0, cr0, [r0], {1}
    14ec:	01000001 	tsteq	r0, r1
    14f0:	00005700 	andeq	r5, r0, r0, lsl #14
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	00010000 	andeq	r0, r1, r0
    14fc:	00000158 	andeq	r0, r0, r8, asr r1
    1500:	0000016c 	andeq	r0, r0, ip, ror #2
    1504:	00550001 	subseq	r0, r5, r1
    1508:	00000000 	andeq	r0, r0, r0
    150c:	01000000 	mrseq	r0, (UNDEF: 0)
    1510:	00015800 	andeq	r5, r1, r0, lsl #16
    1514:	00016c00 	andeq	r6, r1, r0, lsl #24
    1518:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1524:	015c0001 	cmpeq	ip, r1
    1528:	01600000 	cmneq	r0, r0
    152c:	00010000 	andeq	r0, r1, r0
    1530:	00000053 	andeq	r0, r0, r3, asr r0
    1534:	00000000 	andeq	r0, r0, r0
    1538:	5c000000 	stcpl	0, cr0, [r0], {-0}
    153c:	60000001 	andvs	r0, r0, r1
    1540:	01000001 	tsteq	r0, r1
    1544:	00005300 	andeq	r5, r0, r0, lsl #6
    1548:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000654 	andeq	r0, r0, r4, asr r6
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000178 	andeq	r0, r0, r8, ror r1
   4:	000001cc 	andeq	r0, r0, ip, asr #3
   8:	0000037c 	andeq	r0, r0, ip, ror r3
   c:	00000384 	andeq	r0, r0, r4, lsl #7
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000975 	andeq	r0, r0, r5, ror r9
   4:	01330003 	teqeq	r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <sw_uart_read_timeout+0xfffffa1f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	6f682f00 	svcvs	0x00682f00
  9c:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffb37 <sw_uart_read_timeout+0xfffff56b>
  a0:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  a4:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  a8:	2f737361 	svccs	0x00737361
  ac:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  b0:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  b4:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  b8:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  bc:	2f697062 	svccs	0x00697062
  c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  c4:	77730000 	ldrbvc	r0, [r3, -r0]!
  c8:	7261752d 	rsbvc	r7, r1, #188743680	; 0xb400000
  cc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  d0:	63000000 	movwvs	r0, #0
  d4:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  d8:	6974752d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, ip, sp, lr}^
  dc:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  e0:	73000001 	movwvc	r0, #1
  e4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e8:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  ec:	00682e63 	rsbeq	r2, r8, r3, ror #28
  f0:	73000002 	movwvc	r0, #2
  f4:	61752d77 	cmnvs	r5, r7, ror sp
  f8:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
  fc:	00000100 	andeq	r0, r0, r0, lsl #2
 100:	61647473 	smcvs	18243	; 0x4743
 104:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 108:	00000200 	andeq	r0, r0, r0, lsl #4
 10c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	2d617600 	stclcs	6, cr7, [r1, #-0]
 118:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 11c:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 120:	00000300 	andeq	r0, r0, r0, lsl #6
 124:	6f697067 	svcvs	0x00697067
 128:	0100682e 	tsteq	r0, lr, lsr #16
 12c:	623c0000 	eorsvs	r0, ip, #0
 130:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 134:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
 138:	00000000 	andeq	r0, r0, r0
 13c:	002f0500 	eoreq	r0, pc, r0, lsl #10
 140:	00000205 	andeq	r0, r0, r5, lsl #4
 144:	0b030000 	bleq	c014c <sw_uart_read_timeout+0xbfb80>
 148:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 14c:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 150:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 154:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb57 <sw_uart_read_timeout+0xfffff58b>
 158:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 15c:	01300612 	teqeq	r0, r2, lsl r6
 160:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 164:	04150605 	ldreq	r0, [r5], #-1541	; 0xfffff9fb
 168:	17010502 	strne	r0, [r1, -r2, lsl #10]
 16c:	06140505 	ldreq	r0, [r4], -r5, lsl #10
 170:	2f062e2e 	svccs	0x00062e2e
 174:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 178:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 17c:	13090513 	movwne	r0, #38163	; 0x9513
 180:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 184:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 188:	23050106 	movwcs	r0, #20742	; 0x5106
 18c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 190:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 194:	01040106 	tsteq	r4, r6, lsl #2
 198:	17062805 	strne	r2, [r6, -r5, lsl #16]
 19c:	01062905 	tsteq	r6, r5, lsl #18
 1a0:	30060905 	andcc	r0, r6, r5, lsl #18
 1a4:	01050204 	tsteq	r5, r4, lsl #4
 1a8:	14050515 	strne	r0, [r5], #-1301	; 0xfffffaeb
 1ac:	4b062e06 	blmi	18b9cc <sw_uart_read_timeout+0x18b400>
 1b0:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 1b4:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 1b8:	13090513 	movwne	r0, #38163	; 0x9513
 1bc:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 1c0:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 1c4:	23050106 	movwcs	r0, #20742	; 0x5106
 1c8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 1cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 1d0:	01040106 	tsteq	r4, r6, lsl #2
 1d4:	19063105 	stmdbne	r6, {r0, r2, r8, ip, sp}
 1d8:	01063305 	tsteq	r6, r5, lsl #6
 1dc:	2f060905 	svccs	0x00060905
 1e0:	01062405 	tsteq	r6, r5, lsl #8
 1e4:	01050204 	tsteq	r5, r4, lsl #4
 1e8:	05053006 	streq	r3, [r5, #-6]
 1ec:	062e0614 			; <UNDEFINED> instruction: 0x062e0614
 1f0:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 1f4:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 1f8:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 1fc:	110a0513 	tstne	sl, r3, lsl r5
 200:	01011105 	tsteq	r1, r5, lsl #2
 204:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 208:	0a050123 	beq	14069c <sw_uart_read_timeout+0x1400d0>
 20c:	0605052e 	streq	r0, [r5], -lr, lsr #10
 210:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 214:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
 218:	0633051a 			; <UNDEFINED> instruction: 0x0633051a
 21c:	06090501 	streq	r0, [r9], -r1, lsl #10
 220:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 224:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 228:	052f0601 	streq	r0, [pc, #-1537]!	; fffffc2f <sw_uart_read_timeout+0xfffff663>
 22c:	2e061405 	cdpcs	4, 0, cr1, cr6, cr5, {0}
 230:	18054b06 	stmdane	r5, {r1, r2, r8, r9, fp, lr}
 234:	05016d03 	streq	r6, [r1, #-3331]	; 0xfffff2fd
 238:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 23c:	0a051309 	beq	144e68 <sw_uart_read_timeout+0x14489c>
 240:	01110511 	tsteq	r1, r1, lsl r5
 244:	01062e01 	tsteq	r6, r1, lsl #28
 248:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 24c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 250:	01064c06 	tsteq	r6, r6, lsl #24
 254:	31050104 	tstcc	r5, r4, lsl #2
 258:	01090306 	tsteq	r9, r6, lsl #6
 25c:	01063305 	tsteq	r6, r5, lsl #6
 260:	2f060905 	svccs	0x00060905
 264:	01062405 	tsteq	r6, r5, lsl #8
 268:	01050204 	tsteq	r5, r4, lsl #4
 26c:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 270:	062e0614 			; <UNDEFINED> instruction: 0x062e0614
 274:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 278:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 27c:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 280:	110a0513 	tstne	sl, r3, lsl r5
 284:	01011105 	tsteq	r1, r5, lsl #2
 288:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 28c:	0a050123 	beq	140720 <sw_uart_read_timeout+0x140154>
 290:	0605052e 	streq	r0, [r5], -lr, lsr #10
 294:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 298:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
 29c:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
 2a0:	05010633 	streq	r0, [r1, #-1587]	; 0xfffff9cd
 2a4:	052f0609 	streq	r0, [pc, #-1545]!	; fffffca3 <sw_uart_read_timeout+0xfffff6d7>
 2a8:	04010624 	streq	r0, [r1], #-1572	; 0xfffff9dc
 2ac:	06010502 	streq	r0, [r1], -r2, lsl #10
 2b0:	1405052d 	strne	r0, [r5], #-1325	; 0xfffffad3
 2b4:	4b062e06 	blmi	18bad4 <sw_uart_read_timeout+0x18b508>
 2b8:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 2bc:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 2c0:	13090513 	movwne	r0, #38163	; 0x9513
 2c4:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 2c8:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 2cc:	23050106 	movwcs	r0, #20742	; 0x5106
 2d0:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 2d4:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 2d8:	01040106 	tsteq	r4, r6, lsl #2
 2dc:	03063105 	movweq	r3, #24837	; 0x6105
 2e0:	3305010b 	movwcc	r0, #20747	; 0x510b
 2e4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2e8:	24052f06 	strcs	r2, [r5], #-3846	; 0xfffff0fa
 2ec:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 2f0:	2c060105 	stfcss	f0, [r6], {5}
 2f4:	06140505 	ldreq	r0, [r4], -r5, lsl #10
 2f8:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 2fc:	016d0318 	cmneq	sp, r8, lsl r3
 300:	13150505 	tstne	r5, #20971520	; 0x1400000
 304:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 308:	1105110a 	tstne	r5, sl, lsl #2
 30c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 310:	01230501 			; <UNDEFINED> instruction: 0x01230501
 314:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 318:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 31c:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 320:	0c030631 	stceq	6, cr0, [r3], {49}	; 0x31
 324:	06330501 	ldrteq	r0, [r3], -r1, lsl #10
 328:	06090501 	streq	r0, [r9], -r1, lsl #10
 32c:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 330:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 334:	052b0601 	streq	r0, [fp, #-1537]!	; 0xfffff9ff
 338:	2e061405 	cdpcs	4, 0, cr1, cr6, cr5, {0}
 33c:	18054b06 	stmdane	r5, {r1, r2, r8, r9, fp, lr}
 340:	05016d03 	streq	r6, [r1, #-3331]	; 0xfffff2fd
 344:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 348:	0a051309 	beq	144f74 <sw_uart_read_timeout+0x1449a8>
 34c:	01110511 	tsteq	r1, r1, lsl r5
 350:	01062e01 	tsteq	r6, r1, lsl #28
 354:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 358:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 35c:	01064c06 	tsteq	r6, r6, lsl #24
 360:	31050104 	tstcc	r5, r4, lsl #2
 364:	010d0306 	tsteq	sp, r6, lsl #6
 368:	01063305 	tsteq	r6, r5, lsl #6
 36c:	2f060905 	svccs	0x00060905
 370:	01050204 	tsteq	r5, r4, lsl #4
 374:	1405050e 	strne	r0, [r5], #-1294	; 0xfffffaf2
 378:	4b062e06 	blmi	18bb98 <sw_uart_read_timeout+0x18b5cc>
 37c:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 380:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 384:	13090513 	movwne	r0, #38163	; 0x9513
 388:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 38c:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 390:	23050106 	movwcs	r0, #20742	; 0x5106
 394:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 398:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 39c:	01040106 	tsteq	r4, r6, lsl #2
 3a0:	03063105 	movweq	r3, #24837	; 0x6105
 3a4:	3305010e 	movwcc	r0, #20750	; 0x510e
 3a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3ac:	02043006 	andeq	r3, r4, #6
 3b0:	7a030105 	bvc	c07cc <sw_uart_read_timeout+0xc0200>
 3b4:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 3b8:	03180567 	tsteq	r8, #432013312	; 0x19c00000
 3bc:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 3c0:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 3c4:	110a0513 	tstne	sl, r3, lsl r5
 3c8:	01011105 	tsteq	r1, r5, lsl #2
 3cc:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 3d0:	0a050123 	beq	140864 <sw_uart_read_timeout+0x140298>
 3d4:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 3d8:	18030642 	stmdane	r3, {r1, r6, r9, sl}
 3dc:	05010666 	streq	r0, [r1, #-1638]	; 0xfffff99a
 3e0:	054b0604 	strbeq	r0, [fp, #-1540]	; 0xfffff9fc
 3e4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 3e8:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
 3ec:	0204010a 	andeq	r0, r4, #-2147483646	; 0x80000002
 3f0:	16031305 	strne	r1, [r3], -r5, lsl #6
 3f4:	13050501 	movwne	r0, #21761	; 0x5501
 3f8:	69031c05 	stmdbvs	r3, {r0, r2, sl, fp, ip}
 3fc:	13090501 	movwne	r0, #38145	; 0x9501
 400:	12051314 	andne	r1, r5, #20, 6	; 0x50000000
 404:	09050106 	stmdbeq	r5, {r1, r2, r8}
 408:	11053006 	tstne	r5, r6
 40c:	1c050106 	stfnes	f0, [r5], {6}
 410:	07052e4a 	streq	r2, [r5, -sl, asr #28]
 414:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 418:	05680605 	strbeq	r0, [r8, #-1541]!	; 0xfffff9fb
 41c:	2e010616 	mcrcs	6, 0, r0, cr1, cr6, {0}
 420:	2f060505 	svccs	0x00060505
 424:	05140905 	ldreq	r0, [r4, #-2309]	; 0xfffff6fb
 428:	0164031c 	cmneq	r4, ip, lsl r3
 42c:	14130905 	ldrne	r0, [r3], #-2309	; 0xfffff6fb
 430:	11051413 	tstne	r5, r3, lsl r4
 434:	1c050106 	stfnes	f0, [r5], {6}
 438:	0b052e4a 	bleq	14bd68 <sw_uart_read_timeout+0x14b79c>
 43c:	05011603 	streq	r1, [r1, #-1539]	; 0xfffff9fd
 440:	054c0609 	strbeq	r0, [ip, #-1545]	; 0xfffff9f7
 444:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 448:	0b052e22 	bleq	14bcd8 <sw_uart_read_timeout+0x14b70c>
 44c:	4b14052e 	blmi	50190c <sw_uart_read_timeout+0x501340>
 450:	79031005 	stmdbvc	r3, {r0, r2, ip}
 454:	01042e4a 	tsteq	r4, sl, asr #28
 458:	68030a05 	stmdavs	r3, {r0, r2, r9, fp}
 45c:	06050501 	streq	r0, [r5], -r1, lsl #10
 460:	0112054d 	tsteq	r2, sp, asr #10
 464:	01062e01 	tsteq	r6, r1, lsl #28
 468:	14060505 	strne	r0, [r6], #-1285	; 0xfffffafb
 46c:	01060e05 	tsteq	r6, r5, lsl #28
 470:	2f060505 	svccs	0x00060505
 474:	01060e05 	tsteq	r6, r5, lsl #28
 478:	2f060505 	svccs	0x00060505
 47c:	06180515 			; <UNDEFINED> instruction: 0x06180515
 480:	06020401 	streq	r0, [r2], -r1, lsl #8
 484:	052e5503 	streq	r5, [lr, #-1283]!	; 0xfffffafd
 488:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 48c:	0a051309 	beq	1450b8 <sw_uart_read_timeout+0x144aec>
 490:	01110511 	tsteq	r1, r1, lsl r5
 494:	01062e01 	tsteq	r6, r1, lsl #28
 498:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 49c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 4a0:	01064c06 	tsteq	r6, r6, lsl #24
 4a4:	03060104 	movweq	r0, #24836	; 0x6104
 4a8:	02040126 	andeq	r0, r4, #-2147483639	; 0x80000009
 4ac:	75031c05 	strvc	r1, [r3, #-3077]	; 0xfffff3fb
 4b0:	13090501 	movwne	r0, #38145	; 0x9501
 4b4:	12051314 	andne	r1, r5, #20, 6	; 0x50000000
 4b8:	09050106 	stmdbeq	r5, {r1, r2, r8}
 4bc:	11053006 	tstne	r5, r6
 4c0:	1c050106 	stfnes	f0, [r5], {6}
 4c4:	2e24054a 	cfsh64cs	mvdx0, mvdx4, #42
 4c8:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 4cc:	05180605 	ldreq	r0, [r8, #-1541]	; 0xfffff9fb
 4d0:	04010618 	streq	r0, [r1], #-1560	; 0xfffff9e8
 4d4:	53030602 	movwpl	r0, #13826	; 0x3602
 4d8:	1709052e 	strne	r0, [r9, -lr, lsr #10]
 4dc:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 4e0:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 4e4:	23050106 	movwcs	r0, #20742	; 0x5106
 4e8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 4ec:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 4f0:	01040106 	tsteq	r4, r6, lsl #2
 4f4:	01280306 			; <UNDEFINED> instruction: 0x01280306
 4f8:	1c050204 	sfmne	f0, 4, [r5], {4}
 4fc:	05017303 	streq	r7, [r1, #-771]	; 0xfffffcfd
 500:	13141309 	tstne	r4, #603979776	; 0x24000000
 504:	06110514 			; <UNDEFINED> instruction: 0x06110514
 508:	4a1c0501 	bmi	701914 <sw_uart_read_timeout+0x701348>
 50c:	1901042e 	stmdbne	r1, {r1, r2, r3, r5, sl}
 510:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 514:	052f0605 	streq	r0, [pc, #-1541]!	; ffffff17 <sw_uart_read_timeout+0xfffff94b>
 518:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 51c:	02042e18 	andeq	r2, r4, #24, 28	; 0x180
 520:	2e510306 	cdpcs	3, 5, cr0, cr1, cr6, {0}
 524:	05170905 	ldreq	r0, [r7, #-2309]	; 0xfffff6fb
 528:	1105110a 	tstne	r5, sl, lsl #2
 52c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 530:	01230501 			; <UNDEFINED> instruction: 0x01230501
 534:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 538:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 53c:	06010401 	streq	r0, [r1], -r1, lsl #8
 540:	04012a03 	streq	r2, [r1], #-2563	; 0xfffff5fd
 544:	031c0502 	tsteq	ip, #8388608	; 0x800000
 548:	09050171 	stmdbeq	r5, {r0, r4, r5, r6, r8}
 54c:	14131413 	ldrne	r1, [r3], #-1043	; 0xfffffbed
 550:	01061105 	tsteq	r6, r5, lsl #2
 554:	2e4a1c05 	cdpcs	12, 4, cr1, cr10, cr5, {0}
 558:	09030104 	stmdbeq	r3, {r2, r8}
 55c:	4a070501 	bmi	1c1968 <sw_uart_read_timeout+0x1c139c>
 560:	2f060505 	svccs	0x00060505
 564:	01061805 	tsteq	r6, r5, lsl #16
 568:	03060204 	movweq	r0, #25092	; 0x6204
 56c:	09052e4f 	stmdbeq	r5, {r0, r1, r2, r3, r6, r9, sl, fp, sp}
 570:	110a0517 	tstne	sl, r7, lsl r5
 574:	01011105 	tsteq	r1, r5, lsl #2
 578:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 57c:	0a050123 	beq	140a10 <sw_uart_read_timeout+0x140444>
 580:	0605052e 	streq	r0, [r5], -lr, lsr #10
 584:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 588:	2c030601 	stccs	6, cr0, [r3], {1}
 58c:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 590:	016f031c 	cmneq	pc, ip, lsl r3	; <UNPREDICTABLE>
 594:	14130905 	ldrne	r0, [r3], #-2309	; 0xfffff6fb
 598:	11051413 	tstne	r5, r3, lsl r4
 59c:	1c050106 	stfnes	f0, [r5], {6}
 5a0:	01042e4a 	tsteq	r4, sl, asr #28
 5a4:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
 5a8:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 5ac:	1b052f06 	blne	14c1cc <sw_uart_read_timeout+0x14bc00>
 5b0:	18050106 	stmdane	r5, {r1, r2, r8}
 5b4:	0602042e 	streq	r0, [r2], -lr, lsr #8
 5b8:	052e4d03 	streq	r4, [lr, #-3331]!	; 0xfffff2fd
 5bc:	0a051709 	beq	1461e8 <sw_uart_read_timeout+0x145c1c>
 5c0:	01110511 	tsteq	r1, r1, lsl r5
 5c4:	01062e01 	tsteq	r6, r1, lsl #28
 5c8:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 5cc:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 5d0:	01064c06 	tsteq	r6, r6, lsl #24
 5d4:	03060104 	movweq	r0, #24836	; 0x6104
 5d8:	0204012e 	andeq	r0, r4, #-2147483637	; 0x8000000b
 5dc:	6d031c05 	stcvs	12, cr1, [r3, #-20]	; 0xffffffec
 5e0:	13090501 	movwne	r0, #38145	; 0x9501
 5e4:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 5e8:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 5ec:	042e4a1c 	strteq	r4, [lr], #-2588	; 0xfffff5e4
 5f0:	010d0301 	tsteq	sp, r1, lsl #6
 5f4:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 5f8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffffb <sw_uart_read_timeout+0xfffffa2f>
 5fc:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 600:	02042e18 	andeq	r2, r4, #24, 28	; 0x180
 604:	2e4b0306 	cdpcs	3, 4, cr0, cr11, cr6, {0}
 608:	05170905 	ldreq	r0, [r7, #-2309]	; 0xfffff6fb
 60c:	1105110a 	tstne	r5, sl, lsl #2
 610:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 614:	01230501 			; <UNDEFINED> instruction: 0x01230501
 618:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 61c:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 620:	06010401 	streq	r0, [r1], -r1, lsl #8
 624:	04013003 	streq	r3, [r1], #-3
 628:	031c0502 	tsteq	ip, #8388608	; 0x800000
 62c:	0905016b 	stmdbeq	r5, {r0, r1, r3, r5, r6, r8}
 630:	14131413 	ldrne	r1, [r3], #-1043	; 0xfffffbed
 634:	01061105 	tsteq	r6, r5, lsl #2
 638:	2e4a1c05 	cdpcs	12, 4, cr1, cr10, cr5, {0}
 63c:	0f030104 	svceq	0x00030104
 640:	4a070501 	bmi	1c1a4c <sw_uart_read_timeout+0x1c1480>
 644:	2f060505 	svccs	0x00060505
 648:	01061b05 	tsteq	r6, r5, lsl #22
 64c:	042e1805 	strteq	r1, [lr], #-2053	; 0xfffff7fb
 650:	49030602 	stmdbmi	r3, {r1, r9, sl}
 654:	1709052e 	strne	r0, [r9, -lr, lsr #10]
 658:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 65c:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 660:	23050106 	movwcs	r0, #20742	; 0x5106
 664:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 668:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 66c:	01040106 	tsteq	r4, r6, lsl #2
 670:	01320306 	teqeq	r2, r6, lsl #6
 674:	1c050204 	sfmne	f0, 4, [r5], {4}
 678:	05016903 	streq	r6, [r1, #-2307]	; 0xfffff6fd
 67c:	13141309 	tstne	r4, #603979776	; 0x24000000
 680:	06110514 			; <UNDEFINED> instruction: 0x06110514
 684:	4a1c0501 	bmi	701a90 <sw_uart_read_timeout+0x7014c4>
 688:	0301042e 	movweq	r0, #5166	; 0x142e
 68c:	07050111 	smladeq	r5, r1, r1, r0
 690:	0605054a 	streq	r0, [r5], -sl, asr #10
 694:	0618052f 	ldreq	r0, [r8], -pc, lsr #10
 698:	06020401 	streq	r0, [r2], -r1, lsl #8
 69c:	052e4703 	streq	r4, [lr, #-1795]!	; 0xfffff8fd
 6a0:	0a051709 	beq	1462cc <sw_uart_read_timeout+0x145d00>
 6a4:	01110511 	tsteq	r1, r1, lsl r5
 6a8:	01062e01 	tsteq	r6, r1, lsl #28
 6ac:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 6b0:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 6b4:	01064c06 	tsteq	r6, r6, lsl #24
 6b8:	03060104 	movweq	r0, #24836	; 0x6104
 6bc:	02040134 	andeq	r0, r4, #52, 2
 6c0:	67031c05 	strvs	r1, [r3, -r5, lsl #24]
 6c4:	13090501 	movwne	r0, #38145	; 0x9501
 6c8:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 6cc:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 6d0:	042e4a1c 	strteq	r4, [lr], #-2588	; 0xfffff5e4
 6d4:	01130301 	tsteq	r3, r1, lsl #6
 6d8:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 6dc:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
 6e0:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
 6e4:	02042e1f 	andeq	r2, r4, #496	; 0x1f0
 6e8:	03060105 	movweq	r0, #24837	; 0x6105
 6ec:	05052e6f 	streq	r2, [r5, #-3695]	; 0xfffff191
 6f0:	13090513 	movwne	r0, #38163	; 0x9513
 6f4:	72031c05 	andvc	r1, r3, #1280	; 0x500
 6f8:	13090501 	movwne	r0, #38145	; 0x9501
 6fc:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 700:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 704:	052e4a1c 	streq	r4, [lr, #-2588]!	; 0xfffff5e4
 708:	09051a0b 	stmdbeq	r5, {r0, r1, r3, r9, fp, ip}
 70c:	0d054c06 	stceq	12, cr4, [r5, #-24]	; 0xffffffe8
 710:	052e0101 	streq	r0, [lr, #-257]!	; 0xfffffeff
 714:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
 718:	05662e0b 	strbeq	r2, [r6, #-3595]!	; 0xfffff1f5
 71c:	010d0314 	tsteq	sp, r4, lsl r3
 720:	0501044a 	streq	r0, [r1, #-1098]	; 0xfffffbb6
 724:	01640310 	cmneq	r4, r0, lsl r3
 728:	1e030105 	adfnes	f0, f3, f5
 72c:	0620052e 	strteq	r0, [r0], -lr, lsr #10
 730:	05010650 	streq	r0, [r1, #-1616]	; 0xfffff9b0
 734:	06d80605 	ldrbeq	r0, [r8], r5, lsl #12
 738:	4c2f062e 	stcmi	6, cr0, [pc], #-184	; 688 <.debug_line+0x688>
 73c:	0e051369 	cdpeq	3, 0, cr1, cr5, cr9, {3}
 740:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 744:	00012f06 	andeq	r2, r1, r6, lsl #30
 748:	06010402 	streq	r0, [r1], -r2, lsl #8
 74c:	01820682 	orreq	r0, r2, r2, lsl #13
 750:	060c0515 			; <UNDEFINED> instruction: 0x060c0515
 754:	c1010501 	tstgt	r1, r1, lsl #10
 758:	03060505 	movweq	r0, #25861	; 0x6505
 75c:	06016676 			; <UNDEFINED> instruction: 0x06016676
 760:	05660682 	strbeq	r0, [r6, #-1666]!	; 0xfffff97e
 764:	ba150323 	blt	5413f8 <sw_uart_read_timeout+0x540e2c>
 768:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 76c:	0c052f06 	stceq	15, cr2, [r5], {6}
 770:	01050106 	tsteq	r5, r6, lsl #2
 774:	0635054b 	ldrteq	r0, [r5], -fp, asr #10
 778:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 77c:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 780:	04020009 	streq	r0, [r2], #-9
 784:	11052f02 	tstne	r5, r2, lsl #30
 788:	02040200 	andeq	r0, r4, #0, 4
 78c:	00140549 	andseq	r0, r4, r9, asr #10
 790:	06020402 	streq	r0, [r2], -r2, lsl #8
 794:	000b0501 	andeq	r0, fp, r1, lsl #10
 798:	06010402 	streq	r0, [r1], -r2, lsl #8
 79c:	0005052e 	andeq	r0, r5, lr, lsr #10
 7a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 7a4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 7a8:	3e054a01 	vmlacc.f32	s8, s10, s2
 7ac:	01063306 	tsteq	r6, r6, lsl #6
 7b0:	83060505 	movwhi	r0, #25861	; 0x6505
 7b4:	06090513 			; <UNDEFINED> instruction: 0x06090513
 7b8:	2f050511 	svccs	0x00050511
 7bc:	2e061905 	vmlacs.f16	s2, s12, s10	; <UNPREDICTABLE>
 7c0:	01061a05 	tsteq	r6, r5, lsl #20
 7c4:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 7c8:	2e060104 	adfcss	f0, f6, f4
 7cc:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 7d0:	01060104 	tsteq	r6, r4, lsl #2
 7d4:	02000d05 	andeq	r0, r0, #320	; 0x140
 7d8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 7dc:	04020005 	streq	r0, [r2], #-5
 7e0:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 7e4:	11054b06 	tstne	r5, r6, lsl #22
 7e8:	0f050106 	svceq	0x00050106
 7ec:	0609054a 	streq	r0, [r9], -sl, asr #10
 7f0:	060b054b 	streq	r0, [fp], -fp, asr #10
 7f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 7f8:	0607054d 	streq	r0, [r7], -sp, asr #10
 7fc:	2e0d0501 	cfsh32cs	mvfx0, mvfx13, #1
 800:	4b060505 	blmi	181c1c <sw_uart_read_timeout+0x181650>
 804:	13060105 	movwne	r0, #24837	; 0x6105
 808:	51063b05 	tstpl	r6, r5, lsl #22
 80c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 810:	13148306 	tstne	r4, #402653184	; 0x18000000
 814:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
 818:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 81c:	13830605 	orrne	r0, r3, #5242880	; 0x500000
 820:	04020001 	streq	r0, [r2], #-1
 824:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
 828:	00010204 	andeq	r0, r1, r4, lsl #4
 82c:	13020402 	movwne	r0, #9218	; 0x2402
 830:	02040200 	andeq	r0, r4, #0, 4
 834:	02004a06 	andeq	r4, r0, #24576	; 0x6000
 838:	2f060204 	svccs	0x00060204
 83c:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 840:	13060204 	movwne	r0, #25092	; 0x6204
 844:	02040200 	andeq	r0, r4, #0, 4
 848:	00050566 	andeq	r0, r5, r6, ror #10
 84c:	06010402 	streq	r0, [r1], -r2, lsl #8
 850:	04020047 	streq	r0, [r2], #-71	; 0xffffffb9
 854:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 858:	ba060104 	blt	180c70 <sw_uart_read_timeout+0x1806a4>
 85c:	01040200 	mrseq	r0, R12_usr
 860:	44052e06 	strmi	r2, [r5], #-3590	; 0xfffff1fa
 864:	050106bf 	streq	r0, [r1, #-1727]	; 0xfffff941
 868:	05830605 	streq	r0, [r3, #1541]	; 0x605
 86c:	12050109 	andne	r0, r5, #1073741826	; 0x40000002
 870:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 874:	0009052e 	andeq	r0, r9, lr, lsr #10
 878:	06030402 	streq	r0, [r3], -r2, lsl #8
 87c:	0025052f 	eoreq	r0, r5, pc, lsr #10
 880:	65030402 	strvs	r0, [r3, #-1026]	; 0xfffffbfe
 884:	02002605 	andeq	r2, r0, #5242880	; 0x500000
 888:	01060304 	tsteq	r6, r4, lsl #6
 88c:	02001905 	andeq	r1, r0, #81920	; 0x14000
 890:	2e060104 	adfcss	f0, f6, f4
 894:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 898:	01060104 	tsteq	r6, r4, lsl #2
 89c:	6b064305 	blvs	1914b8 <sw_uart_read_timeout+0x190eec>
 8a0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 8a4:	09058306 	stmdbeq	r5, {r1, r2, r8, r9, pc}
 8a8:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 8ac:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 8b0:	02000905 	andeq	r0, r0, #81920	; 0x14000
 8b4:	2f060304 	svccs	0x00060304
 8b8:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 8bc:	01060304 	tsteq	r6, r4, lsl #6
 8c0:	02001005 	andeq	r1, r0, #5
 8c4:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
 8c8:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 8cc:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 8d0:	04020026 	streq	r0, [r2], #-38	; 0xffffffda
 8d4:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 8d8:	04020019 	streq	r0, [r2], #-25	; 0xffffffe7
 8dc:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 8e0:	04020005 	streq	r0, [r2], #-5
 8e4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 8e8:	0903063d 	stmdbeq	r3, {r0, r2, r3, r4, r5, r9, sl}
 8ec:	05010666 	streq	r0, [r1, #-1638]	; 0xfffff99a
 8f0:	014b0605 	cmpeq	fp, r5, lsl #12
 8f4:	a0060b05 	andge	r0, r6, r5, lsl #22
 8f8:	02001005 	andeq	r1, r0, #5
 8fc:	2e060104 	adfcss	f0, f6, f4
 900:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 904:	01060104 	tsteq	r6, r4, lsl #2
 908:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 90c:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 910:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 914:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 918:	05680609 	strbeq	r0, [r8, #-1545]!	; 0xfffff9f7
 91c:	2e01060b 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx11
 920:	02000905 	andeq	r0, r0, #81920	; 0x14000
 924:	30060204 	andcc	r0, r6, r4, lsl #4
 928:	02001005 	andeq	r1, r0, #5
 92c:	01060204 	tsteq	r6, r4, lsl #4
 930:	02001c05 	andeq	r1, r0, #1280	; 0x500
 934:	29060204 	stmdbcs	r6, {r2, r9}
 938:	02001d05 	andeq	r1, r0, #320	; 0x140
 93c:	01060204 	tsteq	r6, r4, lsl #4
 940:	02040200 	andeq	r0, r4, #0, 4
 944:	0005052e 	andeq	r0, r5, lr, lsr #10
 948:	06010402 	streq	r0, [r1], -r2, lsl #8
 94c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
 950:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 954:	2e060104 	adfcss	f0, f6, f4
 958:	01040200 	mrseq	r0, R12_usr
 95c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
 960:	02002e01 	andeq	r2, r0, #1, 28
 964:	002e0104 	eoreq	r0, lr, r4, lsl #2
 968:	06010402 	streq	r0, [r1], -r2, lsl #8
 96c:	0601052e 	streq	r0, [r1], -lr, lsr #10
 970:	662e0a03 	strtvs	r0, [lr], -r3, lsl #20
 974:	01000802 	tsteq	r0, r2, lsl #16
 978:	Address 0x0000000000000978 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	5f74756f 	svcpl	0x0074756f
   8:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
   c:	2d777300 	ldclcs	3, cr7, [r7, #-0]
  10:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  14:	7300632e 	movwvc	r6, #814	; 0x32e
  18:	61755f77 	cmnvs	r5, r7, ror pc
  1c:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
  20:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  24:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
  28:	2074726f 	rsbscs	r7, r4, pc, ror #4
  2c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  30:	6f697067 	svcvs	0x00697067
  34:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  38:	74006574 	strvc	r6, [r0], #-1396	; 0xfffffa8c
  3c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  40:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
  44:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1
  48:	61725f63 	cmnvs	r2, r3, ror #30
  4c:	6f5f0077 	svcvs	0x005f0077
  50:	77007475 	smlsdxvc	r0, r5, r4, r7
  54:	5f746961 	svcpl	0x00746961
  58:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	79635f6c 	stmdbvc	r3!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  60:	70670063 	rsbvc	r0, r7, r3, rrx
  64:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  68:	6f5f7465 	svcvs	0x005f7465
  6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
  70:	77730074 			; <UNDEFINED> instruction: 0x77730074
  74:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
  78:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  7c:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
  80:	00747261 	rsbseq	r7, r4, r1, ror #4
  84:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  88:	00747369 	rsbseq	r7, r4, r9, ror #6
  8c:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff921 <sw_uart_read_timeout+0xfffff355>
  90:	5f747261 	svcpl	0x00747261
  94:	685f6b6d 	ldmdavs	pc, {r0, r2, r3, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
  98:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  9c:	79630072 	stmdbvc	r3!, {r1, r4, r5, r6}^
  a0:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
  a4:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  a8:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  ac:	5f38746e 	svcpl	0x0038746e
  b0:	73750074 	cmnvc	r5, #116	; 0x74
  b4:	705f6365 	subsvc	r6, pc, r5, ror #6
  b8:	625f7265 	subsvs	r7, pc, #1342177286	; 0x50000006
  bc:	73007469 	movwvc	r7, #1129	; 0x469
  c0:	61755f77 	cmnvs	r5, r7, ror pc
  c4:	725f7472 	subsvc	r7, pc, #1912602624	; 0x72000000
  c8:	5f646165 	svcpl	0x00646165
  cc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  d0:	0074756f 	rsbseq	r7, r4, pc, ror #10
  d4:	4f495047 	svcmi	0x00495047
  d8:	4145525f 	cmpmi	r5, pc, asr r2
  dc:	41525f44 	cmpmi	r2, r4, asr #30
  e0:	69730057 	ldmdbvs	r3!, {r0, r1, r2, r4, r6}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e8:	61686320 	cmnvs	r8, r0, lsr #6
  ec:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  f0:	5f79616c 	svcpl	0x0079616c
  f4:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
  f8:	0073656c 	rsbseq	r6, r3, ip, ror #10
  fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 100:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 104:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 108:	5f5f0074 	svcpl	0x005f0074
 10c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 110:	00747369 	rsbseq	r7, r4, r9, ror #6
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 120:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 124:	5f4e4f49 	svcpl	0x004e4f49
 128:	7773005f 			; <UNDEFINED> instruction: 0x7773005f
 12c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 130:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 134:	63006461 	movwvs	r6, #1121	; 0x461
 138:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 13c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 140:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 144:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff9d9 <sw_uart_read_timeout+0xfffff40d>
 148:	5f747261 	svcpl	0x00747261
 14c:	38746567 	ldmdacc	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
 150:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 154:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
 158:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 15c:	77730064 	ldrbvc	r0, [r3, -r4, rrx]!
 160:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 164:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 168:	2f003874 	svccs	0x00003874
 16c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 170:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 174:	2f72656c 	svccs	0x0072656c
 178:	73616c63 	cmnvc	r1, #25344	; 0x6300
 17c:	73632f73 	cmnvc	r3, #460	; 0x1cc
 180:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 184:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
 188:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; ffffffec <sw_uart_read_timeout+0xfffffa20>
 18c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 190:	6174732f 	cmnvs	r4, pc, lsr #6
 194:	702d6666 	eorvc	r6, sp, r6, ror #12
 198:	61766972 	cmnvs	r6, r2, ror r9
 19c:	75006574 	strvc	r6, [r0, #-1396]	; 0xfffffa8c
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ac:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
 1b0:	6e755f74 	mrcvs	15, 3, r5, cr5, cr4, {3}
 1b4:	5f6c6974 	svcpl	0x006c6974
 1b8:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 1bc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1c0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1c4:	2e303120 	rsfcssp	f3, f0, f0
 1c8:	20312e33 	eorscs	r2, r1, r3, lsr lr
 1cc:	31323032 	teqcc	r2, r2, lsr r0
 1d0:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
 1d4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1d8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1dc:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
 1e0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 1e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1e8:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1ec:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1f4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1f8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1fc:	36373131 			; <UNDEFINED> instruction: 0x36373131
 200:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 204:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 208:	616f6c66 	cmnvs	pc, r6, ror #24
 20c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 210:	6f733d69 	svcvs	0x00733d69
 214:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 218:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 21c:	616d2d20 	cmnvs	sp, r0, lsr #26
 220:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 224:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 228:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 22c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 230:	4f2d2062 	svcmi	0x002d2062
 234:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 238:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 23c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 240:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 244:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 248:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 24c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 250:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
 254:	0073656c 	rsbseq	r6, r3, ip, ror #10
 258:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 25c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 260:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 264:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 268:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 26c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 270:	33746e69 	cmncc	r4, #1680	; 0x690
 274:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 278:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 27c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 280:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 284:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 288:	41425f4f 	cmpmi	r2, pc, asr #30
 28c:	61004553 	tstvs	r0, r3, asr r5
 290:	00736772 	rsbseq	r6, r3, r2, ror r7
 294:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 298:	65705f65 	ldrbvs	r5, [r0, #-3941]!	; 0xfffff09b
 29c:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 2a0:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 2a4:	00747261 	rsbseq	r7, r4, r1, ror #4
 2a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 2ac:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 2b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2b8:	5f00746e 	svcpl	0x0000746e
 2bc:	0070615f 	rsbseq	r6, r0, pc, asr r1
 2c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 2c4:	69727700 	ldmdbvs	r2!, {r8, r9, sl, ip, sp, lr}^
 2c8:	635f6574 	cmpvs	pc, #116, 10	; 0x1d000000
 2cc:	755f6379 	ldrbvc	r6, [pc, #-889]	; ffffff5b <sw_uart_read_timeout+0xfffff98f>
 2d0:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
 2d4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 2d8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 2dc:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffb71 <sw_uart_read_timeout+0xfffff5a5>
 2e0:	5f747261 	svcpl	0x00747261
 2e4:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
 2e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2ec:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 2f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2f8:	6e00746e 	cdpvs	4, 0, cr7, cr0, cr14, {3}
 2fc:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 300:	61760073 	cmnvs	r6, r3, ror r0
 304:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 308:	006b746e 	rsbeq	r7, fp, lr, ror #8
 30c:	6f697067 	svcvs	0x00697067
 310:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 314:	70670030 	rsbvc	r0, r7, r0, lsr r0
 318:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 31c:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 320:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
 324:	5f777300 	svcpl	0x00777300
 328:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 32c:	5f00745f 	svcpl	0x0000745f
 330:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 334:	61765f63 	cmnvs	r6, r3, ror #30
 338:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 33c:	73750074 	cmnvc	r5, #116	; 0x74
 340:	745f6365 	ldrbvc	r6, [pc], #-869	; 348 <.debug_str+0x348>
 344:	6f656d69 	svcvs	0x00656d69
 348:	73007475 	movwvc	r7, #1141	; 0x475
 34c:	61755f77 	cmnvs	r5, r7, ror pc
 350:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 354:	00387475 	eorseq	r7, r8, r5, ror r4
 358:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffbed <sw_uart_read_timeout+0xfffff621>
 35c:	5f747261 	svcpl	0x00747261
 360:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 364:	65640065 	strbvs	r0, [r4, #-101]!	; 0xffffff9b
 368:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 36c:	Address 0x000000000000036c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <sw_uart_read_timeout+0xfffff904>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	0000016c 	andeq	r0, r0, ip, ror #2
  20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000016c 	andeq	r0, r0, ip, ror #2
  3c:	00000224 	andeq	r0, r0, r4, lsr #4
  40:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  44:	86058506 	strhi	r8, [r5], -r6, lsl #10
  48:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000000 	andeq	r0, r0, r0
  58:	00000390 	muleq	r0, r0, r3
  5c:	000000b4 	strheq	r0, [r0], -r4
  60:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  64:	86058506 	strhi	r8, [r5], -r6, lsl #10
  68:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  6c:	42018e02 	andmi	r8, r1, #2, 28
  70:	0a7a200e 	beq	1e880b0 <sw_uart_read_timeout+0x1e87ae4>
  74:	0b42180e 	bleq	10860b4 <sw_uart_read_timeout+0x1085ae8>
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000444 	andeq	r0, r0, r4, asr #8
  84:	00000010 	andeq	r0, r0, r0, lsl r0
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000018 	andeq	r0, r0, r8, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000454 	andeq	r0, r0, r4, asr r4
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
  a0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
  a8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000480 	andeq	r0, r0, r0, lsl #9
  b8:	00000058 	andeq	r0, r0, r8, asr r0
  bc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  c0:	86058506 	strhi	r8, [r5], -r6, lsl #10
  c4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  c8:	00018e02 	andeq	r8, r1, r2, lsl #28
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	000004d8 	ldrdeq	r0, [r0], -r8
  d8:	0000008c 	andeq	r0, r0, ip, lsl #1
  dc:	810c0e42 	tsthi	ip, r2, asr #28
  e0:	83028203 	movwhi	r8, #8707	; 0x2203
  e4:	180e4201 	stmdane	lr, {r0, r9, lr}
  e8:	05850684 	streq	r0, [r5, #1668]	; 0x684
  ec:	0e42048e 	cdpeq	4, 4, cr0, cr2, cr14, {4}
  f0:	0a6003f0 	beq	18010b8 <sw_uart_read_timeout+0x1800aec>
  f4:	ce42180e 	cdpgt	8, 4, cr1, cr2, cr14, {0}
  f8:	0c0ec4c5 	cfstrseq	mvf12, [lr], {197}	; 0xc5
  fc:	c1c2c342 	bicgt	ip, r2, r2, asr #6
 100:	0b42000e 	bleq	1080140 <sw_uart_read_timeout+0x107fb74>
 104:	0000001c 	andeq	r0, r0, ip, lsl r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000564 	andeq	r0, r0, r4, ror #10
 110:	00000034 	andeq	r0, r0, r4, lsr r0
 114:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 118:	86058506 	strhi	r8, [r5], -r6, lsl #10
 11c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 120:	00018e02 	andeq	r8, r1, r2, lsl #28
 124:	0000001c 	andeq	r0, r0, ip, lsl r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000598 	muleq	r0, r8, r5
 130:	00000034 	andeq	r0, r0, r4, lsr r0
 134:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 138:	86058506 	strhi	r8, [r5], -r6, lsl #10
 13c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 140:	00018e02 	andeq	r8, r1, r2, lsl #28
 144:	00000024 	andeq	r0, r0, r4, lsr #32
 148:	00000000 	andeq	r0, r0, r0
 14c:	000005cc 	andeq	r0, r0, ip, asr #11
 150:	00000088 	andeq	r0, r0, r8, lsl #1
 154:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 158:	86068507 	strhi	r8, [r6], -r7, lsl #10
 15c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 160:	8e028903 	vmlahi.f16	s16, s4, s6	; <UNPREDICTABLE>
 164:	280e4201 	stmdacs	lr, {r0, r9, lr}
 168:	001c0e76 	andseq	r0, ip, r6, ror lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <sw_uart_read_timeout+0x12cd260>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <sw_uart_read_timeout+0x45e64>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


sw-spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sw_spi_init>:
   0:	e24dd010 	sub	sp, sp, #16
   4:	e92d4070 	push	{r4, r5, r6, lr}
   8:	e1a05000 	mov	r5, r0
   c:	e28d4014 	add	r4, sp, #20
  10:	e884000e 	stm	r4, {r1, r2, r3}
  14:	e1a00003 	mov	r0, r3
  18:	ebfffffe 	bl	0 <gpio_set_output>
  1c:	e59d0020 	ldr	r0, [sp, #32]
  20:	ebfffffe 	bl	0 <gpio_set_input>
  24:	e59d0024 	ldr	r0, [sp, #36]	; 0x24
  28:	ebfffffe 	bl	0 <gpio_set_output>
  2c:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
  30:	e1a00006 	mov	r0, r6
  34:	ebfffffe 	bl	0 <gpio_set_output>
  38:	e3a01001 	mov	r1, #1
  3c:	e1a00006 	mov	r0, r6
  40:	ebfffffe 	bl	0 <gpio_write>
  44:	e1a0e005 	mov	lr, r5
  48:	e1a0c004 	mov	ip, r4
  4c:	e8bc000f 	ldm	ip!, {r0, r1, r2, r3}
  50:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
  54:	e89c0003 	ldm	ip, {r0, r1}
  58:	e88e0003 	stm	lr, {r0, r1}
  5c:	e1a00005 	mov	r0, r5
  60:	e8bd4070 	pop	{r4, r5, r6, lr}
  64:	e28dd010 	add	sp, sp, #16
  68:	e12fff1e 	bx	lr

0000006c <spi_n_init>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e24dd028 	sub	sp, sp, #40	; 0x28
  74:	e1a04000 	mov	r4, r0
  78:	e3510000 	cmp	r1, #0
  7c:	0a000015 	beq	d8 <spi_n_init+0x6c>
  80:	e3510001 	cmp	r1, #1
  84:	1a000027 	bne	128 <spi_n_init+0xbc>
  88:	e58d1010 	str	r1, [sp, #16]
  8c:	e58d2014 	str	r2, [sp, #20]
  90:	e3a0300a 	mov	r3, #10
  94:	e58d3018 	str	r3, [sp, #24]
  98:	e3a03009 	mov	r3, #9
  9c:	e58d301c 	str	r3, [sp, #28]
  a0:	e3a0300b 	mov	r3, #11
  a4:	e58d3020 	str	r3, [sp, #32]
  a8:	e3a03007 	mov	r3, #7
  ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
  b0:	e28d3028 	add	r3, sp, #40	; 0x28
  b4:	e9130007 	ldmdb	r3, {r0, r1, r2}
  b8:	e88d0007 	stm	sp, {r0, r1, r2}
  bc:	e28d3010 	add	r3, sp, #16
  c0:	e893000e 	ldm	r3, {r1, r2, r3}
  c4:	e1a00004 	mov	r0, r4
  c8:	ebfffffe 	bl	0 <sw_spi_init>
  cc:	e1a00004 	mov	r0, r4
  d0:	e28dd028 	add	sp, sp, #40	; 0x28
  d4:	e8bd8010 	pop	{r4, pc}
  d8:	1a00000a 	bne	108 <spi_n_init+0x9c>
  dc:	e58d1010 	str	r1, [sp, #16]
  e0:	e58d2014 	str	r2, [sp, #20]
  e4:	e3a03013 	mov	r3, #19
  e8:	e58d3018 	str	r3, [sp, #24]
  ec:	e3a0301a 	mov	r3, #26
  f0:	e58d301c 	str	r3, [sp, #28]
  f4:	e3a0300d 	mov	r3, #13
  f8:	e58d3020 	str	r3, [sp, #32]
  fc:	e3a03006 	mov	r3, #6
 100:	e58d3024 	str	r3, [sp, #36]	; 0x24
 104:	eaffffe9 	b	b0 <spi_n_init+0x44>
 108:	e59f3034 	ldr	r3, [pc, #52]	; 144 <spi_n_init+0xd8>
 10c:	e58d3000 	str	r3, [sp]
 110:	e3a03032 	mov	r3, #50	; 0x32
 114:	e59f202c 	ldr	r2, [pc, #44]	; 148 <spi_n_init+0xdc>
 118:	e59f102c 	ldr	r1, [pc, #44]	; 14c <spi_n_init+0xe0>
 11c:	e59f002c 	ldr	r0, [pc, #44]	; 150 <spi_n_init+0xe4>
 120:	ebfffffe 	bl	0 <printk>
 124:	ebfffffe 	bl	0 <clean_reboot>
 128:	e58d1000 	str	r1, [sp]
 12c:	e3a03058 	mov	r3, #88	; 0x58
 130:	e59f201c 	ldr	r2, [pc, #28]	; 154 <spi_n_init+0xe8>
 134:	e59f1010 	ldr	r1, [pc, #16]	; 14c <spi_n_init+0xe0>
 138:	e59f0018 	ldr	r0, [pc, #24]	; 158 <spi_n_init+0xec>
 13c:	ebfffffe 	bl	0 <printk>
 140:	ebfffffe 	bl	0 <clean_reboot>
 144:	0000004c 	andeq	r0, r0, ip, asr #32
	...
 150:	00000038 	andeq	r0, r0, r8, lsr r0
 154:	0000000c 	andeq	r0, r0, ip
 158:	00000060 	andeq	r0, r0, r0, rrx

0000015c <spi_n_transfer>:
 15c:	e24dd010 	sub	sp, sp, #16
 160:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 164:	e24dd024 	sub	sp, sp, #36	; 0x24
 168:	e28dc044 	add	ip, sp, #68	; 0x44
 16c:	e98c000f 	stmib	ip, {r0, r1, r2, r3}
 170:	e59db060 	ldr	fp, [sp, #96]	; 0x60
 174:	e59da068 	ldr	sl, [sp, #104]	; 0x68
 178:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
 17c:	e58d3004 	str	r3, [sp, #4]
 180:	e3a01000 	mov	r1, #0
 184:	e1a00003 	mov	r0, r3
 188:	ebfffffe 	bl	0 <gpio_write>
 18c:	e3a08000 	mov	r8, #0
 190:	ea00001d 	b	20c <spi_n_transfer+0xb0>
 194:	e1a01457 	asr	r1, r7, r4
 198:	e2011001 	and	r1, r1, #1
 19c:	e59d0010 	ldr	r0, [sp, #16]
 1a0:	ebfffffe 	bl	0 <gpio_write>
 1a4:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1a8:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1ac:	e0433002 	sub	r3, r3, r2
 1b0:	e35300c7 	cmp	r3, #199	; 0xc7
 1b4:	9afffffb 	bls	1a8 <spi_n_transfer+0x4c>
 1b8:	e59d5018 	ldr	r5, [sp, #24]
 1bc:	e3a01001 	mov	r1, #1
 1c0:	e1a00005 	mov	r0, r5
 1c4:	ebfffffe 	bl	0 <gpio_write>
 1c8:	e59d0014 	ldr	r0, [sp, #20]
 1cc:	ebfffffe 	bl	0 <gpio_read>
 1d0:	e1866410 	orr	r6, r6, r0, lsl r4
 1d4:	e6ef6076 	uxtb	r6, r6
 1d8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1dc:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1e0:	e0433002 	sub	r3, r3, r2
 1e4:	e35300c7 	cmp	r3, #199	; 0xc7
 1e8:	9afffffb 	bls	1dc <spi_n_transfer+0x80>
 1ec:	e3a01000 	mov	r1, #0
 1f0:	e1a00005 	mov	r0, r5
 1f4:	ebfffffe 	bl	0 <gpio_write>
 1f8:	e2444001 	sub	r4, r4, #1
 1fc:	e3540000 	cmp	r4, #0
 200:	aaffffe3 	bge	194 <spi_n_transfer+0x38>
 204:	e5c96000 	strb	r6, [r9]
 208:	e2888001 	add	r8, r8, #1
 20c:	e158000a 	cmp	r8, sl
 210:	2a00000b 	bcs	244 <spi_n_transfer+0xe8>
 214:	e59d3064 	ldr	r3, [sp, #100]	; 0x64
 218:	e7d37008 	ldrb	r7, [r3, r8]
 21c:	e08b9008 	add	r9, fp, r8
 220:	e28dc008 	add	ip, sp, #8
 224:	e28de048 	add	lr, sp, #72	; 0x48
 228:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 22c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 230:	e89e0003 	ldm	lr, {r0, r1}
 234:	e88c0003 	stm	ip, {r0, r1}
 238:	e3a04007 	mov	r4, #7
 23c:	e3a06000 	mov	r6, #0
 240:	eaffffed 	b	1fc <spi_n_transfer+0xa0>
 244:	e3a01001 	mov	r1, #1
 248:	e59d0004 	ldr	r0, [sp, #4]
 24c:	ebfffffe 	bl	0 <gpio_write>
 250:	e3a00001 	mov	r0, #1
 254:	e28dd024 	add	sp, sp, #36	; 0x24
 258:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 25c:	e28dd010 	add	sp, sp, #16
 260:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <spi_n_transfer+0xfffffdf0>
   4:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
   8:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
   c:	616c632f 	cmnvs	ip, pc, lsr #6
  10:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  14:	30343173 	eorscc	r3, r4, r3, ror r1
  18:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  1c:	2f6e6977 	svccs	0x006e6977
  20:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  24:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  28:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  2c:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
  30:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  34:	00000000 	andeq	r0, r0, r0
  38:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  3c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  40:	3a73253a 	bcc	1cc9530 <spi_n_transfer+0x1cc93d4>
  44:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  48:	00000a73 	andeq	r0, r0, r3, ror sl
  4c:	70696863 	rsbvc	r6, r9, r3, ror #16
  50:	6c65735f 	stclvs	3, cr7, [r5], #-380	; 0xfffffe84
  54:	20746365 	rsbscs	r6, r4, r5, ror #6
  58:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  5c:	00000000 	andeq	r0, r0, r0
  60:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  64:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  68:	3a73253a 	bcc	1cc9558 <spi_n_transfer+0x1cc93fc>
  6c:	623a6425 	eorsvs	r6, sl, #620756992	; 0x25000000
  70:	63206461 			; <UNDEFINED> instruction: 0x63206461
  74:	20706968 	rsbscs	r6, r0, r8, ror #18
  78:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0xfffffa8d
  7c:	203a7463 	eorscs	r7, sl, r3, ror #8
  80:	0a0a6425 	beq	29911c <spi_n_transfer+0x298fc0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	735f7773 	cmpvc	pc, #30146560	; 0x1cc0000
   4:	6d5f6970 	vldrvs.16	s13, [pc, #-224]	; ffffff2c <spi_n_transfer+0xfffffdd0>	; <UNPREDICTABLE>
   8:	0000006b 	andeq	r0, r0, fp, rrx

0000000c <__FUNCTION__.1>:
   c:	5f697073 	svcpl	0x00697073
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000007c5 	andeq	r0, r0, r5, asr #15
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014a 	andeq	r0, r0, sl, asr #2
  10:	0000b50c 	andeq	fp, r0, ip, lsl #10
  14:	0000fe00 	andeq	pc, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00026400 	andeq	r6, r2, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0c070403 	cfstrseq	mvf0, [r7], {3}
  30:	03000002 	movweq	r0, #2
  34:	009b0601 	addseq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00001d05 	andeq	r1, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c4 	andeq	r0, r0, r4, asr #1
  48:	40050803 	andmi	r0, r5, r3, lsl #16
  4c:	04000000 	streq	r0, [r0], #-0
  50:	00000060 	andeq	r0, r0, r0, rrx
  54:	60182e04 	andsvs	r2, r8, r4, lsl #28
  58:	05000000 	streq	r0, [r0, #-0]
  5c:	0000004f 	andeq	r0, r0, pc, asr #32
  60:	32080103 	andcc	r0, r8, #-1073741824	; 0xc0000000
  64:	03000001 	movweq	r0, #1
  68:	02310702 	eorseq	r0, r1, #524288	; 0x80000
  6c:	fc040000 	stc2	0, cr0, [r4], {-0}
  70:	04000001 	streq	r0, [r0], #-1
  74:	007a1934 	rsbseq	r1, sl, r4, lsr r9
  78:	04030000 	streq	r0, [r3], #-0
  7c:	00027d07 	andeq	r7, r2, r7, lsl #26
  80:	07080300 	streq	r0, [r8, -r0, lsl #6]
  84:	000001e5 	andeq	r0, r0, r5, ror #3
  88:	44080103 	strmi	r0, [r8], #-259	; 0xfffffefd
  8c:	05000002 	streq	r0, [r0, #-2]
  90:	00000088 	andeq	r0, r0, r8, lsl #1
  94:	18021806 	stmdane	r2, {r1, r2, fp, ip}
  98:	0000eb09 	andeq	lr, r0, r9, lsl #22
  9c:	028f0700 	addeq	r0, pc, #0, 14
  a0:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
  a4:	00002c0e 	andeq	r2, r0, lr, lsl #24
  a8:	64080000 	strvs	r0, [r8], #-0
  ac:	02007669 	andeq	r7, r0, #110100480	; 0x6900000
  b0:	002c0e1a 	eoreq	r0, ip, sl, lsl lr
  b4:	07040000 	streq	r0, [r4, -r0]
  b8:	0000005b 	andeq	r0, r0, fp, asr r0
  bc:	2c0e1c02 	stccs	12, cr1, [lr], {2}
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	0002c607 	andeq	ip, r2, r7, lsl #12
  c8:	131c0200 	tstne	ip, #0, 4
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	6c63080c 	stclvs	8, cr0, [r3], #-48	; 0xffffffd0
  d4:	1c02006b 	stcne	0, cr0, [r2], {107}	; 0x6b
  d8:	00002c18 	andeq	r2, r0, r8, lsl ip
  dc:	63081000 	movwvs	r1, #32768	; 0x8000
  e0:	1c020065 	stcne	0, cr0, [r2], {101}	; 0x65
  e4:	00002c1c 	andeq	r2, r0, ip, lsl ip
  e8:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
  ec:	00000220 	andeq	r0, r0, r0, lsr #4
  f0:	94031d02 	strls	r1, [r3], #-3330	; 0xfffff2fe
  f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  f8:	00600107 	rsbeq	r0, r0, r7, lsl #2
  fc:	05010000 	streq	r0, [r1, #-0]
 100:	00014206 	andeq	r4, r1, r6, lsl #4
 104:	02550a00 	subseq	r0, r5, #0, 20
 108:	0a0a0000 	beq	280110 <spi_n_transfer+0x27ffb4>
 10c:	000000cd 	andeq	r0, r0, sp, asr #1
 110:	02680a09 	rsbeq	r0, r8, #36864	; 0x9000
 114:	0a0b0000 	beq	2c011c <spi_n_transfer+0x2bffc0>
 118:	00000273 	andeq	r0, r0, r3, ror r2
 11c:	02490a08 	subeq	r0, r9, #8, 20	; 0x8000
 120:	0a0a0000 	beq	280128 <spi_n_transfer+0x27ffcc>
 124:	000002aa 	andeq	r0, r0, sl, lsr #5
 128:	00000a09 	andeq	r0, r0, r9, lsl #20
 12c:	0a0b0000 	beq	2c0134 <spi_n_transfer+0x2bffd8>
 130:	000002ee 	andeq	r0, r0, lr, ror #5
 134:	00680a07 	rsbeq	r0, r8, r7, lsl #20
 138:	0ac80000 	beq	ff200140 <spi_n_transfer+0xff1fffe4>
 13c:	000000eb 	andeq	r0, r0, fp, ror #1
 140:	810b00c8 	smlabthi	fp, r8, r0, r0
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	00250560 	eoreq	r0, r5, r0, ror #10
 14c:	015c0000 	cmpeq	ip, r0
 150:	01080000 	mrseq	r0, (UNDEF: 8)
 154:	9c010000 	stcls	0, cr0, [r1], {-0}
 158:	000003f3 	strdeq	r0, [r0], -r3
 15c:	0100730c 	tsteq	r0, ip, lsl #6
 160:	00eb1a60 	rsceq	r1, fp, r0, ror #20
 164:	91020000 	mrsls	r0, (UNDEF: 2)
 168:	78720c70 	ldmdavc	r2!, {r4, r5, r6, sl, fp}^
 16c:	25600100 	strbcs	r0, [r0, #-256]!	; 0xffffff00
 170:	000003f3 	strdeq	r0, [r0], -r3
 174:	0c089102 	stfeqd	f1, [r8], {2}
 178:	01007874 	tsteq	r0, r4, ror r8
 17c:	03f93960 	mvnseq	r3, #96, 18	; 0x180000
 180:	91020000 	mrsls	r0, (UNDEF: 2)
 184:	02940d0c 	addseq	r0, r4, #12, 26	; 0x300
 188:	60010000 	andvs	r0, r1, r0
 18c:	00002c48 	andeq	r2, r0, r8, asr #24
 190:	10910200 	addsne	r0, r1, r0, lsl #4
 194:	00018c0e 	andeq	r8, r1, lr, lsl #24
 198:	0000b800 	andeq	fp, r0, r0, lsl #16
 19c:	0003c100 	andeq	ip, r3, r0, lsl #2
 1a0:	00690f00 	rsbeq	r0, r9, r0, lsl #30
 1a4:	2c126201 	lfmcs	f6, 4, [r2], {1}
 1a8:	04000000 	streq	r0, [r0], #-0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	10000000 	andne	r0, r0, r0
 1b4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1b8:	00000238 	andeq	r0, r0, r8, lsr r2
 1bc:	00001800 	andeq	r1, r0, r0, lsl #16
 1c0:	11630100 	cmnne	r3, r0, lsl #2
 1c4:	00041a11 	andeq	r1, r4, r1, lsl sl
 1c8:	00002700 	andeq	r2, r0, r0, lsl #14
 1cc:	00002300 	andeq	r2, r0, r0, lsl #6
 1d0:	04101200 	ldreq	r1, [r0], #-512	; 0xfffffe00
 1d4:	91030000 	mrsls	r0, (UNDEF: 3)
 1d8:	18137fb0 	ldmdane	r3, {r4, r5, r7, r8, r9, sl, fp, ip, sp, lr}
 1dc:	14000000 	strne	r0, [r0], #-0
 1e0:	00000424 	andeq	r0, r0, r4, lsr #8
 1e4:	0000004b 	andeq	r0, r0, fp, asr #32
 1e8:	00000045 	andeq	r0, r0, r5, asr #32
 1ec:	00043015 	andeq	r3, r4, r5, lsl r0
 1f0:	00003000 	andeq	r3, r0, r0
 1f4:	04311400 	ldrteq	r1, [r1], #-1024	; 0xfffffc00
 1f8:	00790000 	rsbseq	r0, r9, r0
 1fc:	00750000 	rsbseq	r0, r5, r0
 200:	3d160000 	ldccc	0, cr0, [r6, #-0]
 204:	a4000004 	strge	r0, [r0], #-4
 208:	01000001 	tsteq	r0, r1
 20c:	000001a4 	andeq	r0, r0, r4, lsr #3
 210:	00000014 	andeq	r0, r0, r4, lsl r0
 214:	ad095201 	sfmge	f5, 4, [r9, #-4]
 218:	11000002 	tstne	r0, r2
 21c:	0000044a 	andeq	r0, r0, sl, asr #8
 220:	0000009a 	muleq	r0, sl, r0
 224:	00000098 	muleq	r0, r8, r0
 228:	00045414 	andeq	r5, r4, r4, lsl r4
 22c:	0000b100 	andeq	fp, r0, r0, lsl #2
 230:	0000af00 	andeq	sl, r0, r0, lsl #30
 234:	045e1700 	ldrbeq	r1, [lr], #-1792	; 0xfffff900
 238:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 23c:	00040000 	andeq	r0, r4, r0
 240:	02540000 	subseq	r0, r4, #0
 244:	5f140000 	svcpl	0x00140000
 248:	c6000004 	strgt	r0, [r0], -r4
 24c:	c4000000 	strgt	r0, [r0], #-0
 250:	00000000 	andeq	r0, r0, r0
 254:	00064918 	andeq	r4, r6, r8, lsl r9
 258:	0001a800 	andeq	sl, r1, r0, lsl #16
 25c:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
 260:	00100000 	andseq	r0, r0, r0
 264:	4a010000 	bmi	4026c <spi_n_transfer+0x40110>
 268:	06661105 	strbteq	r1, [r6], -r5, lsl #2
 26c:	00db0000 	sbcseq	r0, fp, r0
 270:	00d90000 	sbcseq	r0, r9, r0
 274:	5a110000 	bpl	44027c <spi_n_transfer+0x440120>
 278:	f2000006 	vhadd.s8	d0, d0, d6
 27c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 280:	14000000 	strne	r0, [r0], #-0
 284:	00000670 	andeq	r0, r0, r0, ror r6
 288:	00000107 	andeq	r0, r0, r7, lsl #2
 28c:	00000105 	andeq	r0, r0, r5, lsl #2
 290:	00067a19 	andeq	r7, r6, r9, lsl sl
 294:	0001a800 	andeq	sl, r1, r0, lsl #16
 298:	00000400 	andeq	r0, r0, r0, lsl #8
 29c:	067b1400 	ldrbteq	r1, [fp], -r0, lsl #8
 2a0:	011c0000 	tsteq	ip, r0
 2a4:	011a0000 	tsteq	sl, r0
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	043d1600 	ldrteq	r1, [sp], #-1536	; 0xfffffa00
 2b0:	01d80000 	bicseq	r0, r8, r0
 2b4:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
 2b8:	14000001 	strne	r0, [r0], #-1
 2bc:	01000000 	mrseq	r0, (UNDEF: 0)
 2c0:	03580959 	cmpeq	r8, #1458176	; 0x164000
 2c4:	4a110000 	bmi	4402cc <spi_n_transfer+0x440170>
 2c8:	31000004 	tstcc	r0, r4
 2cc:	2f000001 	svccs	0x00000001
 2d0:	14000001 	strne	r0, [r0], #-1
 2d4:	00000454 	andeq	r0, r0, r4, asr r4
 2d8:	00000148 	andeq	r0, r0, r8, asr #2
 2dc:	00000146 	andeq	r0, r0, r6, asr #2
 2e0:	00045e17 	andeq	r5, r4, r7, lsl lr
 2e4:	0001d800 	andeq	sp, r1, r0, lsl #16
 2e8:	00000400 	andeq	r0, r0, r0, lsl #8
 2ec:	0002ff00 	andeq	pc, r2, r0, lsl #30
 2f0:	045f1400 	ldrbeq	r1, [pc], #-1024	; 2f8 <.debug_info+0x2f8>
 2f4:	015d0000 	cmpeq	sp, r0
 2f8:	015b0000 	cmpeq	fp, r0
 2fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 300:	00000649 	andeq	r0, r0, r9, asr #12
 304:	000001dc 	ldrdeq	r0, [r0], -ip
 308:	0001dc03 	andeq	sp, r1, r3, lsl #24
 30c:	00001000 	andeq	r1, r0, r0
 310:	054a0100 	strbeq	r0, [sl, #-256]	; 0xffffff00
 314:	00066611 	andeq	r6, r6, r1, lsl r6
 318:	00017200 	andeq	r7, r1, r0, lsl #4
 31c:	00017000 	andeq	r7, r1, r0
 320:	065a1100 	ldrbeq	r1, [sl], -r0, lsl #2
 324:	01890000 	orreq	r0, r9, r0
 328:	01870000 	orreq	r0, r7, r0
 32c:	70140000 	andsvc	r0, r4, r0
 330:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
 334:	9c000001 	stcls	0, cr0, [r0], {1}
 338:	19000001 	stmdbne	r0, {r0}
 33c:	0000067a 	andeq	r0, r0, sl, ror r6
 340:	000001dc 	ldrdeq	r0, [r0], -ip
 344:	00000004 	andeq	r0, r0, r4
 348:	00067b14 	andeq	r7, r6, r4, lsl fp
 34c:	0001b300 	andeq	fp, r1, r0, lsl #6
 350:	0001b100 	andeq	fp, r1, r0, lsl #2
 354:	00000000 	andeq	r0, r0, r0
 358:	0001a41a 	andeq	sl, r1, sl, lsl r4
 35c:	00078000 	andeq	r8, r7, r0
 360:	00037900 	andeq	r7, r3, r0, lsl #18
 364:	50011b00 	andpl	r1, r1, r0, lsl #22
 368:	7f909104 	svcvc	0x00909104
 36c:	51011b06 	tstpl	r1, r6, lsl #22
 370:	74007707 	strvc	r7, [r0], #-1799	; 0xfffff8f9
 374:	1a312600 	bne	c49b7c <spi_n_transfer+0xc49a20>
 378:	01c81a00 	biceq	r1, r8, r0, lsl #20
 37c:	07800000 	streq	r0, [r0, r0]
 380:	03920000 	orrseq	r0, r2, #0
 384:	011b0000 	tsteq	fp, r0
 388:	00750250 	rsbseq	r0, r5, r0, asr r2
 38c:	0151011b 	cmpeq	r1, fp, lsl r1
 390:	d01a0031 	andsle	r0, sl, r1, lsr r0
 394:	8c000001 	stchi	0, cr0, [r0], {1}
 398:	a8000007 	stmdage	r0, {r0, r1, r2}
 39c:	1b000003 	blne	3b0 <.debug_info+0x3b0>
 3a0:	91045001 	tstls	r4, r1
 3a4:	00067f94 	muleq	r6, r4, pc	; <UNPREDICTABLE>
 3a8:	0001f81c 	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
 3ac:	00078000 	andeq	r8, r7, r0
 3b0:	50011b00 	andpl	r1, r1, r0, lsl #22
 3b4:	1b007502 	blne	1d7c4 <spi_n_transfer+0x1d668>
 3b8:	30015101 	andcc	r5, r1, r1, lsl #2
 3bc:	00000000 	andeq	r0, r0, r0
 3c0:	018c1a00 	orreq	r1, ip, r0, lsl #20
 3c4:	07800000 	streq	r0, [r0, r0]
 3c8:	03db0000 	bicseq	r0, fp, #0
 3cc:	011b0000 	tsteq	fp, r0
 3d0:	5c910350 	ldcpl	3, cr0, [r1], {80}	; 0x50
 3d4:	51011b06 	tstpl	r1, r6, lsl #22
 3d8:	1c003001 	stcne	0, cr3, [r0], {1}
 3dc:	00000250 	andeq	r0, r0, r0, asr r2
 3e0:	00000780 	andeq	r0, r0, r0, lsl #15
 3e4:	0450011b 	ldrbeq	r0, [r0], #-283	; 0xfffffee5
 3e8:	067f8491 			; <UNDEFINED> instruction: 0x067f8491
 3ec:	0151011b 	cmpeq	r1, fp, lsl r1
 3f0:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
 3f4:	00004f04 	andeq	r4, r0, r4, lsl #30
 3f8:	5b041d00 	blpl	107800 <spi_n_transfer+0x1076a4>
 3fc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 400:	00000013 	andeq	r0, r0, r3, lsl r0
 404:	4f174c01 	svcmi	0x00174c01
 408:	03000000 	movweq	r0, #0
 40c:	0000043d 	andeq	r0, r0, sp, lsr r4
 410:	0100731f 	tsteq	r0, pc, lsl r3
 414:	00eb274c 	rsceq	r2, fp, ip, asr #14
 418:	621f0000 	andsvs	r0, pc, #0
 41c:	324c0100 	subcc	r0, ip, #0, 2
 420:	0000004f 	andeq	r0, r0, pc, asr #32
 424:	0000e620 	andeq	lr, r0, r0, lsr #12
 428:	0d4d0100 	stfeqe	f0, [sp, #-0]
 42c:	0000004f 	andeq	r0, r0, pc, asr #32
 430:	00692221 	rsbeq	r2, r9, r1, lsr #4
 434:	250d4f01 	strcs	r4, [sp, #-3841]	; 0xfffff0ff
 438:	00000000 	andeq	r0, r0, r0
 43c:	02e12300 	rsceq	r2, r1, #0, 6
 440:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 444:	046d0314 	strbteq	r0, [sp], #-788	; 0xfffffcec
 448:	6e1f0000 	cdpvs	0, 1, cr0, cr15, cr0, {0}
 44c:	2a480100 	bcs	1200854 <spi_n_transfer+0x12006f8>
 450:	0000006e 	andeq	r0, r0, lr, rrx
 454:	01007322 	tsteq	r0, r2, lsr #6
 458:	006e0e49 	rsbeq	r0, lr, r9, asr #28
 45c:	20210000 	eorcs	r0, r1, r0
 460:	0000003b 	andeq	r0, r0, fp, lsr r0
 464:	2c124901 			; <UNDEFINED> instruction: 0x2c124901
 468:	00000000 	andeq	r0, r0, r0
 46c:	02260b00 	eoreq	r0, r6, #0, 22
 470:	43010000 	movwmi	r0, #4096	; 0x1000
 474:	0000eb07 	andeq	lr, r0, r7, lsl #22
 478:	00006c00 	andeq	r6, r0, r0, lsl #24
 47c:	0000f000 	andeq	pc, r0, r0
 480:	b99c0100 	ldmiblt	ip, {r8}
 484:	24000005 	strcs	r0, [r0], #-5
 488:	000002d5 	ldrdeq	r0, [r0], -r5
 48c:	2c1b4301 	ldccs	3, cr4, [fp], {1}
 490:	d4000000 	strle	r0, [r0], #-0
 494:	c6000001 	strgt	r0, [r0], -r1
 498:	24000001 	strcs	r0, [r0], #-1
 49c:	0000000b 	andeq	r0, r0, fp
 4a0:	2c314301 	ldccs	3, cr4, [r1], #-4
 4a4:	3d000000 	stccc	0, cr0, [r0, #-0]
 4a8:	31000002 	tstcc	r0, r2
 4ac:	25000002 	strcs	r0, [r0, #-2]
 4b0:	00000689 	andeq	r0, r0, r9, lsl #13
 4b4:	00000078 	andeq	r0, r0, r8, ror r0
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	0c440100 	stfeqe	f0, [r4], {-0}
 4c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 4c4:	0006a611 	andeq	sl, r6, r1, lsl r6
 4c8:	00029800 	andeq	r9, r2, r0, lsl #16
 4cc:	00028e00 	andeq	r8, r2, r0, lsl #28
 4d0:	069a1100 	ldreq	r1, [sl], r0, lsl #2
 4d4:	02e90000 	rsceq	r0, r9, #0
 4d8:	02dd0000 	sbcseq	r0, sp, #0
 4dc:	00130000 	andseq	r0, r3, r0
 4e0:	14000000 	strne	r0, [r0], #-0
 4e4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 4e8:	0000033e 	andeq	r0, r0, lr, lsr r3
 4ec:	0000033a 	andeq	r0, r0, sl, lsr r3
 4f0:	00070f16 	andeq	r0, r7, r6, lsl pc
 4f4:	0000d800 	andeq	sp, r0, r0, lsl #16
 4f8:	00d80200 	sbcseq	r0, r8, r0, lsl #4
 4fc:	00500000 	subseq	r0, r0, r0
 500:	54020000 	strpl	r0, [r2], #-0
 504:	00056610 	andeq	r6, r5, r0, lsl r6
 508:	072c1100 	streq	r1, [ip, -r0, lsl #2]!
 50c:	03620000 	cmneq	r2, #0
 510:	035e0000 	cmpeq	lr, #0
 514:	20110000 	andscs	r0, r1, r0
 518:	87000007 	strhi	r0, [r0, -r7]
 51c:	83000003 	movwhi	r0, #3
 520:	1a000003 	bne	534 <.debug_info+0x534>
 524:	00000124 	andeq	r0, r0, r4, lsr #2
 528:	00000798 	muleq	r0, r8, r7
 52c:	0000055c 	andeq	r0, r0, ip, asr r5
 530:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0xfffffee5
 534:	00003803 	andeq	r3, r0, r3, lsl #16
 538:	51011b00 	tstpl	r1, r0, lsl #22
 53c:	00000305 	andeq	r0, r0, r5, lsl #6
 540:	011b0000 	tsteq	fp, r0
 544:	00030552 	andeq	r0, r3, r2, asr r5
 548:	1b000000 	blne	550 <.debug_info+0x550>
 54c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 550:	7d021b32 	vstrvc	d1, [r2, #-200]	; 0xffffff38
 554:	4c030500 	cfstr32mi	mvfx0, [r3], {-0}
 558:	00000000 	andeq	r0, r0, r0
 55c:	00012826 	andeq	r2, r1, r6, lsr #16
 560:	0007a400 	andeq	sl, r7, r0, lsl #8
 564:	401a0000 	andsmi	r0, sl, r0
 568:	98000001 	stmdals	r0, {r0}
 56c:	9d000007 	stcls	0, cr0, [r0, #-28]	; 0xffffffe4
 570:	1b000005 	blne	58c <.debug_info+0x58c>
 574:	03055001 	movweq	r5, #20481	; 0x5001
 578:	00000060 	andeq	r0, r0, r0, rrx
 57c:	0551011b 	ldrbeq	r0, [r1, #-283]	; 0xfffffee5
 580:	00000003 	andeq	r0, r0, r3
 584:	52011b00 	andpl	r1, r1, #0, 22
 588:	000c0305 	andeq	r0, ip, r5, lsl #6
 58c:	011b0000 	tsteq	fp, r0
 590:	58080253 	stmdapl	r8, {r0, r1, r4, r6, r9}
 594:	007d021b 	rsbseq	r0, sp, fp, lsl r2
 598:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 59c:	01442600 	cmpeq	r4, r0, lsl #12
 5a0:	07a40000 	streq	r0, [r4, r0]!
 5a4:	00000000 	andeq	r0, r0, r0
 5a8:	0000cc1c 	andeq	ip, r0, ip, lsl ip
 5ac:	0005b900 	andeq	fp, r5, r0, lsl #18
 5b0:	50011b00 	andpl	r1, r1, r0, lsl #22
 5b4:	00007402 	andeq	r7, r0, r2, lsl #8
 5b8:	002f0b00 	eoreq	r0, pc, r0, lsl #22
 5bc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
 5c0:	0000eb07 	andeq	lr, r0, r7, lsl #22
 5c4:	00000000 	andeq	r0, r0, r0
 5c8:	00006c00 	andeq	r6, r0, r0, lsl #24
 5cc:	499c0100 	ldmibmi	ip, {r8}
 5d0:	0c000006 	stceq	0, cr0, [r0], {6}
 5d4:	39010073 	stmdbcc	r1, {r0, r1, r4, r5, r6}
 5d8:	0000eb19 	andeq	lr, r0, r9, lsl fp
 5dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 5e0:	00001c1a 	andeq	r1, r0, sl, lsl ip
 5e4:	0007b000 	andeq	fp, r7, r0
 5e8:	0005f500 	andeq	pc, r5, r0, lsl #10
 5ec:	50011b00 	andpl	r1, r1, r0, lsl #22
 5f0:	06549103 	ldrbeq	r9, [r4], -r3, lsl #2
 5f4:	00241a00 	eoreq	r1, r4, r0, lsl #20
 5f8:	07bc0000 	ldreq	r0, [ip, r0]!
 5fc:	060a0000 	streq	r0, [sl], -r0
 600:	011b0000 	tsteq	fp, r0
 604:	58910350 	ldmpl	r1, {r4, r6, r8, r9}
 608:	2c1a0006 	ldccs	0, cr0, [sl], {6}
 60c:	b0000000 	andlt	r0, r0, r0
 610:	1f000007 	svcne	0x00000007
 614:	1b000006 	blne	634 <.debug_info+0x634>
 618:	91035001 	tstls	r3, r1
 61c:	1a00065c 	bne	1f94 <spi_n_transfer+0x1e38>
 620:	00000038 	andeq	r0, r0, r8, lsr r0
 624:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 628:	00000633 	andeq	r0, r0, r3, lsr r6
 62c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
 630:	1c000076 	stcne	0, cr0, [r0], {118}	; 0x76
 634:	00000044 	andeq	r0, r0, r4, asr #32
 638:	00000780 	andeq	r0, r0, r0, lsl #15
 63c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
 640:	011b0076 	tsteq	fp, r6, ror r0
 644:	00310151 	eorseq	r0, r1, r1, asr r1
 648:	00a71e00 	adceq	r1, r7, r0, lsl #28
 64c:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
 650:	00002c18 	andeq	r2, r0, r8, lsl ip
 654:	06890300 	streq	r0, [r9], r0, lsl #6
 658:	be270000 	cdplt	0, 2, cr0, cr7, cr0, {0}
 65c:	03000000 	movweq	r0, #0
 660:	002c2f09 	eoreq	r2, ip, r9, lsl #30
 664:	6e1f0000 	cdpvs	0, 1, cr0, cr15, cr0, {0}
 668:	3f090300 	svccc	0x00090300
 66c:	0000002c 	andeq	r0, r0, ip, lsr #32
 670:	03006322 	movweq	r6, #802	; 0x322
 674:	002c0e0c 	eoreq	r0, ip, ip, lsl #28
 678:	20210000 	eorcs	r0, r1, r0
 67c:	0000003b 	andeq	r0, r0, fp, lsr r0
 680:	2c110d03 	ldccs	13, cr0, [r1], {3}
 684:	00000000 	andeq	r0, r0, r0
 688:	02051e00 	andeq	r1, r5, #0, 28
 68c:	47020000 	strmi	r0, [r2, -r0]
 690:	0000eb01 	andeq	lr, r0, r1, lsl #22
 694:	06fa0300 	ldrbteq	r0, [sl], r0, lsl #6
 698:	d5270000 	strle	r0, [r7, #-0]!
 69c:	02000002 	andeq	r0, r0, #2
 6a0:	002c1147 	eoreq	r1, ip, r7, asr #2
 6a4:	0b270000 	bleq	9c06ac <spi_n_transfer+0x9c0550>
 6a8:	02000000 	andeq	r0, r0, #0
 6ac:	002c2747 	eoreq	r2, ip, r7, asr #14
 6b0:	07090000 	streq	r0, [r9, -r0]
 6b4:	00006001 	andeq	r6, r0, r1
 6b8:	0a480200 	beq	1200ec0 <spi_n_transfer+0x1200d64>
 6bc:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6c0:	00005b0a 	andeq	r5, r0, sl, lsl #22
 6c4:	c60a0a00 	strgt	r0, [sl], -r0, lsl #20
 6c8:	09000002 	stmdbeq	r0, {r1}
 6cc:	6b6c6328 	blvs	1b19374 <spi_n_transfer+0x1b19218>
 6d0:	730a0b00 	movwvc	r0, #43776	; 0xab00
 6d4:	08000002 	stmdaeq	r0, {r1}
 6d8:	0002ee0a 	andeq	lr, r2, sl, lsl #28
 6dc:	22000700 	andcs	r0, r0, #0, 14
 6e0:	02006563 	andeq	r6, r0, #415236096	; 0x18c00000
 6e4:	002c0e51 	eoreq	r0, ip, r1, asr lr
 6e8:	d9290000 	stmdble	r9!, {}	; <UNPREDICTABLE>
 6ec:	0a000000 	beq	6f4 <.debug_info+0x6f4>
 6f0:	05000007 	streq	r0, [r0, #-7]
 6f4:	00000c03 	andeq	r0, r0, r3, lsl #24
 6f8:	8f2a0000 	svchi	0x002a0000
 6fc:	0a000000 	beq	704 <.debug_info+0x704>
 700:	2b000007 	blcs	724 <.debug_info+0x724>
 704:	0000002c 	andeq	r0, r0, ip, lsr #32
 708:	fa050006 	blx	140728 <spi_n_transfer+0x1405cc>
 70c:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
 710:	000002cb 	andeq	r0, r0, fp, asr #5
 714:	eb152c02 	bl	54b724 <spi_n_transfer+0x54b5c8>
 718:	03000000 	movweq	r0, #0
 71c:	0000076b 	andeq	r0, r0, fp, ror #14
 720:	0002d527 	andeq	sp, r2, r7, lsr #10
 724:	282c0200 	stmdacs	ip!, {r9}
 728:	0000002c 	andeq	r0, r0, ip, lsr #32
 72c:	00000b27 	andeq	r0, r0, r7, lsr #22
 730:	3e2c0200 	cdpcc	2, 2, cr0, cr12, cr0, {0}
 734:	0000002c 	andeq	r0, r0, ip, lsr #32
 738:	0000d929 	andeq	sp, r0, r9, lsr #18
 73c:	00077b00 	andeq	r7, r7, r0, lsl #22
 740:	00030500 	andeq	r0, r3, r0, lsl #10
 744:	2c000000 	stccs	0, cr0, [r0], {-0}
 748:	00600107 	rsbeq	r0, r0, r7, lsl #2
 74c:	35020000 	strcc	r0, [r2, #-0]
 750:	00270a0a 	eoreq	r0, r7, sl, lsl #20
 754:	0a1a0000 	beq	68075c <spi_n_transfer+0x680600>
 758:	000001dd 	ldrdeq	r0, [r0], -sp
 75c:	02610a13 	rsbeq	r0, r1, #77824	; 0x13000
 760:	0a0d0000 	beq	340768 <spi_n_transfer+0x34060c>
 764:	00000219 	andeq	r0, r0, r9, lsl r2
 768:	2a000006 	bcs	788 <.debug_info+0x788>
 76c:	0000008f 	andeq	r0, r0, pc, lsl #1
 770:	0000077b 	andeq	r0, r0, fp, ror r7
 774:	00002c2b 	andeq	r2, r0, fp, lsr #24
 778:	05000900 	streq	r0, [r0, #-2304]	; 0xfffff700
 77c:	0000076b 	andeq	r0, r0, fp, ror #14
 780:	0000902d 	andeq	r9, r0, sp, lsr #32
 784:	00009000 	andeq	r9, r0, r0
 788:	06210500 	strteq	r0, [r1], -r0, lsl #10
 78c:	0001402d 	andeq	r4, r1, sp, lsr #32
 790:	00014000 	andeq	r4, r1, r0
 794:	05240500 	streq	r0, [r4, #-1280]!	; 0xfffffb00
 798:	00007a2d 	andeq	r7, r0, sp, lsr #20
 79c:	00007a00 	andeq	r7, r0, r0, lsl #20
 7a0:	06280600 	strteq	r0, [r8], -r0, lsl #12
 7a4:	00004e2d 	andeq	r4, r0, sp, lsr #28
 7a8:	00004e00 	andeq	r4, r0, r0, lsl #28
 7ac:	066e0600 	strbteq	r0, [lr], -r0, lsl #12
 7b0:	0002b62d 	andeq	fp, r2, sp, lsr #12
 7b4:	0002b600 	andeq	fp, r2, r0, lsl #12
 7b8:	061d0500 	ldreq	r0, [sp], -r0, lsl #10
 7bc:	00029b2d 	andeq	r9, r2, sp, lsr #22
 7c0:	00029b00 	andeq	r9, r2, r0, lsl #22
 7c4:	061c0500 	ldreq	r0, [ip], -r0, lsl #10
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <spi_n_transfer+0x2bff50>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <spi_n_transfer+0xe836e4>
  30:	0b390b3b 	bleq	e42d24 <spi_n_transfer+0xe42bc8>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b0113 	bleq	2c0494 <spi_n_transfer+0x2c0338>
  44:	0b3b0b3a 	bleq	ec2d34 <spi_n_transfer+0xec2bd8>
  48:	13010b39 	movwne	r0, #6969	; 0x1b39
  4c:	0d070000 	stceq	0, cr0, [r7, #-0]
  50:	3a0e0300 	bcc	380c58 <spi_n_transfer+0x380afc>
  54:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  58:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  5c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  60:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  64:	0b3b0b3a 	bleq	ec2d54 <spi_n_transfer+0xec2bf8>
  68:	13490b39 	movtne	r0, #39737	; 0x9b39
  6c:	00000b38 	andeq	r0, r0, r8, lsr fp
  70:	3e010409 	cdpcc	4, 0, cr0, cr1, cr9, {0}
  74:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  78:	3b0b3a13 	blcc	2ce8cc <spi_n_transfer+0x2ce770>
  7c:	010b390b 	tsteq	fp, fp, lsl #18
  80:	0a000013 	beq	d4 <.debug_abbrev+0xd4>
  84:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  88:	00000b1c 	andeq	r0, r0, ip, lsl fp
  8c:	3f012e0b 	svccc	0x00012e0b
  90:	3a0e0319 	bcc	380cfc <spi_n_transfer+0x380ba0>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  9c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	13011942 	movwne	r1, #6466	; 0x1942
  a8:	050c0000 	streq	r0, [ip, #-0]
  ac:	3a080300 	bcc	200cb4 <spi_n_transfer+0x200b58>
  b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  b8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  bc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  c0:	0b3b0b3a 	bleq	ec2db0 <spi_n_transfer+0xec2c54>
  c4:	13490b39 	movtne	r0, #39737	; 0x9b39
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	11010b0e 	tstne	r1, lr, lsl #22
  d0:	01061201 	tsteq	r6, r1, lsl #4
  d4:	0f000013 	svceq	0x00000013
  d8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  dc:	0b3b0b3a 	bleq	ec2dcc <spi_n_transfer+0xec2c70>
  e0:	13490b39 	movtne	r0, #39737	; 0x9b39
  e4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e8:	10000017 	andne	r0, r0, r7, lsl r0
  ec:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  f0:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  f4:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
  f8:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  fc:	1100000b 	tstne	r0, fp
 100:	13310005 	teqne	r1, #5
 104:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 108:	12000017 	andne	r0, r0, #23
 10c:	13310005 	teqne	r1, #5
 110:	00001802 	andeq	r1, r0, r2, lsl #16
 114:	55010b13 	strpl	r0, [r1, #-2835]	; 0xfffff4ed
 118:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 11c:	13310034 	teqne	r1, #52	; 0x34
 120:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 124:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 128:	1331010b 	teqne	r1, #-1073741822	; 0xc0000002
 12c:	00001755 	andeq	r1, r0, r5, asr r7
 130:	31011d16 	tstcc	r1, r6, lsl sp
 134:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 138:	01110b42 	tsteq	r1, r2, asr #22
 13c:	0b580612 	bleq	160198c <spi_n_transfer+0x1601830>
 140:	0b570b59 	bleq	15c2eac <spi_n_transfer+0x15c2d50>
 144:	00001301 	andeq	r1, r0, r1, lsl #6
 148:	31010b17 	tstcc	r1, r7, lsl fp
 14c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 150:	00130106 	andseq	r0, r3, r6, lsl #2
 154:	011d1800 	tsteq	sp, r0, lsl #16
 158:	01521331 	cmpeq	r2, r1, lsr r3
 15c:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
 160:	58061201 	stmdapl	r6, {r0, r9, ip}
 164:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 168:	1900000b 	stmdbne	r0, {r0, r1, r3}
 16c:	1331010b 	teqne	r1, #-1073741822	; 0xc0000002
 170:	06120111 			; <UNDEFINED> instruction: 0x06120111
 174:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
 178:	11010182 	smlabbne	r1, r2, r1, r0
 17c:	01133101 	tsteq	r3, r1, lsl #2
 180:	1b000013 	blne	1d4 <.debug_abbrev+0x1d4>
 184:	0001828a 	andeq	r8, r1, sl, lsl #5
 188:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 18c:	1c000018 	stcne	0, cr0, [r0], {24}
 190:	01018289 	smlabbeq	r1, r9, r2, r8
 194:	13310111 	teqne	r1, #1073741828	; 0x40000004
 198:	0f1d0000 	svceq	0x001d0000
 19c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 1a0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 1a4:	0e03012e 	adfeqsp	f0, f3, #0.5
 1a8:	0b3b0b3a 	bleq	ec2e98 <spi_n_transfer+0xec2d3c>
 1ac:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1b0:	0b201349 	bleq	804edc <spi_n_transfer+0x804d80>
 1b4:	00001301 	andeq	r1, r0, r1, lsl #6
 1b8:	0300051f 	movweq	r0, #1311	; 0x51f
 1bc:	3b0b3a08 	blcc	2ce9e4 <spi_n_transfer+0x2ce888>
 1c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c4:	20000013 	andcs	r0, r0, r3, lsl r0
 1c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1cc:	0b3b0b3a 	bleq	ec2ebc <spi_n_transfer+0xec2d60>
 1d0:	13490b39 	movtne	r0, #39737	; 0x9b39
 1d4:	0b210000 	bleq	8401dc <spi_n_transfer+0x840080>
 1d8:	22000001 	andcs	r0, r0, #1
 1dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 1e0:	0b3b0b3a 	bleq	ec2ed0 <spi_n_transfer+0xec2d74>
 1e4:	13490b39 	movtne	r0, #39737	; 0x9b39
 1e8:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
 1ec:	3a0e0301 	bcc	380df8 <spi_n_transfer+0x380c9c>
 1f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f4:	2019270b 	andscs	r2, r9, fp, lsl #14
 1f8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1fc:	00052400 	andeq	r2, r5, r0, lsl #8
 200:	0b3a0e03 	bleq	e83a14 <spi_n_transfer+0xe838b8>
 204:	0b390b3b 	bleq	e42ef8 <spi_n_transfer+0xe42d9c>
 208:	17021349 	strne	r1, [r2, -r9, asr #6]
 20c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 210:	011d2500 	tsteq	sp, r0, lsl #10
 214:	01521331 	cmpeq	r2, r1, lsr r3
 218:	550b42b8 	strpl	r4, [fp, #-696]	; 0xfffffd48
 21c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 220:	010b570b 	tsteq	fp, fp, lsl #14
 224:	26000013 			; <UNDEFINED> instruction: 0x26000013
 228:	00018289 	andeq	r8, r1, r9, lsl #5
 22c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 230:	05270000 	streq	r0, [r7, #-0]!
 234:	3a0e0300 	bcc	380e3c <spi_n_transfer+0x380ce0>
 238:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 23c:	0013490b 	andseq	r4, r3, fp, lsl #18
 240:	00282800 	eoreq	r2, r8, r0, lsl #16
 244:	0b1c0803 	bleq	702258 <spi_n_transfer+0x7020fc>
 248:	34290000 	strtcc	r0, [r9], #-0
 24c:	490e0300 	stmdbmi	lr, {r8, r9}
 250:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 254:	2a000018 	bcs	2bc <spi_n_transfer+0x160>
 258:	13490101 	movtne	r0, #37121	; 0x9101
 25c:	00001301 	andeq	r1, r0, r1, lsl #6
 260:	4900212b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sp}
 264:	000b2f13 	andeq	r2, fp, r3, lsl pc
 268:	01042c00 	tsteq	r4, r0, lsl #24
 26c:	0b0b0b3e 	bleq	2c2f6c <spi_n_transfer+0x2c2e10>
 270:	0b3a1349 	bleq	e84f9c <spi_n_transfer+0xe84e40>
 274:	0b390b3b 	bleq	e42f68 <spi_n_transfer+0xe42e0c>
 278:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
 27c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 280:	030e6e19 	movweq	r6, #60953	; 0xee19
 284:	3b0b3a0e 	blcc	2ceac4 <spi_n_transfer+0x2ce968>
 288:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000002 	andeq	r0, r0, r2
   4:	0000018c 	andeq	r0, r0, ip, lsl #3
   8:	00000194 	muleq	r0, r4, r1
   c:	9f300002 	svcls	0x00300002
  10:	00000194 	muleq	r0, r4, r1
  14:	0000025c 	andeq	r0, r0, ip, asr r2
  18:	00580001 	subseq	r0, r8, r1
	...
  24:	94000001 	strls	r0, [r0], #-1
  28:	04000001 	streq	r0, [r0], #-1
  2c:	01000002 	tsteq	r0, r2
  30:	02385700 	eorseq	r5, r8, #0, 14
  34:	02440000 	subeq	r0, r4, #0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000057 	andeq	r0, r0, r7, asr r0
	...
  48:	94000201 	strls	r0, [r0], #-513	; 0xfffffdff
  4c:	d4000001 	strle	r0, [r0], #-1
  50:	01000001 	tsteq	r0, r1
  54:	01d85600 	bicseq	r5, r8, r0, lsl #12
  58:	02040000 	andeq	r0, r4, #0
  5c:	00010000 	andeq	r0, r1, r0
  60:	00023856 	andeq	r3, r2, r6, asr r8
  64:	00024400 	andeq	r4, r2, r0, lsl #8
  68:	30000200 	andcc	r0, r0, r0, lsl #4
  6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  70:	00000000 	andeq	r0, r0, r0
  74:	04010000 	streq	r0, [r1], #-0
  78:	00019400 	andeq	r9, r1, r0, lsl #8
  7c:	00020400 	andeq	r0, r2, r0, lsl #8
  80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  84:	00000238 	andeq	r0, r0, r8, lsr r2
  88:	00000244 	andeq	r0, r0, r4, asr #4
  8c:	9f370002 	svcls	0x00370002
	...
  98:	01a40101 			; <UNDEFINED> instruction: 0x01a40101
  9c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  a0:	00030000 	andeq	r0, r3, r0
  a4:	009fc808 	addseq	ip, pc, r8, lsl #16
  a8:	00000000 	andeq	r0, r0, r0
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	0001a800 	andeq	sl, r1, r0, lsl #16
  b4:	0001c700 	andeq	ip, r1, r0, lsl #14
  b8:	52000100 	andpl	r0, r0, #0, 2
	...
  c4:	01a80100 			; <UNDEFINED> instruction: 0x01a80100
  c8:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  cc:	00010000 	andeq	r0, r1, r0
  d0:	00000052 	andeq	r0, r0, r2, asr r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a8010300 	stmdage	r1, {r8, r9}
  dc:	b8000001 	stmdalt	r0, {r0}
  e0:	03000001 	movweq	r0, #1
  e4:	9fc80800 	svcls	0x00c80800
	...
  f0:	01a80103 			; <UNDEFINED> instruction: 0x01a80103
  f4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  f8:	00010000 	andeq	r0, r1, r0
  fc:	00000052 	andeq	r0, r0, r2, asr r0
 100:	00000000 	andeq	r0, r0, r0
 104:	ac000100 	stfges	f0, [r0], {-0}
 108:	b0000001 	andlt	r0, r0, r1
 10c:	01000001 	tsteq	r0, r1
 110:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 11c:	000001ac 	andeq	r0, r0, ip, lsr #3
 120:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 124:	00530001 	subseq	r0, r3, r1
 128:	00000000 	andeq	r0, r0, r0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001d801 	andeq	sp, r1, r1, lsl #16
 134:	0001ec00 	andeq	lr, r1, r0, lsl #24
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	00009fc8 	andeq	r9, r0, r8, asr #31
 140:	00000000 	andeq	r0, r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	000001dc 	ldrdeq	r0, [r0], -ip
 14c:	000001f7 	strdeq	r0, [r0], -r7
 150:	00520001 	subseq	r0, r2, r1
	...
 15c:	0001dc01 	andeq	sp, r1, r1, lsl #24
 160:	0001ec00 	andeq	lr, r1, r0, lsl #24
 164:	52000100 	andpl	r0, r0, #0, 2
	...
 170:	01dc0103 	bicseq	r0, ip, r3, lsl #2
 174:	01ec0000 	mvneq	r0, r0
 178:	00030000 	andeq	r0, r3, r0
 17c:	009fc808 	addseq	ip, pc, r8, lsl #16
 180:	00000000 	andeq	r0, r0, r0
 184:	03000000 	movweq	r0, #0
 188:	0001dc01 	andeq	sp, r1, r1, lsl #24
 18c:	0001ec00 	andeq	lr, r1, r0, lsl #24
 190:	52000100 	andpl	r0, r0, #0, 2
	...
 19c:	01e00001 	mvneq	r0, r1
 1a0:	01e40000 	mvneq	r0, r0
 1a4:	00010000 	andeq	r0, r1, r0
 1a8:	00000053 	andeq	r0, r0, r3, asr r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	e0000000 	and	r0, r0, r0
 1b4:	e4000001 	str	r0, [r0], #-1
 1b8:	01000001 	tsteq	r0, r1
 1bc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 1d4:	0000006c 	andeq	r0, r0, ip, rrx
 1d8:	000000b8 	strheq	r0, [r0], -r8
 1dc:	b8510001 	ldmdalt	r1, {r0}^
 1e0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 1e4:	02000000 	andeq	r0, r0, #0
 1e8:	d8589100 	ldmdale	r8, {r8, ip, pc}^
 1ec:	1c000000 	stcne	0, cr0, [r0], {-0}
 1f0:	01000001 	tsteq	r0, r1
 1f4:	011c5100 	tsteq	ip, r0, lsl #2
 1f8:	01280000 			; <UNDEFINED> instruction: 0x01280000
 1fc:	00040000 	andeq	r0, r4, r0
 200:	9f5101f3 	svcls	0x005101f3
 204:	00000128 	andeq	r0, r0, r8, lsr #2
 208:	00000138 	andeq	r0, r0, r8, lsr r1
 20c:	38510001 	ldmdacc	r1, {r0}^
 210:	3f000001 	svccc	0x00000001
 214:	02000001 	andeq	r0, r0, #1
 218:	3f489100 	svccc	0x00489100
 21c:	5c000001 	stcpl	0, cr0, [r0], {1}
 220:	04000001 	streq	r0, [r0], #-1
 224:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 228:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 23c:	00006c00 	andeq	r6, r0, r0, lsl #24
 240:	0000b800 	andeq	fp, r0, r0, lsl #16
 244:	52000100 	andpl	r0, r0, #0, 2
 248:	000000b8 	strheq	r0, [r0], -r8
 24c:	000000d8 	ldrdeq	r0, [r0], -r8
 250:	5c910002 	ldcpl	0, cr0, [r1], {2}
 254:	000000d8 	ldrdeq	r0, [r0], -r8
 258:	00000118 	andeq	r0, r0, r8, lsl r1
 25c:	18520001 	ldmdane	r2, {r0}^
 260:	28000001 	stmdacs	r0, {r0}
 264:	04000001 	streq	r0, [r0], #-1
 268:	5201f300 	andpl	pc, r1, #0, 6
 26c:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 270:	00013400 	andeq	r3, r1, r0, lsl #8
 274:	52000100 	andpl	r0, r0, #0, 2
 278:	00000134 	andeq	r0, r0, r4, lsr r1
 27c:	0000015c 	andeq	r0, r0, ip, asr r1
 280:	01f30004 	mvnseq	r0, r4
 284:	00009f52 	andeq	r9, r0, r2, asr pc
 288:	00000000 	andeq	r0, r0, r0
 28c:	00010000 	andeq	r0, r1, r0
	...
 298:	00000078 	andeq	r0, r0, r8, ror r0
 29c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 2a0:	d8520001 	ldmdale	r2, {r0}^
 2a4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2a8:	01000001 	tsteq	r0, r1
 2ac:	01185200 	tsteq	r8, r0, lsl #4
 2b0:	01280000 			; <UNDEFINED> instruction: 0x01280000
 2b4:	00040000 	andeq	r0, r4, r0
 2b8:	9f5201f3 	svcls	0x005201f3
 2bc:	00000128 	andeq	r0, r0, r8, lsr #2
 2c0:	00000134 	andeq	r0, r0, r4, lsr r1
 2c4:	34520001 	ldrbcc	r0, [r2], #-1
 2c8:	5c000001 	stcpl	0, cr0, [r0], {1}
 2cc:	04000001 	streq	r0, [r0], #-1
 2d0:	5201f300 	andpl	pc, r1, #0, 6
 2d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 2d8:	00000000 	andeq	r0, r0, r0
 2dc:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 2e8:	00007800 	andeq	r7, r0, r0, lsl #16
 2ec:	0000b000 	andeq	fp, r0, r0
 2f0:	51000100 	mrspl	r0, (UNDEF: 16)
 2f4:	000000d8 	ldrdeq	r0, [r0], -r8
 2f8:	0000011c 	andeq	r0, r0, ip, lsl r1
 2fc:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 300:	28000001 	stmdacs	r0, {r0}
 304:	04000001 	streq	r0, [r0], #-1
 308:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 30c:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 310:	00013800 	andeq	r3, r1, r0, lsl #16
 314:	51000100 	mrspl	r0, (UNDEF: 16)
 318:	00000138 	andeq	r0, r0, r8, lsr r1
 31c:	0000013f 	andeq	r0, r0, pc, lsr r1
 320:	48910002 	ldmmi	r1, {r1}
 324:	0000013f 	andeq	r0, r0, pc, lsr r1
 328:	0000015c 	andeq	r0, r0, ip, asr r1
 32c:	01f30004 	mvnseq	r0, r4
 330:	00009f51 	andeq	r9, r0, r1, asr pc
 334:	00000000 	andeq	r0, r0, r0
 338:	00010000 	andeq	r0, r1, r0
 33c:	00880001 	addeq	r0, r8, r1
 340:	00b00000 	adcseq	r0, r0, r0
 344:	00020000 	andeq	r0, r2, r0
 348:	00d89f37 	sbcseq	r9, r8, r7, lsr pc
 34c:	01280000 			; <UNDEFINED> instruction: 0x01280000
 350:	00020000 	andeq	r0, r2, r0
 354:	00009f38 	andeq	r9, r0, r8, lsr pc
 358:	00000000 	andeq	r0, r0, r0
 35c:	00020000 	andeq	r0, r2, r0
 360:	00d80000 	sbcseq	r0, r8, r0
 364:	01180000 	tsteq	r8, r0
 368:	00010000 	andeq	r0, r1, r0
 36c:	00011852 	andeq	r1, r1, r2, asr r8
 370:	00012800 	andeq	r2, r1, r0, lsl #16
 374:	f3000400 	vshl.u8	d0, d0, d0
 378:	009f5201 	addseq	r5, pc, r1, lsl #4
 37c:	00000000 	andeq	r0, r0, r0
 380:	02000000 	andeq	r0, r0, #0
 384:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 388:	1c000000 	stcne	0, cr0, [r0], {-0}
 38c:	01000001 	tsteq	r0, r1
 390:	011c5100 	tsteq	ip, r0, lsl #2
 394:	01280000 			; <UNDEFINED> instruction: 0x01280000
 398:	00040000 	andeq	r0, r4, r0
 39c:	9f5101f3 	svcls	0x005101f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000264 	andeq	r0, r0, r4, ror #4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000078 	andeq	r0, r0, r8, ror r0
   4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   8:	000000d8 	ldrdeq	r0, [r0], -r8
   c:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  18:	00000194 	muleq	r0, r4, r1
  1c:	00000204 	andeq	r0, r0, r4, lsl #4
  20:	00000238 	andeq	r0, r0, r8, lsr r2
  24:	00000244 	andeq	r0, r0, r4, asr #4
	...
  30:	00000194 	muleq	r0, r4, r1
  34:	00000204 	andeq	r0, r0, r4, lsl #4
  38:	00000238 	andeq	r0, r0, r8, lsr r2
  3c:	0000023c 	andeq	r0, r0, ip, lsr r2
  40:	00000240 	andeq	r0, r0, r0, asr #4
  44:	00000244 	andeq	r0, r0, r4, asr #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
   4:	00d90003 	sbcseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <spi_n_transfer+0xfffffe8f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	77730000 	ldrbvc	r0, [r3, -r0]!
  9c:	6970732d 	ldmdbvs	r0!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  a0:	0000632e 	andeq	r6, r0, lr, lsr #6
  a4:	70730000 	rsbsvc	r0, r3, r0
  a8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  ac:	63000001 	movwvs	r0, #1
  b0:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  b4:	6974752d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, ip, sp, lr}^
  b8:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  bc:	73000001 	movwvc	r0, #1
  c0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  c4:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  c8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  cc:	67000002 	strvs	r0, [r0, -r2]
  d0:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  d4:	00010068 	andeq	r0, r1, r8, rrx
  d8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  dc:	0100682e 	tsteq	r0, lr, lsr #16
  e0:	05000000 	streq	r0, [r0, #-0]
  e4:	0205001c 	andeq	r0, r5, #28
  e8:	00000000 	andeq	r0, r0, r0
  ec:	06013803 	streq	r3, [r1], -r3, lsl #16
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	062e069f 			; <UNDEFINED> instruction: 0x062e069f
  f8:	674b4b2f 	strbvs	r4, [fp, -pc, lsr #22]
  fc:	060c0567 	streq	r0, [ip], -r7, ror #10
 100:	bb010501 	bllt	4150c <spi_n_transfer+0x413b0>
 104:	063a054a 	ldrteq	r0, [sl], -sl, asr #10
 108:	0501064d 	streq	r0, [r1, #-1613]	; 0xfffff9b3
 10c:	04670605 	strbteq	r0, [r7], #-1541	; 0xfffff9fb
 110:	15010502 	strne	r0, [r1, #-1282]	; 0xfffffafe
 114:	03130505 	tsteq	r3, #20971520	; 0x1400000
 118:	05130109 	ldreq	r0, [r3, #-265]	; 0xfffffef7
 11c:	2e010607 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx7
 120:	31060c05 	tstcc	r6, r5, lsl #24
 124:	01060e05 	tsteq	r6, r5, lsl #28
 128:	4b060905 	blmi	182544 <spi_n_transfer+0x1823e8>
 12c:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
 130:	01060c05 	tsteq	r6, r5, lsl #24
 134:	01043c08 	tsteq	r4, r8, lsl #24
 138:	4a016a03 	bmi	5a94c <spi_n_transfer+0x5a7f0>
 13c:	049f0105 	ldreq	r0, [pc], #261	; 144 <.debug_line+0x144>
 140:	06090502 	streq	r0, [r9], -r2, lsl #10
 144:	13660e03 	cmnne	r6, #3, 28	; 0x30
 148:	58031505 	stmdapl	r3, {r0, r2, r8, sl, ip}
 14c:	18050501 	stmdane	r5, {r0, r8, sl}
 150:	15012e01 	strne	r2, [r1, #-3585]	; 0xfffff1ff
 154:	060c0519 			; <UNDEFINED> instruction: 0x060c0519
 158:	06050501 	streq	r0, [r5], -r1, lsl #10
 15c:	58087603 	stmdapl	r8, {r0, r1, r9, sl, ip, sp, lr}
 160:	2e820601 	cdpcs	6, 8, cr0, cr2, cr1, {0}
 164:	062e062e 	strteq	r0, [lr], -lr, lsr #12
 168:	0609052e 	streq	r0, [r9], -lr, lsr #10
 16c:	01012603 	tsteq	r1, r3, lsl #12
 170:	2e2e6606 	cfmadda32cs	mvax0, mvax6, mvfx14, mvfx6
 174:	01042e06 	tsteq	r4, r6, lsl #28
 178:	06de5005 	ldrbeq	r5, [lr], r5
 17c:	06050501 	streq	r0, [r5], -r1, lsl #10
 180:	09059fd7 	stmdbeq	r5, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, pc}
 184:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 188:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 18c:	03060905 	movweq	r0, #26885	; 0x6905
 190:	1f052e6e 	svcne	0x00052e6e
 194:	09050106 	stmdbeq	r5, {r1, r2, r8}
 198:	0568062e 	strbeq	r0, [r8, #-1582]!	; 0xfffff9d2
 19c:	01760314 	cmneq	r6, r4, lsl r3
 1a0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 1a4:	2e010112 	mcrcs	1, 0, r0, cr1, cr2, {0}
 1a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1ac:	03041306 	movweq	r1, #17158	; 0x4306
 1b0:	bf031805 	svclt	0x00031805
 1b4:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 1b8:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 1bc:	110a0513 	tstne	sl, r3, lsl r5
 1c0:	01011105 	tsteq	r1, r5, lsl #2
 1c4:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 1c8:	0a050123 	beq	14065c <spi_n_transfer+0x140500>
 1cc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1d0:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 1d4:	06090501 	streq	r0, [r9], -r1, lsl #10
 1d8:	0100c503 	tsteq	r0, r3, lsl #10
 1dc:	06110585 	ldreq	r0, [r1], -r5, lsl #11
 1e0:	4a0e0501 	bmi	3815ec <spi_n_transfer+0x381490>
 1e4:	0609052e 	streq	r0, [r9], -lr, lsr #10
 1e8:	03140530 	tsteq	r4, #48, 10	; 0xc000000
 1ec:	0505016f 	streq	r0, [r5, #-367]	; 0xfffffe91
 1f0:	01120513 	tsteq	r2, r3, lsl r5
 1f4:	01062e01 	tsteq	r6, r1, lsl #28
 1f8:	13060505 	movwne	r0, #25861	; 0x6505
 1fc:	18050304 	stmdane	r5, {r2, r8, r9}
 200:	017fbf03 	cmneq	pc, r3, lsl #30
 204:	13150505 	tstne	r5, #20971520	; 0x1400000
 208:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 20c:	1105110a 	tstne	r5, sl, lsl #2
 210:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 214:	01230501 			; <UNDEFINED> instruction: 0x01230501
 218:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 21c:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 220:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 224:	cc030609 	stcgt	6, cr0, [r3], {9}
 228:	1c050100 	stfnes	f0, [r5], {-0}
 22c:	05667403 	strbeq	r7, [r6, #-1027]!	; 0xfffffbfd
 230:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 234:	052e0614 	streq	r0, [lr, #-1556]!	; 0xfffff9ec
 238:	06010605 	streq	r0, [r1], -r5, lsl #12
 23c:	064a0e03 	strbeq	r0, [sl], -r3, lsl #28
 240:	180f0501 	stmdane	pc, {r0, r8, sl}	; <UNPREDICTABLE>
 244:	2d062505 	cfstr32cs	mvfx2, [r6, #-20]	; 0xffffffec
 248:	01062605 	tsteq	r6, r5, lsl #12
 24c:	02001905 	andeq	r1, r0, #81920	; 0x14000
 250:	2e060104 	adfcss	f0, f6, f4
 254:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 258:	01060104 	tsteq	r6, r4, lsl #2
 25c:	02000905 	andeq	r0, r0, #81920	; 0x14000
 260:	4b060304 	blmi	180e78 <spi_n_transfer+0x180d1c>
 264:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 268:	01060304 	tsteq	r6, r4, lsl #6
 26c:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 270:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
 274:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 278:	69030603 	stmdbvs	r3, {r0, r1, r9, sl}
 27c:	000505d6 	ldrdeq	r0, [r5], -r6
 280:	13030402 	movwne	r0, #13314	; 0x3402
 284:	03040200 	movweq	r0, #16896	; 0x4200
 288:	00090514 	andeq	r0, r9, r4, lsl r5
 28c:	01030402 	tsteq	r3, r2, lsl #8
 290:	02000d05 	andeq	r0, r0, #320	; 0x140
 294:	01060304 	tsteq	r6, r4, lsl #6
 298:	03040200 	movweq	r0, #16896	; 0x4200
 29c:	0005052c 	andeq	r0, r5, ip, lsr #10
 2a0:	30030402 	andcc	r0, r3, r2, lsl #8
 2a4:	03040200 	movweq	r0, #16896	; 0x4200
 2a8:	1503062e 	strne	r0, [r3, #-1582]	; 0xfffff9d2
 2ac:	01056701 	tsteq	r5, r1, lsl #14
 2b0:	02661306 	rsbeq	r1, r6, #402653184	; 0x18000000
 2b4:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	70696863 	rsbvc	r6, r9, r3, ror #16
   4:	635f315f 	cmpvs	pc, #-1073741801	; 0xc0000017
   8:	63006b6c 	movwvs	r6, #2924	; 0xb6c
   c:	645f6b6c 	ldrbvs	r6, [pc], #-2924	; 14 <.debug_str+0x14>
  10:	78007669 	stmdavc	r0, {r0, r3, r5, r6, r9, sl, ip, sp, lr}
  14:	5f726566 	svcpl	0x00726566
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	6f687300 	svcvs	0x00687300
  20:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	696d5f77 	stmdbvs	sp!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  2c:	73006f73 	movwvc	r6, #3955	; 0xf73
  30:	70735f77 	rsbsvc	r5, r3, r7, ror pc
  34:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
  38:	5f007469 	svcpl	0x00007469
  3c:	0074756f 	rsbseq	r7, r4, pc, ror #10
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  4c:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
  50:	5f6e6165 	svcpl	0x006e6165
  54:	6f626572 	svcvs	0x00626572
  58:	6d00746f 	cfstrsvs	mvf7, [r0, #-444]	; 0xfffffe44
  5c:	0069736f 	rsbeq	r7, r9, pc, ror #6
  60:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  64:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  68:	5f495053 	svcpl	0x00495053
  6c:	4b4c4353 	blmi	1310dc0 <spi_n_transfer+0x1310c64>
  70:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
  74:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
  78:	72700045 	rsbsvc	r0, r0, #69	; 0x45
  7c:	6b746e69 	blvs	1d1ba28 <spi_n_transfer+0x1d1b8cc>
  80:	69707300 	ldmdbvs	r0!, {r8, r9, ip, sp, lr}^
  84:	745f6e5f 	ldrbvc	r6, [pc], #-3679	; 8c <.debug_str+0x8c>
  88:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
  8c:	00726566 	rsbseq	r6, r2, r6, ror #10
  90:	6f697067 	svcvs	0x00697067
  94:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  98:	73006574 	movwvc	r6, #1396	; 0x574
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a4:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  a8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  ac:	79636e5f 	stmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
  b0:	73656c63 	cmnvc	r5, #25344	; 0x6300
  b4:	2d777300 	ldclcs	3, cr7, [r7, #-0]
  b8:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
  bc:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  c0:	00747261 	rsbseq	r7, r4, r1, ror #4
  c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
  d0:	5f305f70 	svcpl	0x00305f70
  d4:	6f73696d 	svcvs	0x0073696d
  d8:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  dc:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  e0:	5f4e4f49 	svcpl	0x004e4f49
  e4:	7962005f 	stmdbvc	r2!, {r0, r1, r2, r3, r4, r6}^
  e8:	53006574 	movwpl	r6, #1396	; 0x574
  ec:	535f4950 	cmppl	pc, #80, 18	; 0x140000
  f0:	5f4b4c43 	svcpl	0x004b4c43
  f4:	48474948 	stmdami	r7, {r3, r6, r8, fp, lr}^
  f8:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
  fc:	682f0045 	stmdavs	pc!, {r0, r2, r6}	; <UNPREDICTABLE>
 100:	2f656d6f 	svccs	0x00656d6f
 104:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 108:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 10c:	7373616c 	cmnvc	r3, #108, 2
 110:	3173632f 	cmncc	r3, pc, lsr #6
 114:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 118:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 11c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 120:	2f697062 	svccs	0x00697062
 124:	66617473 			; <UNDEFINED> instruction: 0x66617473
 128:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 12c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 130:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 134:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 138:	63206465 			; <UNDEFINED> instruction: 0x63206465
 13c:	00726168 	rsbseq	r6, r2, r8, ror #2
 140:	6f697067 	svcvs	0x00697067
 144:	6165725f 	cmnvs	r5, pc, asr r2
 148:	4e470064 	cdpmi	0, 4, cr0, cr7, cr4, {3}
 14c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 150:	30312039 	eorscc	r2, r1, r9, lsr r0
 154:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 158:	32303220 	eorscc	r3, r0, #32, 4
 15c:	32383031 	eorscc	r3, r8, #49	; 0x31
 160:	72282034 	eorvc	r2, r8, #52	; 0x34
 164:	61656c65 	cmnvs	r5, r5, ror #24
 168:	20296573 	eorcs	r6, r9, r3, ror r5
 16c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 170:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 174:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 178:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 17c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 180:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 184:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 188:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 18c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 190:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 194:	6f6c666d 	svcvs	0x006c666d
 198:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 19c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1a0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1a4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1ac:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1b0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b4:	7a6b3676 	bvc	1acdb94 <spi_n_transfer+0x1acda38>
 1b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1c0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1c4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1c8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1d0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1d4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1d8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1dc:	5f777300 	svcpl	0x00777300
 1e0:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 1e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e8:	6f6c2067 	svcvs	0x006c2067
 1ec:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 200:	745f3233 	ldrbvc	r3, [pc], #-563	; 208 <.debug_str+0x208>
 204:	69707300 	ldmdbvs	r0!, {r8, r9, ip, sp, lr}^
 208:	006b6d5f 	rsbeq	r6, fp, pc, asr sp
 20c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 210:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 214:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 218:	5f777300 	svcpl	0x00777300
 21c:	006e7363 	rsbeq	r7, lr, r3, ror #6
 220:	5f697073 	svcpl	0x00697073
 224:	70730074 	rsbsvc	r0, r3, r4, ror r0
 228:	5f6e5f69 	svcpl	0x006e5f69
 22c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 230:	6f687300 	svcvs	0x00687300
 234:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 238:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 23c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 240:	00746e69 	rsbseq	r6, r4, r9, ror #28
 244:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 248:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 24c:	5f315f70 	svcpl	0x00315f70
 250:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 254:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 258:	5f305f70 	svcpl	0x00305f70
 25c:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 260:	5f777300 	svcpl	0x00777300
 264:	006b6c63 	rsbeq	r6, fp, r3, ror #24
 268:	70696863 	rsbvc	r6, r9, r3, ror #16
 26c:	635f305f 	cmpvs	pc, #95	; 0x5f
 270:	63006b6c 	movwvs	r6, #2924	; 0xb6c
 274:	5f706968 	svcpl	0x00706968
 278:	65635f30 	strbvs	r5, [r3, #-3888]!	; 0xfffff0d0
 27c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 280:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 284:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 288:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 28c:	6300746e 	movwvs	r7, #1134	; 0x46e
 290:	00706968 	rsbseq	r6, r0, r8, ror #18
 294:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 298:	67007365 	strvs	r7, [r0, -r5, ror #6]
 29c:	5f6f6970 	svcpl	0x006f6970
 2a0:	5f746573 	svcpl	0x00746573
 2a4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
 2a8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 2ac:	315f7069 	cmpcc	pc, r9, rrx
 2b0:	73696d5f 	cmnvc	r9, #6080	; 0x17c0
 2b4:	7067006f 	rsbvc	r0, r7, pc, rrx
 2b8:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2bc:	6f5f7465 	svcvs	0x005f7465
 2c0:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
 2c4:	696d0074 	stmdbvs	sp!, {r2, r4, r5, r6}^
 2c8:	73006f73 	movwvc	r6, #3955	; 0xf73
 2cc:	70735f77 	rsbsvc	r5, r3, r7, ror pc
 2d0:	6b6d5f69 	blvs	1b5807c <spi_n_transfer+0x1b57f20>
 2d4:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 2d8:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
 2dc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 2e0:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
 2e4:	636e5f74 	cmnvs	lr, #116, 30	; 0x1d0
 2e8:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
 2ec:	68630073 	stmdavs	r3!, {r0, r1, r4, r5, r6}^
 2f0:	315f7069 	cmpcc	pc, r9, rrx
 2f4:	0065635f 	rsbeq	r6, r5, pc, asr r3

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <spi_n_transfer+0xfffffd74>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	0000006c 	andeq	r0, r0, ip, rrx
  20:	42100e42 	andsmi	r0, r0, #1056	; 0x420
  24:	0884200e 	stmeq	r4, {r1, r2, r3, sp}
  28:	06860785 	streq	r0, [r6], r5, lsl #15
  2c:	ce6e058e 	cdpgt	5, 6, cr0, cr14, cr14, {4}
  30:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
  34:	000e4210 	andeq	r4, lr, r0, lsl r2
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000006c 	andeq	r0, r0, ip, rrx
  44:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  48:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  4c:	42018e02 	andmi	r8, r1, #2, 28
  50:	0a70300e 	beq	1c0c090 <spi_n_transfer+0x1c0bf34>
  54:	0b42080e 	bleq	1082094 <spi_n_transfer+0x1081f38>
  58:	0000003c 	andeq	r0, r0, ip, lsr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	0000015c 	andeq	r0, r0, ip, asr r1
  64:	00000108 	andeq	r0, r0, r8, lsl #2
  68:	42100e42 	andsmi	r0, r0, #1056	; 0x420
  6c:	0d84340e 	cfstrseq	mvf3, [r4, #56]	; 0x38
  70:	0b860c85 	bleq	fe18328c <spi_n_transfer+0xfe183130>
  74:	09880a87 	stmibeq	r8, {r0, r1, r2, r7, r9, fp}
  78:	078a0889 	streq	r0, [sl, r9, lsl #17]
  7c:	058e068b 	streq	r0, [lr, #1675]	; 0x68b
  80:	02580e42 	subseq	r0, r8, #1056	; 0x420
  84:	42340e78 	eorsmi	r0, r4, #120, 28	; 0x780
  88:	c9cacbce 	stmibgt	sl, {r1, r2, r3, r6, r7, r8, r9, fp, lr, pc}^
  8c:	c5c6c7c8 	strbgt	ip, [r6, #1992]	; 0x7c8
  90:	42100ec4 	andsmi	r0, r0, #196, 28	; 0xc40
  94:	0000000e 	andeq	r0, r0, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <spi_n_transfer+0x12cd6d0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <spi_n_transfer+0x462d4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

