# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z010clg400-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/project.cache/wt [current_project]
set_property parent.project_path E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_ip e:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/project.srcs/sources_1/ip/sigmoid_ap_dmul_4_max_dsp_64/sigmoid_ap_dmul_4_max_dsp_64.xci
set_property is_locked true [get_files e:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/project.srcs/sources_1/ip/sigmoid_ap_dmul_4_max_dsp_64/sigmoid_ap_dmul_4_max_dsp_64.xci]

read_vhdl -library xil_defaultlib {
  E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/sigmoid_dmul_64ns_64ns_64_6_max_dsp.vhd
  E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/sigmoid.vhd
}
read_xdc E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/sigmoid.xdc
set_property used_in_implementation false [get_files E:/TFM/ANN_project/ANN_project.hls/sigmoid_function/project/sol_Default/impl/vhdl/sigmoid.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top sigmoid -part xc7z010clg400-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef sigmoid.dcp
catch { report_utilization -file sigmoid_utilization_synth.rpt -pb sigmoid_utilization_synth.pb }
