Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/ALU.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/ALU.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/Controller is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/controller.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/controller.vhd".
WARNING:HDLParsers:3607 - Unit work/Controller/Behavioral is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/controller.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/controller.vhd".
WARNING:HDLParsers:3607 - Unit work/imme_unit is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/imme_unit.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/imme_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/imme_unit/Behavioral is now defined in a different file.  It was defined in "C:/Xilinx_project/the_cpu/imme_unit.vhd", and is now defined in "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/imme_unit.vhd".
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/Memory_unit.vhd" in Library work.
Entity <memory_unit> compiled.
Entity <memory_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ReadDstMUX.vhd" in Library work.
Entity <readdstmux> compiled.
Entity <readdstmux> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/Register.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/imme_unit.vhd" in Library work.
Architecture behavioral of Entity imme_unit is up to date.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ReadReg1MUX.vhd" in Library work.
Architecture behavioral of Entity readreg1mux is up to date.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/ReadReg2MUX.vhd" in Library work.
Architecture behavioral of Entity readreg2mux is up to date.
Compiling vhdl file "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" in Library work.
Entity <cpu> compiled.
ERROR:HDLParsers:1202 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 202. Redeclaration of symbol controller.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 223. Undefined symbol 'clk'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 223. clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 232. Undefined symbol 'ExMemRead'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 232. ExMemRead: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 233. Undefined symbol 'ExMemWrite'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 233. ExMemWrite: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 235. Undefined symbol 'ExMemReadData2'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 235. ExMemReadData2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 237. Undefined symbol 'ExMemALUResult'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 237. ExMemALUResult: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 238. Undefined symbol 'PCOut'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 238. PCOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 239. Undefined symbol 'PCMuxOut'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 239. PCMuxOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 240. Undefined symbol 'PCKeep'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 240. PCKeep: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 249. Undefined symbol 'ram2AddrOutput'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 249. ram2AddrOutput: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 221. Formal clk of Memory_unit with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 261. Undefined symbol 'ten_downto_eight'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 261. ten_downto_eight: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 262. Undefined symbol 'seven_downto_five'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 262. seven_downto_five: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 263. Undefined symbol 'four_downto_two'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 263. four_downto_two: Undefined symbol (last report in this block)
ERROR:HDLParsers:1301 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 265. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:851 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 259. Formal ten_downto_eight of ReadDstMUX with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 271. Undefined symbol 'IfIdCommand'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 271. IfIdCommand: Undefined symbol (last report in this block)
ERROR:HDLParsers:402 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 273. Component 'Controller' controller can not be used as a primary name.
ERROR:HDLParsers:851 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 269. Formal command of Controller with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 288. Undefined symbol 'rdToWB'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 288. rdToWB: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 289. Undefined symbol 'dataToWB'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 289. dataToWB: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 290. Undefined symbol 'MemWbRegWrite'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 290. MemWbRegWrite: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 279. Formal clk of Registers with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 298. Undefined symbol 'imme_10_0'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 298. imme_10_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1301 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 299. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 302. Undefined symbol 'extendedImme'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 302. extendedImme: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 296. IN mode Formal Im_in of imme_unit with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 306. Undefined symbol 'AMuxOut'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 306. AMuxOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 307. Undefined symbol 'BMuxOut'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 307. BMuxOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 308. Undefined symbol 'IdExALUOP'.
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 308. IdExALUOP: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 304. Formal input1 of ALU with no default value must be associated with an actual value.
ERROR:HDLParsers:1301 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 318. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:3313 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 321. Undefined symbol 'ReadReg1MuxOut'.  Should it be: 'ReadReg1Mux Out'?
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 321. ReadReg1MuxOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 314. IN mode Formal ten_downto_eight of ReadReg1MUX with no default value must be associated with an actual value.
ERROR:HDLParsers:1301 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 327. Component 'Controller' controller is not an array slice prefix.
ERROR:HDLParsers:3313 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 331. Undefined symbol 'ReadReg2MuxOut'.  Should it be: 'ReadReg2Mux Out'?
ERROR:HDLParsers:1209 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 331. ReadReg2MuxOut: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/Users/nuonuo/Desktop/3weeks_in/3weeks/the_cpu/cpu.vhd" Line 323. IN mode Formal ten_downto_eight of ReadReg2MUX with no default value must be associated with an actual value.
--> 

Total memory usage is 291192 kilobytes

Number of errors   :   60 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

