# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:01:20 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(139): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 12:01:20 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:01:20 on Mar 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:326
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(106).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 85
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ImmSrc'. The port definition is at: riscv_single.sv(128).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/md File: riscv_single.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(200).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'immsrc'. The port definition is at: riscv_single.sv(239).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp/ext File: riscv_single.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'alucontrol'. The port definition is at: riscv_single.sv(335).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp/alu File: riscv_single.sv Line: 226
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftf63rei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf63rei
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:10:22 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(139): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 12:10:22 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# End time: 12:10:26 on Mar 07,2023, Elapsed time: 0:09:06
# Errors: 1, Warnings: 7
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:10:26 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(106).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 85
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ImmSrc'. The port definition is at: riscv_single.sv(128).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/md File: riscv_single.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(200).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'alucontrol'. The port definition is at: riscv_single.sv(335).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp/alu File: riscv_single.sv Line: 226
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftitn2fj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftitn2fj
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:12:16 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 12:12:17 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
# End time: 12:12:20 on Mar 07,2023, Elapsed time: 0:01:54
# Errors: 1, Warnings: 6
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:12:20 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:327
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'alucontrol'. The port definition is at: riscv_single.sv(336).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp/alu File: riscv_single.sv Line: 227
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlfty81vrt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty81vrt
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:45:06 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 13:45:06 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# End time: 13:45:09 on Mar 07,2023, Elapsed time: 1:32:49
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:45:09 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft9ryt9t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9ryt9t
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:50:30 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 13:50:30 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# End time: 13:50:33 on Mar 07,2023, Elapsed time: 0:05:24
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:50:33 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft3khtmv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3khtmv
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:58:05 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 13:58:05 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# End time: 13:58:08 on Mar 07,2023, Elapsed time: 0:07:35
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:58:08 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft9z8tts".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9z8tts
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:59:22 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(143): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(145): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: riscv_single.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 13:59:22 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# End time: 13:59:25 on Mar 07,2023, Elapsed time: 0:01:17
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:59:25 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlfti32yx4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti32yx4
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:04:10 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:04:10 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:04:12 on Mar 07,2023, Elapsed time: 0:04:47
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:04:13 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftcnj8j4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcnj8j4
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:05:27 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:05:27 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:30 on Mar 07,2023, Elapsed time: 0:01:17
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:05:30 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftaatyek".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaatyek
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:07:34 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:07:34 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:07:37 on Mar 07,2023, Elapsed time: 0:02:07
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:07:37 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftgv3q1h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgv3q1h
add watch \
sim:/testbench/dut/rv32single/dp/ImmExt 
add dataflow \
sim:/testbench/dut/rv32single/dp/ImmExt 
add dataflow \
sim:/testbench/dut/rv32single/dp/ImmExt
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:15:05 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# ** Error: (vlog-13069) riscv_single.sv(254): near ";": syntax error, unexpected ';', expecting ',' or '}'.
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# End time: 14:15:05 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_2021.3/win64/vlog failed.
# Error in macro ././riscv_single.do line 30
# C:/modeltech64_2021.3/win64/vlog failed.
#     while executing
# "vlog riscv_single.sv"
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:15:21 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:15:21 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:15:24 on Mar 07,2023, Elapsed time: 0:07:47
# Errors: 2, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:15:24 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftybhg5k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftybhg5k
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:24:39 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:24:39 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:24:42 on Mar 07,2023, Elapsed time: 0:09:18
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:24:42 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftbwb36m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbwb36m
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:29:45 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:29:45 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:29:48 on Mar 07,2023, Elapsed time: 0:05:06
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:29:48 on Mar 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftjcr749".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjcr749
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# Error 31: Unable to unlink file "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt1".
# Error 133: Unable to remove directory "C:/Users/jacks/OneDrive/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:58 on Mar 07,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 14:32:58 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:01 on Mar 07,2023, Elapsed time: 0:03:13
# Errors: 1, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:33:01 on Mar 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft9b536j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9b536j
