{
  "questions": [
    {
      "question": "What is the primary function of the Arithmetic Logic Unit (ALU) in a Central Processing Unit (CPU)?",
      "options": [
        "Executing arithmetic operations (e.g., addition, subtraction) and logical operations (e.g., AND, OR, NOT) on data.",
        "Storing program instructions and data for quick access.",
        "Managing the flow of data between the CPU and main memory.",
        "Decoding instructions and controlling the overall operations of the CPU.",
        "Handling input/output operations for peripheral devices."
      ],
      "correct": 0
    },
    {
      "question": "In the digital IC design flow, what is the primary objective of Static Timing Analysis (STA)?",
      "options": [
        "To verify the functional correctness of the design using simulation test vectors.",
        "To identify and quantify the power consumption of the integrated circuit under various operating conditions.",
        "To mathematically verify that all signal paths in the design meet their specified timing constraints (setup and hold times) across all possible operating conditions without dynamic simulation.",
        "To ensure that the physical layout adheres to manufacturing design rules (e.g., minimum width, spacing).",
        "To convert the Register Transfer Level (RTL) description into a gate-level netlist."
      ],
      "correct": 2
    },
    {
      "question": "Which technique is primarily employed in digital IC design to ensure reliable data transfer and prevent metastability when signals cross between asynchronously clocked domains?",
      "options": [
        "Increasing the clock frequency of both the sending and receiving domains.",
        "Using advanced error-correction codes on the data being transferred.",
        "Implementing synchronization flip-flops (e.g., a two-flop synchronizer) or asynchronous FIFOs at the clock domain crossing boundary.",
        "Applying a single, global clock signal to all parts of the chip, regardless of their function.",
        "Reducing the supply voltage to lower propagation delays."
      ],
      "correct": 2
    },
    {
      "question": "In the context of virtual memory management within a computer system, what is the primary function of a \"page table\"?",
      "options": [
        "To store frequently accessed instructions for the processor's execution pipeline.",
        "To map virtual memory addresses generated by the CPU to corresponding physical memory addresses in RAM.",
        "To manage the allocation and deallocation of processor registers during program execution.",
        "To control the flow of data between different levels of the cache hierarchy.",
        "To determine the order in which multiple processes access shared I/O devices."
      ],
      "correct": 1
    },
    {
      "question": "What is the main advantage of implementing a hierarchical memory system (e.g., registers, caches, main memory, secondary storage) in computer architecture?",
      "options": [
        "To completely eliminate the need for virtual memory, simplifying memory management.",
        "To provide a balance of high speed, large capacity, and reasonable cost for memory access.",
        "To simplify the Instruction Set Architecture (ISA) by reducing the number of memory-related instructions.",
        "To minimize the overall power consumption of the entire system by exclusively using low-power memory technologies.",
        "To ensure that all data is always available in the fastest possible memory tier, regardless of access patterns."
      ],
      "correct": 1
    }
  ]
}