Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 04 17:53:30 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file zybo_dvi_output_wrapper_control_sets_placed.rpt
| Design       : zybo_dvi_output_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                            Enable Signal                           |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                    | zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]_0[0] |                3 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                    | zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0  |                4 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                    | zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0                 |                4 |             13 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0 | zybo_dvi_output_i/test_pattern_generator_0/inst/v_count                            |                4 |             13 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                    | zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                   |               15 |             25 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                    |                                                                                    |               32 |            103 |
+--------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


