<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>sobel_resize_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.544</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4972</Best-caseLatency>
            <Average-caseLatency>8213</Average-caseLatency>
            <Worst-caseLatency>20436</Worst-caseLatency>
            <Best-caseRealTimeLatency>49.720 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>82.130 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.204 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>4936</min>
                    <max>20428</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>4936</Interval-min>
            <Interval-max>20428</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>12</BRAM_18K>
            <DSP>18</DSP>
            <FF>13544</FF>
            <LUT>16501</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sobel_resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sobel_resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sobel_resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>sobel_resize_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc13_U0</InstName>
                    <ModuleName>entry_proc13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry1_proc_U0</InstName>
                    <ModuleName>Block_entry1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>222</ID>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_8_0_128_128_1_2_U0</InstName>
                    <ModuleName>Array2xfMat_8_0_128_128_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>230</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_84</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                            <BindInstances>c_2_fu_106_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_15s_15s_15_3_1_U13</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc11_U0</InstName>
                                            <ModuleName>entry_proc11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>58</ID>
                                                    <BindInstances>add_ln1054_fu_203_p2 add_ln1074_fu_276_p2 sub_ln1074_fu_292_p2 sub_ln1074_1_fu_298_p2 sub_ln1074_2_fu_478_p2 sub_ln1074_3_fu_482_p2 rem_3_fu_318_p2 sub_ln1067_fu_411_p2 add_ln1071_fu_339_p2 sub_ln1071_fu_426_p2 rem_2_fu_359_p2 sub_ln1082_fu_601_p2 add_ln1086_fu_219_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_2_1_U36 sub_fu_85_p2 sub3_fu_91_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>rows_c_U cols_c_U last_blk_width_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ldata_U rows_c_U cols_c_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>resize_1_0_128_128_64_64_1_false_2_2_2_U0</InstName>
                    <ModuleName>resize_1_0_128_128_64_64_1_false_2_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>242</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84</InstName>
                            <ModuleName>resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218</InstName>
                                    <ModuleName>resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>218</ID>
                                    <BindInstances>add_ln354_fu_157_p2 add_ln354_1_fu_177_p2 add_ln359_fu_200_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfUDivResize_fu_186</InstName>
                                    <ModuleName>xfUDivResize</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>186</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_203</InstName>
                                    <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>203</ID>
                                    <BindInstances>mul_48ns_42s_74_5_0_U75 add_ln200_fu_66_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228</InstName>
                                    <ModuleName>resizeNNBilinear_Pipeline_VITIS_LOOP_411_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_585</InstName>
                                            <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>585</ID>
                                            <BindInstances>mul_48ns_42s_74_5_0_U75 add_ln200_fu_66_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln411_fu_655_p2 sub_ln243_fu_661_p2 sub_ln250_fu_957_p2 add_ln266_fu_850_p2 sub_ln267_fu_888_p2 idx_nxt_fu_925_p2 mul_12ns_12ns_24_1_1_U79 add_ln52_fu_997_p2 add_ln52_1_fu_1011_p2 val0_fu_1025_p2 sub_ln53_fu_1031_p2 sub_ln54_fu_1037_p2 mac_muladd_12ns_10s_22s_23_4_1_U82 mul_12ns_9s_21_1_1_U80 mac_muladd_12ns_9s_21s_22_4_1_U81 mac_muladd_12ns_9s_21s_22_4_1_U81 mac_muladd_12ns_10s_22s_23_4_1_U82 add_ln61_2_fu_1108_p2 add_ln61_3_fu_1141_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>line_buffer_U line_buffer_1_U line_buffer_2_U sub302_fu_356_p2 sub97_fu_361_p2 sub_i_fu_390_p2 add_ln404_fu_447_p2 sub_fu_515_p2 sub309_fu_526_p2 add_i534_i_fu_475_p2 add_i_i_i_i_i475_i_fu_539_p2 add_i_i_i_i_i349_i_fu_583_p2 add_ln533_fu_637_p2 first_row_index_fu_601_p2 read_rows_count_1_fu_676_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Sobel_0_3_0_0_64_64_1_false_2_2_2_U0</InstName>
                    <ModuleName>Sobel_0_3_0_0_64_64_1_false_2_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>254</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46</InstName>
                            <ModuleName>xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150</InstName>
                                    <ModuleName>xFSobelFilter3x3_Pipeline_Clear_Row_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>150</ID>
                                    <BindInstances>col_4_fu_120_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159</InstName>
                                    <ModuleName>xFSobelFilter3x3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>159</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSobel3x3_1_1_0_0_s_fu_320</InstName>
                                            <ModuleName>xFSobel3x3_1_1_0_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>320</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_xFGradientX3x3_0_0_s_fu_72</InstName>
                                                    <ModuleName>xFGradientX3x3_0_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>72</ID>
                                                    <BindInstances>A00_fu_102_p2 S00_fu_116_p2 out_pix_fu_122_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFGradientY3x3_0_0_s_fu_88</InstName>
                                                    <ModuleName>xFGradientY3x3_0_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>88</ID>
                                                    <BindInstances>A00_fu_90_p2 S00_fu_104_p2 add_ln113_fu_114_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_2_fu_380_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFGradientX3x3_0_0_s_fu_183</InstName>
                                    <ModuleName>xFGradientX3x3_0_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>183</ID>
                                    <BindInstances>A00_fu_102_p2 S00_fu_116_p2 out_pix_fu_122_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFGradientY3x3_0_0_s_fu_196</InstName>
                                    <ModuleName>xFGradientY3x3_0_0_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>196</ID>
                                    <BindInstances>A00_fu_90_p2 S00_fu_104_p2 add_ln113_fu_114_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_U buf_1_U buf_2_U row_ind_1_fu_316_p2 row_3_fu_336_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_entry14_proc_U0</InstName>
                    <ModuleName>Block_entry14_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_8_0_64_64_1_2_1_U0</InstName>
                    <ModuleName>xfMat2Array_8_0_64_64_1_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>269</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_62</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>mul_13s_13s_13_3_1_U200</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1301_fu_198_p2 sub_ln1324_fu_268_p2 sub_ln1332_fu_307_p2 sub_ln1332_1_fu_324_p2 filled_next_fu_287_p2 add_ln1306_fu_234_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_fu_98_p2 mul_16ns_16ns_32_1_1_U220</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>rows_c_U cols_c_U last_blk_width_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc12_U0</InstName>
                                    <ModuleName>entry_proc12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>121</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>67</ID>
                                            <BindInstances>add_ln1379_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dout_c_U p_channel_U axibound_U ldata_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_8_0_64_64_1_2_1_1_U0</InstName>
                    <ModuleName>xfMat2Array_8_0_64_64_1_2_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_62</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>mul_13s_13s_13_3_1_U200</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1301_fu_198_p2 sub_ln1324_fu_268_p2 sub_ln1332_fu_307_p2 sub_ln1332_1_fu_324_p2 filled_next_fu_287_p2 add_ln1306_fu_234_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_fu_98_p2 mul_16ns_16ns_32_1_1_U220</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>rows_c_U cols_c_U last_blk_width_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc12_U0</InstName>
                                    <ModuleName>entry_proc12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>121</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>67</ID>
                                            <BindInstances>add_ln1379_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dout_c_U p_channel_U axibound_U ldata_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>img_out1_c_U img_out2_c_U in_mat_rows_c15_channel_U in_mat_cols_c16_channel_U out_resize_mat_rows_c17_channel_U out_resize_mat_cols_c18_channel_U in_mat_data_U in_mat_rows_c_U in_mat_cols_c_U out_resize_mat_data_U out_resize_mat_rows_c_U out_resize_mat_cols_c_U p_dstgx_rows_channel_U p_dstgx_cols_channel_U p_dstgy_rows_channel_U p_dstgy_cols_channel_U p_dstgx_data_U p_dstgy_data_U control_s_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:46</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1</Name>
            <Loops>
                <VITIS_LOOP_1021_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1021_1>
                        <Name>VITIS_LOOP_1021_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 129</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 1.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1021_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1015~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1021_1>
                            <Name>VITIS_LOOP_1021_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155</SourceLocation>
                        </VITIS_LOOP_1021_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1021_1" OPTYPE="add" PRAGMA="" RTLNAME="c_2_fu_106_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>79</Average-caseLatency>
                    <Worst-caseLatency>143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16 ~ 143</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:943~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1012~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>59</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>351</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_15s_15s_15_3_1_U13" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1012" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_rows_cols"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:933</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.200</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>8197</Average-caseLatency>
                    <Worst-caseLatency>16389</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 16389</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 16387</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1048</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterInLoopRow>
                            <Name>MMIterInLoopRow</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067</SourceLocation>
                        </MMIterInLoopRow>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>474</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1140</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1054_fu_203_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1054"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1074_fu_276_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_fu_292_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_1_fu_298_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_2_fu_478_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1074_3_fu_482_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1074_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_3_fu_318_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1075" STORAGESUBTYPE="" URAM="0" VARIABLE="rem_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1067_fu_411_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1067"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1071_fu_339_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1071"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1071_fu_426_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1071"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_2_fu_359_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1072" STORAGESUBTYPE="" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1082_fu_601_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1086_fu_219_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1086"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.200</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>8200</Average-caseLatency>
                    <Worst-caseLatency>16392</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 16392</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1052</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>785</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1314</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1052" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_85_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_91_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>8201</Average-caseLatency>
                    <Worst-caseLatency>16393</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>16393</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 16393</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1089</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1615</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE=":0" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="last_blk_width_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>8210</Average-caseLatency>
                    <Worst-caseLatency>16402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>17</min>
                            <max>16393</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>17 ~ 16393</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1143</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1143" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_8_0_128_128_1_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>8212</Average-caseLatency>
                    <Worst-caseLatency>16404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 16404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1235~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:836</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1452</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2252</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2</Name>
            <Loops>
                <VITIS_LOOP_354_1_VITIS_LOOP_359_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_354_1_VITIS_LOOP_359_2>
                        <Name>VITIS_LOOP_354_1_VITIS_LOOP_359_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>2</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 256</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_354_1_VITIS_LOOP_359_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_354_1_VITIS_LOOP_359_2>
                            <Name>VITIS_LOOP_354_1_VITIS_LOOP_359_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359</SourceLocation>
                        </VITIS_LOOP_354_1_VITIS_LOOP_359_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>230</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_354_1_VITIS_LOOP_359_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_157_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_354_1_VITIS_LOOP_359_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_1_fu_177_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln354_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_354_1_VITIS_LOOP_359_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_200_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfUDivResize</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:162</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>911</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>791</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleCompute_17_42_20_48_16_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:190</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>219</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_48ns_42s_74_5_0_U75" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_66_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_Pipeline_VITIS_LOOP_411_5</Name>
            <Loops>
                <VITIS_LOOP_411_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>81</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_411_5>
                        <Name>VITIS_LOOP_411_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>16 ~ 143</Latency>
                        <AbsoluteTimeLatency>0.160 us ~ 1.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_585</Instance>
                        </InstanceList>
                    </VITIS_LOOP_411_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_411_5>
                            <Name>VITIS_LOOP_411_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417</SourceLocation>
                        </VITIS_LOOP_411_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1409</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1619</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_655_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_fu_661_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln250_fu_957_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_850_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln267_fu_888_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="idx_nxt_fu_925_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_nxt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_12ns_24_1_1_U79" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="conv10_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_997_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1011_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="val0_fu_1025_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="val0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_1031_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_fu_1037_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_411_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U82" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="P1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_9s_21_1_1_U80" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="P2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_411_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U81" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="P3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U81" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U82" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_1108_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_1141_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s</Name>
            <Loops>
                <VITIS_LOOP_404_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>170</Best-caseLatency>
                    <Average-caseLatency>6154</Average-caseLatency>
                    <Worst-caseLatency>20426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.204 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170 ~ 20426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_404_4>
                        <Name>VITIS_LOOP_404_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>30 ~ 20096</Latency>
                        <AbsoluteTimeLatency>0.300 us ~ 0.201 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30</min>
                                <max>157</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30 ~ 157</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_203</Instance>
                            <Instance>grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228</Instance>
                        </InstanceList>
                    </VITIS_LOOP_404_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_404_4>
                            <Name>VITIS_LOOP_404_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404</SourceLocation>
                        </VITIS_LOOP_404_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3877</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4468</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="line_buffer_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334" STORAGESIZE="8 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="line_buffer_1_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334" STORAGESIZE="8 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="line_buffer_2_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334" STORAGESIZE="8 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub302_fu_356_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub97_fu_361_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_390_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln404_fu_447_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_515_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="sub309_fu_526_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i534_i_fu_475_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i534_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_i_i_i475_i_fu_539_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i_i_i_i_i475_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_i_i_i349_i_fu_583_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i_i_i_i_i349_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_637_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="first_row_index_fu_601_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538" STORAGESUBTYPE="" URAM="0" VARIABLE="first_row_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_4" OPTYPE="add" PRAGMA="" RTLNAME="read_rows_count_1_fu_676_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="read_rows_count_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resize_1_0_128_128_64_64_1_false_2_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>6155</Average-caseLatency>
                    <Worst-caseLatency>20427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.204 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>171 ~ 20427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:72</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3946</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4556</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry14_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675~/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_Pipeline_Clear_Row_Loop</Name>
            <Loops>
                <Clear_Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Clear_Row_Loop>
                        <Name>Clear_Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Clear_Row_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Clear_Row_Loop>
                            <Name>Clear_Row_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354</SourceLocation>
                        </Clear_Row_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Clear_Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_4_fu_120_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354" STORAGESUBTYPE="" URAM="0" VARIABLE="col_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFGradientX3x3_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:59</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="A00_fu_102_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="A00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="S00_fu_116_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="S00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="out_pix_fu_122_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="out_pix"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFGradientY3x3_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="A00_fu_90_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="A00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="S00_fu_104_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="S00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_114_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_1_1_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:159</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>71</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobel3x3_1_1_0_0_s_fu_320</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Col_Loop>
                            <Name>Col_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392</SourceLocation>
                        </Col_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>375</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>608</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_2_fu_380_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="col_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4934</Best-caseLatency>
                    <Average-caseLatency>4934</Average-caseLatency>
                    <Worst-caseLatency>4934</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4934</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>4864</Latency>
                        <AbsoluteTimeLatency>48.640 us</AbsoluteTimeLatency>
                        <IterationLatency>76</IterationLatency>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159</Instance>
                            <Instance>grp_xFGradientX3x3_0_0_s_fu_183</Instance>
                            <Instance>grp_xFGradientY3x3_0_0_s_fu_196</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:207~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Row_Loop>
                            <Name>Row_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:366</SourceLocation>
                        </Row_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>544</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1322</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339" STORAGESIZE="8 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339" STORAGESIZE="8 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339" STORAGESIZE="8 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_ind_1_fu_316_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:457" STORAGESUBTYPE="" URAM="0" VARIABLE="row_ind_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_3_fu_336_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:366" STORAGESUBTYPE="" URAM="0" VARIABLE="row_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Sobel_0_3_0_0_64_64_1_false_2_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.919</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4935</Best-caseLatency>
                    <Average-caseLatency>4935</Average-caseLatency>
                    <Worst-caseLatency>4935</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4935</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1880</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>580</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1392</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:942~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>40</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_13s_13s_13_3_1_U200" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_rows_cols"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry24_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:933</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>4096</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 4098</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 40.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterOutRow_MMIterOutCol>
                            <Name>MMIterOutRow_MMIterOutCol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333</SourceLocation>
                        </MMIterOutRow_MMIterOutCol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>194</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1301_fu_198_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1324_fu_268_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1332_fu_307_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1332_1_fu_324_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1332_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_next_fu_287_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333" STORAGESUBTYPE="" URAM="0" VARIABLE="filled_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1306_fu_234_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>1031</Average-caseLatency>
                    <Worst-caseLatency>4103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 4103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>332</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>681</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_98_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U220" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>1032</Average-caseLatency>
                    <Worst-caseLatency>4104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.040 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>9</min>
                            <max>4104</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>9 ~ 4104</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>636</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>964</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE=":0" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="last_blk_width_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>4096</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 4097</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MMIterOutLoop2>
                            <Name>MMIterOutLoop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379</SourceLocation>
                        </MMIterOutLoop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1379_fu_102_p2" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1379"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>2059</Average-caseLatency>
                    <Worst-caseLatency>4107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ 4107</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>334</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>2062</Average-caseLatency>
                    <Worst-caseLatency>4110</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.100 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>13</min>
                            <max>4108</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>13 ~ 4108</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1170</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1693</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE=":0" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE=":0" STORAGESIZE="13 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_U" SOURCE=":0" STORAGESIZE="13 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="axibound"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ldata"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_8_0_64_64_1_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>2064</Average-caseLatency>
                    <Worst-caseLatency>4112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17 ~ 4112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1557~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:826</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1257</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1773</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfMat2Array_8_0_64_64_1_2_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>2064</Average-caseLatency>
                    <Worst-caseLatency>4112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17 ~ 4112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1557~/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:826</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1257</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1773</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sobel_resize_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4972</Best-caseLatency>
                    <Average-caseLatency>8213</Average-caseLatency>
                    <Worst-caseLatency>20436</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.204 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>4936</min>
                            <max>20428</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4936 ~ 20428</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>18</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>13544</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>16501</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out1_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="64 6 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="img_out1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out2_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="64 6 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="img_out2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_rows_c15_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="in_mat_rows_c15_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_cols_c16_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="in_mat_cols_c16_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_resize_mat_rows_c17_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_resize_mat_rows_c17_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_resize_mat_cols_c18_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_resize_mat_cols_c18_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_data_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:46" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="in_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_rows_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="in_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_cols_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="in_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_resize_mat_data_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:48" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_resize_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_resize_mat_rows_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_resize_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_resize_mat_cols_c_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_resize_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgx_rows_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 5 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgx_rows_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgx_cols_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 5 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgx_cols_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgy_rows_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 5 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgy_rows_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgy_cols_channel_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51" STORAGESIZE="32 5 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgy_cols_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgx_data_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgx_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dstgy_data_U" SOURCE="/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:64" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_dstgy_data"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>in_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out_resize_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_dstgx_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_dstgy_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_inp" index="0" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out1" index="1" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out2" index="2" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows_in" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols_in" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows_out" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows_out" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols_out" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols_out" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_inp_1" access="W" description="Data signal of img_inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp" access="W" description="Bit 31 to 0 of img_inp"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_inp_2" access="W" description="Data signal of img_inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp" access="W" description="Bit 63 to 32 of img_inp"/>
                    </fields>
                </register>
                <register offset="0x1c" name="img_out1_1" access="W" description="Data signal of img_out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out1" access="W" description="Bit 31 to 0 of img_out1"/>
                    </fields>
                </register>
                <register offset="0x20" name="img_out1_2" access="W" description="Data signal of img_out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out1" access="W" description="Bit 63 to 32 of img_out1"/>
                    </fields>
                </register>
                <register offset="0x28" name="img_out2_1" access="W" description="Data signal of img_out2" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out2" access="W" description="Bit 31 to 0 of img_out2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="img_out2_2" access="W" description="Data signal of img_out2" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out2" access="W" description="Bit 63 to 32 of img_out2"/>
                    </fields>
                </register>
                <register offset="0x34" name="rows_in" access="W" description="Data signal of rows_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows_in" access="W" description="Bit 31 to 0 of rows_in"/>
                    </fields>
                </register>
                <register offset="0x3c" name="cols_in" access="W" description="Data signal of cols_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols_in" access="W" description="Bit 31 to 0 of cols_in"/>
                    </fields>
                </register>
                <register offset="0x44" name="rows_out" access="W" description="Data signal of rows_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows_out" access="W" description="Bit 31 to 0 of rows_out"/>
                    </fields>
                </register>
                <register offset="0x4c" name="cols_out" access="W" description="Data signal of cols_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols_out" access="W" description="Bit 31 to 0 of cols_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_inp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="img_out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="img_out2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="rows_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="cols_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="rows_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="cols_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="img_inp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="img_out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_out1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="img_out2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_out2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem1">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem3">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_inp_1, 0x10, 32, W, Data signal of img_inp, </column>
                    <column name="s_axi_control">img_inp_2, 0x14, 32, W, Data signal of img_inp, </column>
                    <column name="s_axi_control">img_out1_1, 0x1c, 32, W, Data signal of img_out1, </column>
                    <column name="s_axi_control">img_out1_2, 0x20, 32, W, Data signal of img_out1, </column>
                    <column name="s_axi_control">img_out2_1, 0x28, 32, W, Data signal of img_out2, </column>
                    <column name="s_axi_control">img_out2_2, 0x2c, 32, W, Data signal of img_out2, </column>
                    <column name="s_axi_control">rows_in, 0x34, 32, W, Data signal of rows_in, </column>
                    <column name="s_axi_control">cols_in, 0x3c, 32, W, Data signal of cols_in, </column>
                    <column name="s_axi_control">rows_out, 0x44, 32, W, Data signal of rows_out, </column>
                    <column name="s_axi_control">cols_out, 0x4c, 32, W, Data signal of cols_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_inp">in, ap_uint&lt;8&gt;*</column>
                    <column name="img_out1">out, ap_uint&lt;8&gt;*</column>
                    <column name="img_out2">out, ap_uint&lt;8&gt;*</column>
                    <column name="rows_in">in, int</column>
                    <column name="cols_in">in, int</column>
                    <column name="rows_out">in, int</column>
                    <column name="cols_out">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_inp">m_axi_gmem1, interface, , </column>
                    <column name="img_inp">s_axi_control, register, offset, name=img_inp_1 offset=0x10 range=32</column>
                    <column name="img_inp">s_axi_control, register, offset, name=img_inp_2 offset=0x14 range=32</column>
                    <column name="img_out1">m_axi_gmem2, interface, , </column>
                    <column name="img_out1">s_axi_control, register, offset, name=img_out1_1 offset=0x1c range=32</column>
                    <column name="img_out1">s_axi_control, register, offset, name=img_out1_2 offset=0x20 range=32</column>
                    <column name="img_out2">m_axi_gmem3, interface, , </column>
                    <column name="img_out2">s_axi_control, register, offset, name=img_out2_1 offset=0x28 range=32</column>
                    <column name="img_out2">s_axi_control, register, offset, name=img_out2_2 offset=0x2c range=32</column>
                    <column name="rows_in">s_axi_control, register, , name=rows_in offset=0x34 range=32</column>
                    <column name="cols_in">s_axi_control, register, , name=cols_in offset=0x3c range=32</column>
                    <column name="rows_out">s_axi_control, register, , name=rows_out offset=0x44 range=32</column>
                    <column name="cols_out">s_axi_control, register, , name=cols_out offset=0x4c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem1">read, variable, 8, VITIS_LOOP_1021_1, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21</column>
                    <column name="m_axi_gmem2">write, variable, 8, MMIterOutLoop2, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem1">din, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026:7, read, Widen Fail, , VITIS_LOOP_1021_1, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">din, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026:7, read, Inferred, variable, VITIS_LOOP_1021_1, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21, , </column>
                    <column name="m_axi_gmem2gmem3">dout, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1384:10, write, Widen Fail, , MMIterOutLoop2, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2gmem3">dout, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1384:10, write, Inferred, variable, MMIterOutLoop2, /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:984" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:998" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1056" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1100" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1113" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1126" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1141" status="warning" parentFunction="axi2mat" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1164" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1176" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1199" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1273" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1303" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1308" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1351" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1381" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1396" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1411" status="warning" parentFunction="mat2axi" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1469" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1499" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:87" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:88" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:114" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:120" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:121" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:148" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:154" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:176" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:182" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:183" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:200" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:223" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:229" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:252" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:264" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:266" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:321" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:327" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:339" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:348" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:371" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:391" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:399" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:400" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:470" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:471" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:475" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:476" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:501" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:502" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:543" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:544" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:625" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:626" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:637" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:693" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:694" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:739" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:740" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:790" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:791" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:803" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5539" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2884" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2885" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2898" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2899" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2912" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2913" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2926" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2927" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2952" status="valid" parentFunction="inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3017" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options="min=24 max=24"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3018" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3349" status="valid" parentFunction="sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:42" status="valid" parentFunction="resize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:58" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:110" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:114" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:227" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:231" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:252" status="valid" parentFunction="treeadder" variable="in1" isDirective="0" options="variable=in1 complete dim=1"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:253" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:264" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:273" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:282" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:291" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:321" status="valid" parentFunction="processblock" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:364" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:368" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:380" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:384" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:430" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:442" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:447" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:455" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:509" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:513" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:586" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output" isDirective="0" options="variable=Xindex_output complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:590" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output_initial" isDirective="0" options="variable=Xindex_output_initial complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:598" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA_prev" isDirective="0" options="variable=inflag_TA_prev complete dim=0"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:602" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:637" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:641" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:646" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:647" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=2"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:652" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg" isDirective="0" options="variable=accum_reg complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:656" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg_overlap" isDirective="0" options="variable=accum_reg_overlap complete dim=0"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:660" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:661" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:665" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:674" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:678" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:682" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:702" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:708" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:709" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:710" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer inter false"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:715" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:740" status="valid" parentFunction="xfresizeareadownscale" variable="output_buffer_index" isDirective="0" options="variable=output_buffer_index complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:745" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA" isDirective="0" options="variable=inflag_TA complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:751" status="valid" parentFunction="xfresizeareadownscale" variable="Wx" isDirective="0" options="variable=Wx complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:783" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out" isDirective="0" options="variable=PB_out complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:787" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out_overlap" isDirective="0" options="variable=PB_out_overlap complete dim=0"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:801" status="valid" parentFunction="xfresizeareadownscale" variable="DDR_write_data" isDirective="0" options="variable=DDR_write_data complete dim=0"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:813" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:817" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:38" status="valid" parentFunction="interpolatepixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:80" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:93" status="valid" parentFunction="computeoutputpixel" variable="unpackX1" isDirective="0" options="variable=unpackX1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:97" status="valid" parentFunction="computeoutputpixel" variable="unpackX2" isDirective="0" options="variable=unpackX2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:101" status="valid" parentFunction="computeoutputpixel" variable="outputPixel" isDirective="0" options="variable=outputPixel complete dim=1"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:105" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:109" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:121" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:126" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:130" status="valid" parentFunction="computeoutputpixel" variable="unpackX1temp" isDirective="0" options="variable=unpackX1temp complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:134" status="valid" parentFunction="computeoutputpixel" variable="unpackX2temp" isDirective="0" options="variable=unpackX2temp complete dim=1"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:138" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:156" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:164" status="valid" parentFunction="xfudivresize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:174" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:178" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:315" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=scaleCompute&lt;INDEX_INT, COMP_INDEX_WIDTH, COMP_INDEX_INT, SCALE_WIDTH, SCALE_INT, INTERPOLATION_TYPE&gt; limit=1"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:316" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=xfUDivResize limit=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:330" status="valid" parentFunction="resizennbilinear" variable="scaleXParallel" isDirective="0" options="variable=scaleXParallel complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:339" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:347" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="variable = line_buffer complete dim = 1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:348" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:357" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=2"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:361" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:362" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=INWIDTH/NPPC"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:383" status="valid" parentFunction="resizennbilinear" variable="indexx" isDirective="0" options="variable=indexx complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:389" status="valid" parentFunction="resizennbilinear" variable="WeightX" isDirective="0" options="variable=WeightX complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:394" status="valid" parentFunction="resizennbilinear" variable="P0Buf" isDirective="0" options="variable=P0Buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:398" status="valid" parentFunction="resizennbilinear" variable="P1Buf" isDirective="0" options="variable=P1Buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:406" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTROW"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:413" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:414" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTCOL/NPPC"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:447" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:460" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:468" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:481" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:489" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:502" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:515" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:36" status="valid" parentFunction="coreprocessuparea" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:68" status="valid" parentFunction="processblockareaup" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:69" status="valid" parentFunction="processblockareaup" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:70" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:75" status="valid" parentFunction="processblockareaup" variable="line0" isDirective="0" options="variable=line0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:76" status="valid" parentFunction="processblockareaup" variable="line1" isDirective="0" options="variable=line1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:90" status="valid" parentFunction="processblockareaup" variable="line0_0" isDirective="0" options="variable=line0_0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:91" status="valid" parentFunction="processblockareaup" variable="line0_1" isDirective="0" options="variable=line0_1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:96" status="valid" parentFunction="processblockareaup" variable="line1_0" isDirective="0" options="variable=line1_0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:97" status="valid" parentFunction="processblockareaup" variable="line1_1" isDirective="0" options="variable=line1_1 complete dim=1"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:107" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:123" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:152" status="valid" parentFunction="xfudivareaup" variable="" isDirective="0" options="OFF"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:187" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:188" status="valid" parentFunction="xfresizeareaupscale" variable="Voffset" isDirective="0" options="variable=Voffset type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:189" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:190" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in0" isDirective="0" options="variable=lbuf_in0 type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:191" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in1" isDirective="0" options="variable=lbuf_in1 type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:192" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in2" isDirective="0" options="variable=lbuf_in2 type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:196" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:197" status="valid" parentFunction="xfresizeareaupscale" variable="Voffset" isDirective="0" options="variable=Voffset type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:198" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:199" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in0" isDirective="0" options="variable=lbuf_in0 type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:200" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in1" isDirective="0" options="variable=lbuf_in1 type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:201" status="valid" parentFunction="xfresizeareaupscale" variable="lbuf_in2" isDirective="0" options="variable=lbuf_in2 type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:207" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:208" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:212" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:213" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:217" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:218" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:242" status="valid" parentFunction="xfresizeareaupscale" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:243" status="valid" parentFunction="xfresizeareaupscale" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:248" status="valid" parentFunction="xfresizeareaupscale" variable="D0" isDirective="0" options="variable=D0 type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:249" status="valid" parentFunction="xfresizeareaupscale" variable="D1" isDirective="0" options="variable=D1 type=RAM_T2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:253" status="valid" parentFunction="xfresizeareaupscale" variable="D0" isDirective="0" options="variable=D0 type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:254" status="valid" parentFunction="xfresizeareaupscale" variable="D1" isDirective="0" options="variable=D1 type=RAM_T2P impl=BRAM"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:264" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="function instances=xFUDivAreaUp limit=1"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:279" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:280" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_COLS"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:304" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:305" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_ROWS"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:331" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:332" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:341" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:342" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:353" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = DST_ROWS"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:397" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:398" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:399" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_TC avg=DST_TC"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:413" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:427" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:441" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:455" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:54" status="valid" parentFunction="xfgradientx3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:102" status="valid" parentFunction="xfgradienty3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:140" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:156" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:217" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:227" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:323" status="valid" parentFunction="xfsobelfilter3x3" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:324" status="valid" parentFunction="xfsobelfilter3x3" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:332" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:334" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:342" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf dim=1 factor=3 cyclic"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:343" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:347" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:348" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:357" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:358" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:368" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:492" status="valid" parentFunction="xfgradientx5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:577" status="valid" parentFunction="xfgradienty5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:650" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:656" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:657" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:711" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:722" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:723" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:754" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:837" status="valid" parentFunction="xfsobelfilter5x5" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:838" status="valid" parentFunction="xfsobelfilter5x5" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:847" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:848" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:849" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:850" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf4" isDirective="0" options="variable=src_buf4 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:851" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf5" isDirective="0" options="variable=src_buf5 complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:860" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:861" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf dim=1 factor=5 cyclic"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:865" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:866" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:875" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:876" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:888" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:889" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:899" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:974" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="function instances=xFGradientX5x5&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:975" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="function instances=xFGradientY5x5&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:995" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1060" status="valid" parentFunction="xfgradientx7x7" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1061" status="valid" parentFunction="xfgradientx7x7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1272" status="valid" parentFunction="xfgradienty7x7" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1273" status="valid" parentFunction="xfgradienty7x7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1407" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1411" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1412" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1471" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1480" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1481" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1590" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1591" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1603" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1604" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1633" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1634" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="function instances=xFGradientX7x7&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="allocation" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1635" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="function instances=xFGradientY7x7&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1692" status="valid" parentFunction="xfsobelfilter7x7" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1693" status="valid" parentFunction="xfsobelfilter7x7" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1704" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1705" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1706" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1707" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf4" isDirective="0" options="variable=src_buf4 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1708" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf5" isDirective="0" options="variable=src_buf5 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1709" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf6" isDirective="0" options="variable=src_buf6 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1710" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf7" isDirective="0" options="variable=src_buf7 complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1719" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1720" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf dim=1 factor=7 cyclic"/>
        <Pragma type="bind_storage" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1724" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1725" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1732" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1733" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1745" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1746" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1756" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1757" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1767" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="unroll" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1830" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1877" status="valid" parentFunction="sobel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:31" status="valid" parentFunction="sobel_resize_accel" variable="img_inp" isDirective="0" options="m_axi port=img_inp offset=slave bundle=gmem1 depth=__XF_DEPTH"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:32" status="valid" parentFunction="sobel_resize_accel" variable="img_out1" isDirective="0" options="m_axi port=img_out1 offset=slave bundle=gmem2 depth=__XF_DEPTH_OUT"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:33" status="valid" parentFunction="sobel_resize_accel" variable="img_out2" isDirective="0" options="m_axi port=img_out2 offset=slave bundle=gmem3 depth=__XF_DEPTH_OUT"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:38" status="valid" parentFunction="sobel_resize_accel" variable="rows_in" isDirective="0" options="s_axilite port=rows_in"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:39" status="valid" parentFunction="sobel_resize_accel" variable="cols_in" isDirective="0" options="s_axilite port=cols_in"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:40" status="valid" parentFunction="sobel_resize_accel" variable="rows_out" isDirective="0" options="s_axilite port=rows_out"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:41" status="valid" parentFunction="sobel_resize_accel" variable="cols_out" isDirective="0" options="s_axilite port=cols_out"/>
        <Pragma type="interface" location="xf_sobel_resize_accel.cpp:42" status="valid" parentFunction="sobel_resize_accel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="xf_sobel_resize_accel.cpp:51" status="valid" parentFunction="sobel_resize_accel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

