#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000271a714bd30 .scope module, "write_mem_tb" "write_mem_tb" 2 25;
 .timescale 0 0;
v00000271a72217c0_0 .var "addr", 5 0;
v00000271a7221860_0 .var "clk", 0 0;
v00000271a7221900_0 .var "datain", 3 0;
v00000271a71d3160_0 .net "q", 3 0, L_00000271a71c4ae0;  1 drivers
v00000271a71d3480_0 .var "rst", 0 0;
v00000271a71d3520_0 .var "write_enable", 0 0;
S_00000271a714d3f0 .scope module, "t1" "write_mem" 2 30, 2 1 0, S_00000271a714bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "datain";
    .port_info 4 /INPUT 6 "addr";
    .port_info 5 /OUTPUT 4 "q";
L_00000271a71c4ae0 .functor BUFZ 4, L_00000271a71d37a0, C4<0000>, C4<0000>, C4<0000>;
v00000271a714bec0_0 .net *"_ivl_0", 3 0, L_00000271a71d37a0;  1 drivers
v00000271a714d580_0 .net *"_ivl_2", 7 0, L_00000271a71d3840;  1 drivers
L_00000271a72221b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000271a714d620_0 .net *"_ivl_5", 1 0, L_00000271a72221b8;  1 drivers
v00000271a714d6c0_0 .net "addr", 5 0, v00000271a72217c0_0;  1 drivers
v00000271a714d760_0 .net "clk", 0 0, v00000271a7221860_0;  1 drivers
v00000271a7221400_0 .net "datain", 3 0, v00000271a7221900_0;  1 drivers
v00000271a72214a0_0 .var/i "i", 31 0;
v00000271a7221540 .array "memory", 0 63, 3 0;
v00000271a72215e0_0 .net "q", 3 0, L_00000271a71c4ae0;  alias, 1 drivers
v00000271a7221680_0 .net "rst", 0 0, v00000271a71d3480_0;  1 drivers
v00000271a7221720_0 .net "write_enable", 0 0, v00000271a71d3520_0;  1 drivers
E_00000271a71c7550 .event posedge, v00000271a714d760_0;
L_00000271a71d37a0 .array/port v00000271a7221540, L_00000271a71d3840;
L_00000271a71d3840 .concat [ 6 2 0 0], v00000271a72217c0_0, L_00000271a72221b8;
    .scope S_00000271a714d3f0;
T_0 ;
    %wait E_00000271a71c7550;
    %load/vec4 v00000271a7221680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271a72214a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000271a72214a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000271a72214a0_0;
    %store/vec4a v00000271a7221540, 4, 0;
    %load/vec4 v00000271a72214a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271a72214a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v00000271a7221720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000271a7221400_0;
    %load/vec4 v00000271a714d6c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v00000271a7221540, 4, 0;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000271a714bd30;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000271a7221860_0;
    %inv;
    %store/vec4 v00000271a7221860_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271a714bd30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271a7221860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271a71d3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271a71d3480_0, 0, 1;
    %vpi_call 2 35 "$monitor", "Time=%f, clk=%b, rst =%b, write_enable=%b addr=%6b datain=%4b q=%4b", $time, v00000271a7221860_0, v00000271a71d3480_0, v00000271a71d3520_0, v00000271a72217c0_0, v00000271a7221900_0, v00000271a71d3160_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271a71d3480_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000271a72217c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271a71d3520_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000271a7221900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271a71d3480_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000271a72217c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271a71d3520_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000271a7221900_0, 0, 4;
    %delay 40, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "write_memory.v";
