Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading splitter info files (read 1 spinfo file, 1 splitter)
Reading declaration files ...tick: 1 of 1 splitters successful
(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..tick() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..tick():::ENTER
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
M_AXI_AWADDR >= -1
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WSTRB one of { -1, 0, 15 }
M_AXI_WLAST one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARID one of { -1, 0 }
M_AXI_ARADDR >= -1
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
M_AXI_AWADDR_wire >= -1
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_WLAST_wire one of { -1, 0, 1 }
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 3 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire >= -1
M_AXI_ARLEN_wire one of { 0, 8 }
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RRESP_wire one of { -1, 0, 3 }
M_AXI_RLAST_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
M_AXI_RREADY_wire one of { -1, 1 }
M_AXI_RREADY_wire != 0
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_TRANS_FIL_PTR >= 0
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 }
shadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }
shadow_reg_data_out one of { 0, 4294967295L }
shadow_reg05_w_anomaly one of { 0, 12582920, 4292870399L }
shadow_reg02_r_anomaly one of { 0, 4294967295L }
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_M_AXI_AWREADY_wire one of { 0, 1 }
shadow_M_AXI_WLAST_wire one of { 0, 1 }
shadow_M_AXI_WVALID_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
shadow_AW_ADDR_VALID_FLAG one of { 0, 1 }
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR >= M_AXI_ARID
S_AXI_CTRL_AWADDR >= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR != M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR % M_AXI_RREADY_wire == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID >= M_AXI_ARID
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY >= M_AXI_ARID
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= M_AXI_AWBURST
S_AXI_CTRL_WDATA >= M_AXI_AWVALID
S_AXI_CTRL_WDATA >= M_AXI_WLAST
S_AXI_CTRL_WDATA >= M_AXI_WVALID
S_AXI_CTRL_WDATA >= M_AXI_BVALID
S_AXI_CTRL_WDATA >= M_AXI_ARID
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA >= M_AXI_AWVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_WLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_WVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_BVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_RLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_RVALID_wire
S_AXI_CTRL_WDATA % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= M_AXI_AWLEN
S_AXI_CTRL_WSTRB >= M_AXI_AWSIZE
S_AXI_CTRL_WSTRB >= M_AXI_AWBURST
S_AXI_CTRL_WSTRB >= M_AXI_AWCACHE
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WDATA
S_AXI_CTRL_WSTRB >= M_AXI_WSTRB
S_AXI_CTRL_WSTRB >= M_AXI_WLAST
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARID
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_WDATA_wire
S_AXI_CTRL_WSTRB >= M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_RREADY_wire
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARID
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID >= M_AXI_ARID
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY_wire
M_AXI_AWADDR >= M_AXI_AWLEN
M_AXI_AWADDR >= M_AXI_AWSIZE
M_AXI_AWADDR >= M_AXI_AWBURST
M_AXI_AWADDR >= M_AXI_AWCACHE
M_AXI_AWADDR >= M_AXI_AWVALID
M_AXI_AWADDR >= M_AXI_WDATA
M_AXI_AWADDR >= M_AXI_WSTRB
M_AXI_AWADDR >= M_AXI_WLAST
M_AXI_AWADDR >= M_AXI_ARID
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR % M_AXI_RREADY_wire == 0
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWCACHE
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WDATA
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN >= M_AXI_ARID
M_AXI_AWLEN <= M_AXI_AWADDR_wire
M_AXI_AWLEN <= M_AXI_ARADDR_wire
M_AXI_AWLEN <= M_AXI_ARLEN_wire
M_AXI_AWLEN % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE <= M_AXI_AWCACHE
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE >= M_AXI_ARID
M_AXI_AWSIZE <= M_AXI_AWADDR_wire
M_AXI_AWSIZE <= M_AXI_ARADDR_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE % M_AXI_RREADY_wire == 0
M_AXI_AWBURST <= M_AXI_AWCACHE
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST >= M_AXI_WLAST
M_AXI_AWBURST <= M_AXI_BREADY
M_AXI_AWBURST >= M_AXI_ARID
M_AXI_AWBURST <= M_AXI_RREADY
M_AXI_AWBURST <= M_AXI_AWADDR_wire
M_AXI_AWBURST <= M_AXI_ARADDR_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST % M_AXI_RREADY_wire == 0
M_AXI_AWBURST <= M_AXI_RREADY_wire
M_AXI_AWCACHE >= M_AXI_AWVALID
M_AXI_AWCACHE >= M_AXI_WLAST
M_AXI_AWCACHE >= M_AXI_ARID
M_AXI_AWCACHE <= M_AXI_AWADDR_wire
M_AXI_AWCACHE <= M_AXI_ARADDR_wire
M_AXI_AWCACHE <= M_AXI_ARLEN_wire
M_AXI_AWCACHE % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID >= M_AXI_ARID
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWADDR_wire
M_AXI_AWVALID <= M_AXI_ARADDR_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_RREADY_wire
M_AXI_WDATA <= M_AXI_WSTRB
M_AXI_WDATA >= M_AXI_WLAST
M_AXI_WDATA >= M_AXI_ARID
M_AXI_WDATA <= M_AXI_AWADDR_wire
M_AXI_WDATA <= M_AXI_WDATA_wire
M_AXI_WDATA <= M_AXI_ARADDR_wire
M_AXI_WDATA <= M_AXI_ARLEN_wire
M_AXI_WDATA % M_AXI_RREADY_wire == 0
M_AXI_WSTRB >= M_AXI_WLAST
M_AXI_WSTRB >= M_AXI_ARID
M_AXI_WSTRB <= M_AXI_AWADDR_wire
M_AXI_WSTRB <= M_AXI_ARADDR_wire
M_AXI_WSTRB % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= M_AXI_WVALID
M_AXI_WLAST <= M_AXI_BREADY
M_AXI_WLAST >= M_AXI_ARID
M_AXI_WLAST <= M_AXI_RREADY
M_AXI_WLAST <= M_AXI_AWADDR_wire
M_AXI_WLAST <= M_AXI_WDATA_wire
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_WVALID_wire
M_AXI_WLAST <= M_AXI_ARADDR_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= M_AXI_RREADY_wire
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID >= M_AXI_ARID
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_WVALID <= M_AXI_ARLEN_wire
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID >= M_AXI_ARID
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BVALID <= M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARID
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY != M_AXI_AWADDR_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY >= M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RLAST_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_ARID <= M_AXI_ARADDR
M_AXI_ARID <= M_AXI_ARLEN
M_AXI_ARID <= M_AXI_ARSIZE
M_AXI_ARID <= M_AXI_ARBURST
M_AXI_ARID <= M_AXI_ARCACHE
M_AXI_ARID <= M_AXI_ARVALID
M_AXI_ARID <= M_AXI_RDATA
M_AXI_ARID <= M_AXI_RLAST
M_AXI_ARID <= M_AXI_RVALID
M_AXI_ARID <= M_AXI_RREADY
M_AXI_ARID <= M_AXI_AWADDR_wire
M_AXI_ARID <= M_AXI_AWVALID_wire
M_AXI_ARID <= M_AXI_AWREADY_wire
M_AXI_ARID <= M_AXI_WDATA_wire
M_AXI_ARID <= M_AXI_WLAST_wire
M_AXI_ARID <= M_AXI_WVALID_wire
M_AXI_ARID <= M_AXI_BRESP_wire
M_AXI_ARID <= M_AXI_BVALID_wire
M_AXI_ARID <= M_AXI_ARADDR_wire
M_AXI_ARID <= M_AXI_ARLEN_wire
M_AXI_ARID <= M_AXI_ARVALID_wire
M_AXI_ARID <= M_AXI_ARREADY_wire
M_AXI_ARID <= M_AXI_RRESP_wire
M_AXI_ARID <= M_AXI_RLAST_wire
M_AXI_ARID <= M_AXI_RVALID_wire
M_AXI_ARID <= M_AXI_RREADY_wire
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= M_AXI_ARADDR_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN % M_AXI_RREADY_wire == 0
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= M_AXI_ARADDR_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE % M_AXI_RREADY_wire == 0
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= M_AXI_ARADDR_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST % M_AXI_RREADY_wire == 0
M_AXI_ARBURST <= M_AXI_RREADY_wire
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= M_AXI_ARADDR_wire
M_AXI_ARCACHE <= M_AXI_ARLEN_wire
M_AXI_ARCACHE % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID <= M_AXI_ARADDR_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY_wire
M_AXI_RDATA % M_AXI_RREADY_wire == 0
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_ARLEN_wire
M_AXI_RVALID <= M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_WLAST_wire
M_AXI_RREADY != M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY % M_AXI_RREADY_wire == 0
M_AXI_RREADY <= M_AXI_RREADY_wire
M_AXI_AWADDR_wire >= M_AXI_AWVALID_wire
M_AXI_AWADDR_wire >= M_AXI_WDATA_wire
M_AXI_AWADDR_wire >= M_AXI_WLAST_wire
M_AXI_AWADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_ARADDR_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_RREADY_wire
M_AXI_AWREADY_wire != M_AXI_ARLEN_wire
M_AXI_AWREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_AWREADY_wire <= M_AXI_RREADY_wire
M_AXI_WDATA_wire >= M_AXI_WLAST_wire
M_AXI_WDATA_wire <= M_AXI_ARADDR_wire
M_AXI_WDATA_wire <= M_AXI_ARLEN_wire
M_AXI_WDATA_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire <= M_AXI_WVALID_wire
M_AXI_WLAST_wire <= M_AXI_ARADDR_wire
M_AXI_WLAST_wire <= M_AXI_ARLEN_wire
M_AXI_WLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire <= M_AXI_RREADY_wire
M_AXI_WVALID_wire <= M_AXI_ARLEN_wire
M_AXI_BRESP_wire <= M_AXI_ARLEN_wire
M_AXI_BRESP_wire != M_AXI_RREADY_wire
M_AXI_BVALID_wire <= M_AXI_ARLEN_wire
M_AXI_ARADDR_wire >= M_AXI_ARVALID_wire
M_AXI_ARADDR_wire >= M_AXI_RRESP_wire
M_AXI_ARADDR_wire >= M_AXI_RLAST_wire
M_AXI_ARADDR_wire >= M_AXI_RVALID_wire
M_AXI_ARADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire != M_AXI_ARREADY_wire
M_AXI_ARLEN_wire >= M_AXI_RRESP_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire != M_AXI_RREADY_wire
M_AXI_ARVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire <= M_AXI_RREADY_wire
M_AXI_ARREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_ARREADY_wire <= M_AXI_RREADY_wire
M_AXI_RRESP_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire <= M_AXI_RVALID_wire
M_AXI_RLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire <= M_AXI_RREADY_wire
M_AXI_RVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire <= M_AXI_RREADY_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWLEN_INT
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWREADY_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WLAST_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_BVALID_wire
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_B_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_EN
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AW_ADDR_VALID >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_B_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WLAST_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_B_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_W_B_TO_SERVE
shadow_M_AXI_AWQOS_INT >= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_AW_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_B_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_W_B_TO_SERVE
shadow_M_AXI_AWCACHE_INT >= shadow_W_CH_EN
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWSIZE_INT >= shadow_AW_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_B_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_W_B_TO_SERVE
shadow_M_AXI_AWSIZE_INT >= shadow_W_CH_EN
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT <= shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWLEN_INT <= shadow_reg05_w_anomaly
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_B_STATE
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWADDR_INT >= shadow_reg_data_out
shadow_M_AXI_AWADDR_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_B_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_reg_data_out <= shadow_reg02_r_anomaly
shadow_reg05_w_anomaly >= shadow_M_AXI_AWREADY_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_WLAST_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_WVALID_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_BVALID_wire
shadow_reg05_w_anomaly >= shadow_AW_STATE
shadow_reg05_w_anomaly >= shadow_B_STATE
shadow_reg05_w_anomaly >= shadow_AW_CH_EN
shadow_reg05_w_anomaly >= shadow_AW_CH_DIS
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_B_STATE
shadow_M_AXI_AWVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_AW_STATE
shadow_M_AXI_AWREADY_wire >= shadow_B_STATE
shadow_M_AXI_AWREADY_wire <= shadow_W_CH_EN
shadow_M_AXI_AWREADY_wire <= shadow_AW_CH_EN
shadow_M_AXI_AWREADY_wire >= shadow_AW_CH_DIS
shadow_M_AXI_AWREADY_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WLAST_wire <= shadow_M_AXI_WVALID_wire
shadow_M_AXI_WLAST_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire <= shadow_AW_STATE
shadow_M_AXI_WLAST_wire >= shadow_B_STATE
shadow_M_AXI_WLAST_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_WLAST_wire <= shadow_W_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WLAST_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID_wire <= shadow_AW_STATE
shadow_M_AXI_WVALID_wire >= shadow_B_STATE
shadow_M_AXI_WVALID_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_WVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_BVALID_wire <= shadow_AW_STATE
shadow_M_AXI_BVALID_wire <= shadow_B_STATE
shadow_M_AXI_BVALID_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_BVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_STATE >= shadow_B_STATE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE <= shadow_AW_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_AW_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_B_STATE <= shadow_W_B_TO_SERVE
shadow_B_STATE <= shadow_W_CH_EN
shadow_B_STATE <= shadow_AW_CH_EN
shadow_B_STATE <= shadow_AW_CH_DIS
shadow_B_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_W_B_TO_SERVE <= shadow_W_CH_EN
shadow_W_CH_EN >= shadow_AW_CH_EN
shadow_W_CH_EN >= shadow_AW_CH_DIS
shadow_AW_CH_EN >= shadow_AW_CH_DIS
shadow_AW_CH_EN <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_CH_DIS <= shadow_AW_ADDR_VALID_FLAG
===========================================================================
..tick():::EXIT
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  <==>  (orig(S_AXI_CTRL_AWADDR) >= orig(S_AXI_CTRL_AWREADY))
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  <==>  (shadow_AW_ADDR_VALID <= orig(shadow_AW_ADDR_VALID))
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  <==>  (shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_ADDR_VALID))
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  <==>  (shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_ADDR_VALID_FLAG))
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARADDR >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARADDR_wire >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARBURST one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARCACHE one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARID one of { -1, 0 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARLEN one of { -1, 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARLEN_wire one of { 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARREADY_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARSIZE one of { -1, 0, 2 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARVALID one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_ARVALID_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWADDR >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWADDR_wire >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWBURST one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWCACHE one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWLEN one of { -1, 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWREADY_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWSIZE one of { -1, 0, 2 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWVALID one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_AWVALID_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_BREADY one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_BRESP_wire one of { 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_BVALID one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_BVALID_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RLAST one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RLAST_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RREADY one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RREADY_wire one of { -1, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RRESP_wire one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RVALID one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_RVALID_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_WLAST one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_WLAST_wire one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_WSTRB one of { -1, 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_WVALID one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (M_AXI_WVALID_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (S_AXI_CTRL_AWREADY one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (S_AXI_CTRL_AWVALID one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (S_AXI_CTRL_BVALID one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (S_AXI_CTRL_WSTRB one of { 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (S_AXI_CTRL_WVALID one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARADDR) >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARADDR_wire) >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARBURST) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARCACHE) one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARID) one of { -1, 0 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARLEN) one of { -1, 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARLEN_wire) one of { 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARREADY_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARSIZE) one of { -1, 0, 2 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARVALID) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_ARVALID_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWADDR) >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWADDR_wire) >= -1)
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWBURST) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWCACHE) one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWLEN) one of { -1, 0, 8 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWREADY_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWSIZE) one of { -1, 0, 2 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWVALID) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_AWVALID_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_BREADY) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_BRESP_wire) one of { 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_BVALID) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_BVALID_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RLAST) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RLAST_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RREADY) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RREADY_wire) one of { -1, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RRESP_wire) one of { -1, 0, 3 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RVALID) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_RVALID_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_WLAST) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_WLAST_wire) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_WSTRB) one of { -1, 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_WVALID) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(M_AXI_WVALID_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(S_AXI_CTRL_AWREADY) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(S_AXI_CTRL_AWVALID) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(S_AXI_CTRL_BVALID) one of { -1, 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(S_AXI_CTRL_WSTRB) one of { 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(S_AXI_CTRL_WVALID) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_ADDR_VALID) one of { 0, 65535 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_ADDR_VALID_FLAG) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_CH_DIS) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_CH_EN) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR) one of { 0, 1, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_ILL_TRANS_SRV_PTR) one of { 0, 1, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_AW_STATE) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_B_STATE) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWADDR_INT) one of { 0, 4294967295L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWCACHE_INT) one of { 0, 3, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWLEN_INT) one of { 0, 8, 255 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWPROT_INT) one of { 0, 7 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWQOS_INT) one of { 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWREADY_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWSIZE_INT) one of { 0, 2, 7 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_AWVALID_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_BVALID_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_WLAST_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_M_AXI_WVALID_wire) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_W_B_TO_SERVE) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_W_CH_EN) one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_reg02_r_anomaly) one of { 0, 4294967295L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_reg05_w_anomaly) one of { 0, 12582920, 4292870399L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (orig(shadow_reg_data_out) one of { 0, 4294967295L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_ADDR_VALID one of { 0, 65535 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_ADDR_VALID_FLAG one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_CH_DIS one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_CH_EN one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_AW_STATE one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_B_STATE one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWADDR_INT one of { 0, 4294967295L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWPROT_INT one of { 0, 7 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWQOS_INT one of { 0, 15 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWREADY_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_AWVALID_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_BVALID_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_WLAST_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_M_AXI_WVALID_wire one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_W_B_TO_SERVE one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_W_CH_EN one of { 0, 1 })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_reg02_r_anomaly one of { 0, 4294967295L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_reg05_w_anomaly one of { 0, 12582920, 4292870399L })
(S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR))  ==>  (shadow_reg_data_out one of { 0, 4294967295L })
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
M_AXI_AWADDR >= -1
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WSTRB one of { -1, 0, 15 }
M_AXI_WLAST one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARID one of { -1, 0 }
M_AXI_ARADDR >= -1
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
M_AXI_AWADDR_wire >= -1
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_WLAST_wire one of { -1, 0, 1 }
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 3 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire >= -1
M_AXI_ARLEN_wire one of { 0, 8 }
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RRESP_wire one of { -1, 0, 3 }
M_AXI_RLAST_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
M_AXI_RREADY_wire one of { -1, 1 }
M_AXI_RREADY_wire != 0
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_TRANS_FIL_PTR >= 0
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 }
shadow_M_AXI_AWADDR_INT one of { 0, 4294967295L }
shadow_reg_data_out one of { 0, 4294967295L }
shadow_reg05_w_anomaly one of { 0, 12582920, 4292870399L }
shadow_reg02_r_anomaly one of { 0, 4294967295L }
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_M_AXI_AWREADY_wire one of { 0, 1 }
shadow_M_AXI_WLAST_wire one of { 0, 1 }
shadow_M_AXI_WVALID_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
shadow_AW_ADDR_VALID_FLAG one of { 0, 1 }
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR >= M_AXI_ARID
S_AXI_CTRL_AWADDR >= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR != M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR % M_AXI_RREADY_wire == 0
S_AXI_CTRL_AWADDR != orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR >= orig(M_AXI_ARID)
S_AXI_CTRL_AWADDR >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_AWADDR % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID >= M_AXI_ARID
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID >= orig(M_AXI_ARID)
S_AXI_CTRL_AWVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY >= M_AXI_ARID
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWREADY >= orig(M_AXI_ARID)
S_AXI_CTRL_AWREADY <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= M_AXI_AWBURST
S_AXI_CTRL_WDATA >= M_AXI_AWVALID
S_AXI_CTRL_WDATA >= M_AXI_WLAST
S_AXI_CTRL_WDATA >= M_AXI_WVALID
S_AXI_CTRL_WDATA >= M_AXI_BVALID
S_AXI_CTRL_WDATA >= M_AXI_ARID
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA >= M_AXI_AWVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_WLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_WVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_BVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= M_AXI_RLAST_wire
S_AXI_CTRL_WDATA >= M_AXI_RVALID_wire
S_AXI_CTRL_WDATA % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_WLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_WVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_BVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARID)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_RDATA)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WDATA % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= M_AXI_AWLEN
S_AXI_CTRL_WSTRB >= M_AXI_AWSIZE
S_AXI_CTRL_WSTRB >= M_AXI_AWBURST
S_AXI_CTRL_WSTRB >= M_AXI_AWCACHE
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WDATA
S_AXI_CTRL_WSTRB >= M_AXI_WSTRB
S_AXI_CTRL_WSTRB >= M_AXI_WLAST
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARID
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_WDATA_wire
S_AXI_CTRL_WSTRB >= M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_RREADY_wire
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWCACHE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WDATA)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WSTRB)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_BREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RDATA)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WDATA_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARID
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARID)
S_AXI_CTRL_WVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID >= M_AXI_ARID
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY_wire
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_BVALID >= orig(M_AXI_ARID)
S_AXI_CTRL_BVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BVALID % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWADDR >= M_AXI_AWLEN
M_AXI_AWADDR >= M_AXI_AWSIZE
M_AXI_AWADDR >= M_AXI_AWBURST
M_AXI_AWADDR >= M_AXI_AWCACHE
M_AXI_AWADDR >= M_AXI_AWVALID
M_AXI_AWADDR >= M_AXI_WDATA
M_AXI_AWADDR >= M_AXI_WSTRB
M_AXI_AWADDR >= M_AXI_WLAST
M_AXI_AWADDR >= M_AXI_ARID
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR % M_AXI_RREADY_wire == 0
M_AXI_AWADDR >= orig(M_AXI_AWVALID)
M_AXI_AWADDR >= orig(M_AXI_WDATA)
M_AXI_AWADDR >= orig(M_AXI_WSTRB)
M_AXI_AWADDR >= orig(M_AXI_WLAST)
M_AXI_AWADDR >= orig(M_AXI_ARID)
M_AXI_AWADDR % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWCACHE
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WDATA
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN >= M_AXI_ARID
M_AXI_AWLEN <= M_AXI_AWADDR_wire
M_AXI_AWLEN <= M_AXI_ARADDR_wire
M_AXI_AWLEN <= M_AXI_ARLEN_wire
M_AXI_AWLEN % M_AXI_RREADY_wire == 0
M_AXI_AWLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLEN >= orig(M_AXI_AWVALID)
M_AXI_AWLEN >= orig(M_AXI_WDATA)
M_AXI_AWLEN >= orig(M_AXI_WLAST)
M_AXI_AWLEN >= orig(M_AXI_ARID)
M_AXI_AWLEN <= orig(M_AXI_ARLEN_wire)
M_AXI_AWLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE <= M_AXI_AWCACHE
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE >= M_AXI_ARID
M_AXI_AWSIZE <= M_AXI_AWADDR_wire
M_AXI_AWSIZE <= M_AXI_ARADDR_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWSIZE >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE >= orig(M_AXI_WLAST)
M_AXI_AWSIZE >= orig(M_AXI_ARID)
M_AXI_AWSIZE <= orig(M_AXI_ARLEN_wire)
M_AXI_AWSIZE % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWBURST <= M_AXI_AWCACHE
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST >= M_AXI_WLAST
M_AXI_AWBURST <= M_AXI_BREADY
M_AXI_AWBURST >= M_AXI_ARID
M_AXI_AWBURST <= M_AXI_RREADY
M_AXI_AWBURST <= M_AXI_AWADDR_wire
M_AXI_AWBURST <= M_AXI_ARADDR_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST % M_AXI_RREADY_wire == 0
M_AXI_AWBURST <= M_AXI_RREADY_wire
M_AXI_AWBURST <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWBURST >= orig(M_AXI_AWVALID)
M_AXI_AWBURST >= orig(M_AXI_WLAST)
M_AXI_AWBURST <= orig(M_AXI_BREADY)
M_AXI_AWBURST >= orig(M_AXI_ARID)
M_AXI_AWBURST <= orig(M_AXI_ARLEN_wire)
M_AXI_AWBURST % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWCACHE >= M_AXI_AWVALID
M_AXI_AWCACHE >= M_AXI_WLAST
M_AXI_AWCACHE >= M_AXI_ARID
M_AXI_AWCACHE <= M_AXI_AWADDR_wire
M_AXI_AWCACHE <= M_AXI_ARADDR_wire
M_AXI_AWCACHE <= M_AXI_ARLEN_wire
M_AXI_AWCACHE % M_AXI_RREADY_wire == 0
M_AXI_AWCACHE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWCACHE >= orig(M_AXI_AWVALID)
M_AXI_AWCACHE >= orig(M_AXI_WLAST)
M_AXI_AWCACHE >= orig(M_AXI_ARID)
M_AXI_AWCACHE <= orig(M_AXI_ARLEN_wire)
M_AXI_AWCACHE % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID >= M_AXI_ARID
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWADDR_wire
M_AXI_AWVALID <= M_AXI_ARADDR_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_RREADY_wire
M_AXI_AWVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID <= orig(M_AXI_BREADY)
M_AXI_AWVALID >= orig(M_AXI_ARID)
M_AXI_AWVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_AWVALID % orig(M_AXI_RREADY_wire) == 0
M_AXI_WDATA <= M_AXI_WSTRB
M_AXI_WDATA >= M_AXI_WLAST
M_AXI_WDATA >= M_AXI_ARID
M_AXI_WDATA <= M_AXI_AWADDR_wire
M_AXI_WDATA <= M_AXI_WDATA_wire
M_AXI_WDATA <= M_AXI_ARADDR_wire
M_AXI_WDATA <= M_AXI_ARLEN_wire
M_AXI_WDATA % M_AXI_RREADY_wire == 0
M_AXI_WDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WDATA >= orig(M_AXI_ARID)
M_AXI_WDATA <= orig(M_AXI_ARLEN_wire)
M_AXI_WDATA % orig(M_AXI_RREADY_wire) == 0
M_AXI_WSTRB >= M_AXI_WLAST
M_AXI_WSTRB >= M_AXI_ARID
M_AXI_WSTRB <= M_AXI_AWADDR_wire
M_AXI_WSTRB <= M_AXI_ARADDR_wire
M_AXI_WSTRB % M_AXI_RREADY_wire == 0
M_AXI_WSTRB <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WSTRB >= orig(M_AXI_AWVALID)
M_AXI_WSTRB >= orig(M_AXI_ARID)
M_AXI_WSTRB % orig(M_AXI_RREADY_wire) == 0
M_AXI_WLAST <= M_AXI_WVALID
M_AXI_WLAST <= M_AXI_BREADY
M_AXI_WLAST >= M_AXI_ARID
M_AXI_WLAST <= M_AXI_RREADY
M_AXI_WLAST <= M_AXI_AWADDR_wire
M_AXI_WLAST <= M_AXI_WDATA_wire
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_WVALID_wire
M_AXI_WLAST <= M_AXI_ARADDR_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= M_AXI_RREADY_wire
M_AXI_WLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_WLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WLAST <= orig(M_AXI_WVALID)
M_AXI_WLAST <= orig(M_AXI_BREADY)
M_AXI_WLAST >= orig(M_AXI_ARID)
M_AXI_WLAST <= orig(M_AXI_WVALID_wire)
M_AXI_WLAST <= orig(M_AXI_ARLEN_wire)
M_AXI_WLAST % orig(M_AXI_RREADY_wire) == 0
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID >= M_AXI_ARID
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_WVALID <= M_AXI_ARLEN_wire
M_AXI_WVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_WVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID >= orig(M_AXI_AWVALID)
M_AXI_WVALID <= orig(M_AXI_BREADY)
M_AXI_WVALID >= orig(M_AXI_ARID)
M_AXI_WVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID >= M_AXI_ARID
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BVALID <= M_AXI_ARLEN_wire
M_AXI_BVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_BVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID <= orig(M_AXI_BREADY)
M_AXI_BVALID >= orig(M_AXI_ARID)
M_AXI_BVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= M_AXI_ARID
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY != M_AXI_AWADDR_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY >= M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RLAST_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY != orig(S_AXI_CTRL_AWADDR)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWREADY)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY >= orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(M_AXI_AWBURST)
M_AXI_BREADY >= orig(M_AXI_AWVALID)
M_AXI_BREADY >= orig(M_AXI_WLAST)
M_AXI_BREADY >= orig(M_AXI_WVALID)
M_AXI_BREADY >= orig(M_AXI_BVALID)
M_AXI_BREADY >= orig(M_AXI_ARID)
M_AXI_BREADY >= orig(M_AXI_ARBURST)
M_AXI_BREADY >= orig(M_AXI_ARVALID)
M_AXI_BREADY >= orig(M_AXI_RLAST)
M_AXI_BREADY >= orig(M_AXI_RVALID)
M_AXI_BREADY != orig(M_AXI_AWADDR_wire)
M_AXI_BREADY >= orig(M_AXI_AWREADY_wire)
M_AXI_BREADY >= orig(M_AXI_BVALID_wire)
M_AXI_BREADY != orig(M_AXI_ARADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_BREADY >= orig(M_AXI_RLAST_wire)
M_AXI_BREADY >= orig(M_AXI_RVALID_wire)
M_AXI_ARID <= M_AXI_ARADDR
M_AXI_ARID <= M_AXI_ARLEN
M_AXI_ARID <= M_AXI_ARSIZE
M_AXI_ARID <= M_AXI_ARBURST
M_AXI_ARID <= M_AXI_ARCACHE
M_AXI_ARID <= M_AXI_ARVALID
M_AXI_ARID <= M_AXI_RDATA
M_AXI_ARID <= M_AXI_RLAST
M_AXI_ARID <= M_AXI_RVALID
M_AXI_ARID <= M_AXI_RREADY
M_AXI_ARID <= M_AXI_AWADDR_wire
M_AXI_ARID <= M_AXI_AWVALID_wire
M_AXI_ARID <= M_AXI_AWREADY_wire
M_AXI_ARID <= M_AXI_WDATA_wire
M_AXI_ARID <= M_AXI_WLAST_wire
M_AXI_ARID <= M_AXI_WVALID_wire
M_AXI_ARID <= M_AXI_BRESP_wire
M_AXI_ARID <= M_AXI_BVALID_wire
M_AXI_ARID <= M_AXI_ARADDR_wire
M_AXI_ARID <= M_AXI_ARLEN_wire
M_AXI_ARID <= M_AXI_ARVALID_wire
M_AXI_ARID <= M_AXI_ARREADY_wire
M_AXI_ARID <= M_AXI_RRESP_wire
M_AXI_ARID <= M_AXI_RLAST_wire
M_AXI_ARID <= M_AXI_RVALID_wire
M_AXI_ARID <= M_AXI_RREADY_wire
M_AXI_ARID <= orig(S_AXI_CTRL_AWADDR)
M_AXI_ARID <= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARID <= orig(S_AXI_CTRL_AWREADY)
M_AXI_ARID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARID <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARID <= orig(M_AXI_WVALID)
M_AXI_ARID <= orig(M_AXI_BVALID)
M_AXI_ARID <= orig(M_AXI_BREADY)
M_AXI_ARID >= orig(M_AXI_ARID)
M_AXI_ARID <= orig(M_AXI_RDATA)
M_AXI_ARID <= orig(M_AXI_RLAST)
M_AXI_ARID <= orig(M_AXI_RVALID)
M_AXI_ARID <= orig(M_AXI_WVALID_wire)
M_AXI_ARID <= orig(M_AXI_BRESP_wire)
M_AXI_ARID <= orig(M_AXI_BVALID_wire)
M_AXI_ARID <= orig(M_AXI_ARLEN_wire)
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_ARADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARADDR >= orig(M_AXI_ARID)
M_AXI_ARADDR >= orig(M_AXI_ARVALID)
M_AXI_ARADDR % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= M_AXI_ARADDR_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN % M_AXI_RREADY_wire == 0
M_AXI_ARLEN <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLEN >= orig(M_AXI_ARID)
M_AXI_ARLEN >= orig(M_AXI_ARVALID)
M_AXI_ARLEN <= orig(M_AXI_ARLEN_wire)
M_AXI_ARLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= M_AXI_ARADDR_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE % M_AXI_RREADY_wire == 0
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARSIZE >= orig(M_AXI_ARID)
M_AXI_ARSIZE >= orig(M_AXI_ARVALID)
M_AXI_ARSIZE <= orig(M_AXI_ARLEN_wire)
M_AXI_ARSIZE % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= M_AXI_ARADDR_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST % M_AXI_RREADY_wire == 0
M_AXI_ARBURST <= M_AXI_RREADY_wire
M_AXI_ARBURST <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARBURST <= orig(M_AXI_BREADY)
M_AXI_ARBURST >= orig(M_AXI_ARID)
M_AXI_ARBURST >= orig(M_AXI_ARVALID)
M_AXI_ARBURST <= orig(M_AXI_ARLEN_wire)
M_AXI_ARBURST % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= M_AXI_ARADDR_wire
M_AXI_ARCACHE <= M_AXI_ARLEN_wire
M_AXI_ARCACHE % M_AXI_RREADY_wire == 0
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARCACHE >= orig(M_AXI_ARID)
M_AXI_ARCACHE >= orig(M_AXI_ARVALID)
M_AXI_ARCACHE <= orig(M_AXI_ARLEN_wire)
M_AXI_ARCACHE % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID <= M_AXI_ARADDR_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY_wire
M_AXI_ARVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID <= orig(M_AXI_BREADY)
M_AXI_ARVALID >= orig(M_AXI_ARID)
M_AXI_ARVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_ARVALID % orig(M_AXI_RREADY_wire) == 0
M_AXI_RDATA % M_AXI_RREADY_wire == 0
M_AXI_RDATA <= orig(S_AXI_CTRL_WDATA)
M_AXI_RDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RDATA >= orig(M_AXI_ARID)
M_AXI_RDATA % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_ARLEN_wire
M_AXI_RLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST <= orig(M_AXI_BREADY)
M_AXI_RLAST >= orig(M_AXI_ARID)
M_AXI_RLAST <= orig(M_AXI_RVALID)
M_AXI_RLAST <= orig(M_AXI_ARLEN_wire)
M_AXI_RVALID <= M_AXI_ARLEN_wire
M_AXI_RVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID <= orig(M_AXI_BREADY)
M_AXI_RVALID >= orig(M_AXI_ARID)
M_AXI_RVALID <= orig(M_AXI_ARLEN_wire)
M_AXI_RREADY >= M_AXI_WLAST_wire
M_AXI_RREADY != M_AXI_ARLEN_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY % M_AXI_RREADY_wire == 0
M_AXI_RREADY <= M_AXI_RREADY_wire
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_RREADY >= orig(M_AXI_AWBURST)
M_AXI_RREADY >= orig(M_AXI_AWVALID)
M_AXI_RREADY >= orig(M_AXI_WLAST)
M_AXI_RREADY >= orig(M_AXI_ARID)
M_AXI_RREADY >= orig(M_AXI_ARBURST)
M_AXI_RREADY >= orig(M_AXI_ARVALID)
M_AXI_RREADY >= orig(M_AXI_WLAST_wire)
M_AXI_RREADY != orig(M_AXI_ARLEN_wire)
M_AXI_RREADY >= orig(M_AXI_ARVALID_wire)
M_AXI_RREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_RREADY >= orig(M_AXI_RLAST_wire)
M_AXI_RREADY >= orig(M_AXI_RVALID_wire)
M_AXI_RREADY % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWADDR_wire >= M_AXI_AWVALID_wire
M_AXI_AWADDR_wire >= M_AXI_WDATA_wire
M_AXI_AWADDR_wire >= M_AXI_WLAST_wire
M_AXI_AWADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_AWADDR_wire >= orig(M_AXI_AWLEN)
M_AXI_AWADDR_wire >= orig(M_AXI_AWSIZE)
M_AXI_AWADDR_wire >= orig(M_AXI_AWBURST)
M_AXI_AWADDR_wire >= orig(M_AXI_AWCACHE)
M_AXI_AWADDR_wire >= orig(M_AXI_AWVALID)
M_AXI_AWADDR_wire >= orig(M_AXI_WDATA)
M_AXI_AWADDR_wire >= orig(M_AXI_WSTRB)
M_AXI_AWADDR_wire >= orig(M_AXI_WLAST)
M_AXI_AWADDR_wire != orig(M_AXI_BREADY)
M_AXI_AWADDR_wire >= orig(M_AXI_ARID)
M_AXI_AWADDR_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_AWADDR_wire >= orig(M_AXI_WDATA_wire)
M_AXI_AWADDR_wire >= orig(M_AXI_WLAST_wire)
M_AXI_AWADDR_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWVALID_wire <= M_AXI_ARADDR_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_RREADY_wire
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID_wire >= orig(M_AXI_ARID)
M_AXI_AWVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_AWVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWREADY_wire != M_AXI_ARLEN_wire
M_AXI_AWREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_AWREADY_wire <= M_AXI_RREADY_wire
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWREADY_wire >= orig(M_AXI_AWVALID)
M_AXI_AWREADY_wire >= orig(M_AXI_WLAST)
M_AXI_AWREADY_wire <= orig(M_AXI_BREADY)
M_AXI_AWREADY_wire >= orig(M_AXI_ARID)
M_AXI_AWREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_AWREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWREADY_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WDATA_wire >= M_AXI_WLAST_wire
M_AXI_WDATA_wire <= M_AXI_ARADDR_wire
M_AXI_WDATA_wire <= M_AXI_ARLEN_wire
M_AXI_WDATA_wire % M_AXI_RREADY_wire == 0
M_AXI_WDATA_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WDATA_wire >= orig(M_AXI_ARID)
M_AXI_WDATA_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_WDATA_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WLAST_wire <= M_AXI_WVALID_wire
M_AXI_WLAST_wire <= M_AXI_ARADDR_wire
M_AXI_WLAST_wire <= M_AXI_ARLEN_wire
M_AXI_WLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire <= M_AXI_RREADY_wire
M_AXI_WLAST_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_WLAST_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WLAST_wire <= orig(M_AXI_BREADY)
M_AXI_WLAST_wire >= orig(M_AXI_ARID)
M_AXI_WLAST_wire <= orig(M_AXI_WVALID_wire)
M_AXI_WLAST_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_WLAST_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WVALID_wire <= M_AXI_ARLEN_wire
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID_wire >= orig(M_AXI_AWVALID)
M_AXI_WVALID_wire <= orig(M_AXI_BREADY)
M_AXI_WVALID_wire >= orig(M_AXI_ARID)
M_AXI_WVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_BRESP_wire <= M_AXI_ARLEN_wire
M_AXI_BRESP_wire != M_AXI_RREADY_wire
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_AWADDR)
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BRESP_wire >= orig(M_AXI_ARID)
M_AXI_BRESP_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_BRESP_wire != orig(M_AXI_RREADY_wire)
M_AXI_BVALID_wire <= M_AXI_ARLEN_wire
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID_wire <= orig(M_AXI_BREADY)
M_AXI_BVALID_wire >= orig(M_AXI_ARID)
M_AXI_BVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_ARADDR_wire >= M_AXI_ARVALID_wire
M_AXI_ARADDR_wire >= M_AXI_RRESP_wire
M_AXI_ARADDR_wire >= M_AXI_RLAST_wire
M_AXI_ARADDR_wire >= M_AXI_RVALID_wire
M_AXI_ARADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_ARADDR_wire >= orig(M_AXI_AWLEN)
M_AXI_ARADDR_wire >= orig(M_AXI_AWSIZE)
M_AXI_ARADDR_wire >= orig(M_AXI_AWBURST)
M_AXI_ARADDR_wire >= orig(M_AXI_AWCACHE)
M_AXI_ARADDR_wire >= orig(M_AXI_AWVALID)
M_AXI_ARADDR_wire >= orig(M_AXI_WDATA)
M_AXI_ARADDR_wire >= orig(M_AXI_WSTRB)
M_AXI_ARADDR_wire >= orig(M_AXI_WLAST)
M_AXI_ARADDR_wire != orig(M_AXI_BREADY)
M_AXI_ARADDR_wire >= orig(M_AXI_ARID)
M_AXI_ARADDR_wire >= orig(M_AXI_ARLEN)
M_AXI_ARADDR_wire >= orig(M_AXI_ARSIZE)
M_AXI_ARADDR_wire >= orig(M_AXI_ARBURST)
M_AXI_ARADDR_wire >= orig(M_AXI_ARCACHE)
M_AXI_ARADDR_wire >= orig(M_AXI_ARVALID)
M_AXI_ARADDR_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_WDATA_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_WLAST_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RRESP_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARADDR_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARADDR_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire != M_AXI_ARREADY_wire
M_AXI_ARLEN_wire >= M_AXI_RRESP_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire != M_AXI_RREADY_wire
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWREADY)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_AWVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_WDATA)
M_AXI_ARLEN_wire >= orig(M_AXI_WLAST)
M_AXI_ARLEN_wire >= orig(M_AXI_WVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_BVALID)
M_AXI_ARLEN_wire != orig(M_AXI_BREADY)
M_AXI_ARLEN_wire >= orig(M_AXI_ARID)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID)
M_AXI_ARLEN_wire != orig(M_AXI_RREADY)
M_AXI_ARLEN_wire >= orig(M_AXI_WDATA_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_WLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_WVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_BRESP_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_BVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RRESP_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARLEN_wire != orig(M_AXI_RREADY_wire)
M_AXI_ARVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire <= M_AXI_RREADY_wire
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID_wire >= orig(M_AXI_ARID)
M_AXI_ARVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_ARVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_ARREADY_wire <= M_AXI_RREADY_wire
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_ARREADY_wire <= orig(M_AXI_BREADY)
M_AXI_ARREADY_wire >= orig(M_AXI_ARID)
M_AXI_ARREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_ARREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_ARREADY_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RRESP_wire % M_AXI_RREADY_wire == 0
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP_wire >= orig(M_AXI_ARID)
M_AXI_RRESP_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RRESP_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST_wire <= M_AXI_RVALID_wire
M_AXI_RLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire <= M_AXI_RREADY_wire
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST_wire <= orig(M_AXI_BREADY)
M_AXI_RLAST_wire >= orig(M_AXI_ARID)
M_AXI_RLAST_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RLAST_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire <= M_AXI_RREADY_wire
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID_wire <= orig(M_AXI_BREADY)
M_AXI_RVALID_wire >= orig(M_AXI_ARID)
M_AXI_RVALID_wire <= orig(M_AXI_ARLEN_wire)
M_AXI_RVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RREADY_wire != orig(S_AXI_CTRL_AWADDR)
orig(S_AXI_CTRL_AWADDR) % M_AXI_RREADY_wire == 0
orig(S_AXI_CTRL_WDATA) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY_wire >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWADDR) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWLEN) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWSIZE) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWBURST)
orig(M_AXI_AWBURST) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWCACHE) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWVALID)
orig(M_AXI_AWVALID) % M_AXI_RREADY_wire == 0
orig(M_AXI_WDATA) % M_AXI_RREADY_wire == 0
orig(M_AXI_WSTRB) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_WLAST)
orig(M_AXI_WLAST) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARID)
orig(M_AXI_ARADDR) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARLEN) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARSIZE) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARBURST)
orig(M_AXI_ARBURST) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARCACHE) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARVALID)
orig(M_AXI_ARVALID) % M_AXI_RREADY_wire == 0
orig(M_AXI_RDATA) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RREADY)
orig(M_AXI_RREADY) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWADDR_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWVALID_wire)
orig(M_AXI_AWVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWREADY_wire)
orig(M_AXI_AWREADY_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_WDATA_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_WLAST_wire)
orig(M_AXI_WLAST_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(M_AXI_BRESP_wire)
orig(M_AXI_ARADDR_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(M_AXI_ARLEN_wire)
M_AXI_RREADY_wire >= orig(M_AXI_ARVALID_wire)
orig(M_AXI_ARVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARREADY_wire)
orig(M_AXI_ARREADY_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_RRESP_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RLAST_wire)
orig(M_AXI_RLAST_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RVALID_wire)
orig(M_AXI_RVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RREADY_wire)
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWLEN_INT
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWREADY_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WLAST_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_BVALID_wire
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_B_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_EN
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AW_ADDR_VALID >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_reg05_w_anomaly)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= shadow_B_STATE
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_reg05_w_anomaly)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_M_AXI_WLAST_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_M_AXI_BVALID_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_B_STATE)
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WLAST_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_B_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_W_B_TO_SERVE
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_AWVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_WLAST_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_WVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_BVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_B_STATE)
shadow_M_AXI_AWQOS_INT >= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWQOS_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_reg05_w_anomaly)
shadow_M_AXI_AWQOS_INT <= orig(shadow_reg02_r_anomaly)
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWPROT_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_reg05_w_anomaly)
shadow_M_AXI_AWPROT_INT <= orig(shadow_reg02_r_anomaly)
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_AW_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_B_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_W_B_TO_SERVE
shadow_M_AXI_AWCACHE_INT >= shadow_W_CH_EN
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWCACHE_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_B_STATE)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_CH_EN)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWSIZE_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWSIZE_INT >= shadow_AW_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_B_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_W_B_TO_SERVE
shadow_M_AXI_AWSIZE_INT >= shadow_W_CH_EN
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWSIZE_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_B_STATE)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_CH_EN)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWLEN_INT <= shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWLEN_INT <= shadow_reg05_w_anomaly
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_B_STATE
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWADDR_INT >= shadow_reg_data_out
shadow_M_AXI_AWADDR_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_B_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_reg_data_out <= shadow_reg02_r_anomaly
shadow_reg_data_out <= orig(shadow_M_AXI_AWADDR_INT)
shadow_reg_data_out <= orig(shadow_reg02_r_anomaly)
shadow_reg05_w_anomaly >= shadow_M_AXI_AWREADY_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_WLAST_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_WVALID_wire
shadow_reg05_w_anomaly >= shadow_M_AXI_BVALID_wire
shadow_reg05_w_anomaly >= shadow_AW_STATE
shadow_reg05_w_anomaly >= shadow_B_STATE
shadow_reg05_w_anomaly >= shadow_AW_CH_EN
shadow_reg05_w_anomaly >= shadow_AW_CH_DIS
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_B_STATE
shadow_M_AXI_AWVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWVALID_wire <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_AW_STATE
shadow_M_AXI_AWREADY_wire >= shadow_B_STATE
shadow_M_AXI_AWREADY_wire <= shadow_W_CH_EN
shadow_M_AXI_AWREADY_wire <= shadow_AW_CH_EN
shadow_M_AXI_AWREADY_wire >= shadow_AW_CH_DIS
shadow_M_AXI_AWREADY_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWREADY_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWREADY_wire <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_M_AXI_WLAST_wire <= shadow_M_AXI_WVALID_wire
shadow_M_AXI_WLAST_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire <= shadow_AW_STATE
shadow_M_AXI_WLAST_wire >= shadow_B_STATE
shadow_M_AXI_WLAST_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_WLAST_wire <= shadow_W_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WLAST_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_reg05_w_anomaly)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_WLAST_wire <= orig(shadow_W_B_TO_SERVE)
shadow_M_AXI_WLAST_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_CH_EN)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_CH_DIS)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_M_AXI_WVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID_wire <= shadow_AW_STATE
shadow_M_AXI_WVALID_wire >= shadow_B_STATE
shadow_M_AXI_WVALID_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_WVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_reg05_w_anomaly)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_WVALID_wire <= orig(shadow_W_B_TO_SERVE)
shadow_M_AXI_WVALID_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_CH_EN)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_M_AXI_BVALID_wire <= shadow_AW_STATE
shadow_M_AXI_BVALID_wire <= shadow_B_STATE
shadow_M_AXI_BVALID_wire <= shadow_W_B_TO_SERVE
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_BVALID_wire <= shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_reg05_w_anomaly)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_BVALID_wire <= orig(shadow_W_B_TO_SERVE)
shadow_M_AXI_BVALID_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_CH_EN)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_CH_DIS)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_AW_STATE >= shadow_B_STATE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE <= shadow_AW_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_AW_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_STATE <= orig(shadow_AW_ADDR_VALID)
shadow_AW_STATE <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_B_STATE <= shadow_W_B_TO_SERVE
shadow_B_STATE <= shadow_W_CH_EN
shadow_B_STATE <= shadow_AW_CH_EN
shadow_B_STATE <= shadow_AW_CH_DIS
shadow_B_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_B_STATE <= orig(shadow_AW_ADDR_VALID)
shadow_B_STATE <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_B_STATE <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWLEN_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWADDR_INT)
shadow_B_STATE <= orig(shadow_reg05_w_anomaly)
shadow_B_STATE <= orig(shadow_M_AXI_AWVALID_wire)
shadow_B_STATE <= orig(shadow_M_AXI_AWREADY_wire)
shadow_B_STATE <= orig(shadow_M_AXI_WVALID_wire)
shadow_B_STATE <= orig(shadow_AW_STATE)
shadow_B_STATE <= orig(shadow_W_B_TO_SERVE)
shadow_B_STATE <= orig(shadow_W_CH_EN)
shadow_B_STATE <= orig(shadow_AW_CH_EN)
shadow_B_STATE <= orig(shadow_AW_CH_DIS)
shadow_B_STATE <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_W_B_TO_SERVE <= shadow_W_CH_EN
shadow_W_B_TO_SERVE <= orig(shadow_AW_ADDR_VALID)
shadow_W_B_TO_SERVE >= orig(shadow_M_AXI_AWVALID_wire)
shadow_W_B_TO_SERVE >= orig(shadow_M_AXI_WLAST_wire)
shadow_W_B_TO_SERVE >= orig(shadow_M_AXI_WVALID_wire)
shadow_W_B_TO_SERVE >= orig(shadow_M_AXI_BVALID_wire)
shadow_W_B_TO_SERVE >= orig(shadow_B_STATE)
shadow_W_B_TO_SERVE <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_W_CH_EN >= shadow_AW_CH_EN
shadow_W_CH_EN >= shadow_AW_CH_DIS
shadow_W_CH_EN <= orig(shadow_AW_ADDR_VALID)
shadow_W_CH_EN >= orig(shadow_M_AXI_AWVALID_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_AWREADY_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_WLAST_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_WVALID_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_BVALID_wire)
shadow_W_CH_EN >= orig(shadow_AW_STATE)
shadow_W_CH_EN >= orig(shadow_B_STATE)
shadow_W_CH_EN >= orig(shadow_AW_CH_EN)
shadow_W_CH_EN >= orig(shadow_AW_CH_DIS)
shadow_W_CH_EN <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_AW_CH_EN >= shadow_AW_CH_DIS
shadow_AW_CH_EN <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_CH_EN <= orig(shadow_AW_ADDR_VALID)
shadow_AW_CH_EN <= orig(shadow_AW_ADDR_VALID_FLAG)
shadow_AW_CH_DIS <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_CH_DIS <= orig(shadow_AW_ADDR_VALID)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_CH_DIS <= orig(shadow_reg05_w_anomaly)
shadow_AW_CH_DIS <= orig(shadow_W_CH_EN)
shadow_AW_CH_DIS <= orig(shadow_AW_CH_EN)
shadow_AW_CH_DIS <= orig(shadow_AW_ADDR_VALID_FLAG)
===========================================================================
..tick():::EXIT;condition="0==orig(shadow_AW_ADDR_VALID) && 0!=shadow_AW_ADDR_VALID"
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR == M_AXI_AWADDR
S_AXI_CTRL_AWADDR == M_AXI_AWLEN
S_AXI_CTRL_AWADDR == M_AXI_AWSIZE
S_AXI_CTRL_AWADDR == M_AXI_AWBURST
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE
S_AXI_CTRL_AWADDR == M_AXI_AWVALID
S_AXI_CTRL_AWADDR == M_AXI_WDATA
S_AXI_CTRL_AWADDR == M_AXI_WSTRB
S_AXI_CTRL_AWADDR == M_AXI_WLAST
S_AXI_CTRL_AWADDR == M_AXI_WVALID
S_AXI_CTRL_AWADDR == M_AXI_BVALID
S_AXI_CTRL_AWADDR == M_AXI_ARID
S_AXI_CTRL_AWADDR == M_AXI_ARADDR
S_AXI_CTRL_AWADDR == M_AXI_ARLEN
S_AXI_CTRL_AWADDR == M_AXI_ARSIZE
S_AXI_CTRL_AWADDR == M_AXI_ARBURST
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE
S_AXI_CTRL_AWADDR == M_AXI_ARVALID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RLAST
S_AXI_CTRL_AWADDR == M_AXI_RVALID
S_AXI_CTRL_AWADDR == M_AXI_AWADDR_wire
S_AXI_CTRL_AWADDR == M_AXI_AWVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_WDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR == M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR == M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR == M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_RRESP_wire
S_AXI_CTRL_AWADDR == M_AXI_RLAST_wire
S_AXI_CTRL_AWADDR == M_AXI_RVALID_wire
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWADDR)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWLEN)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWSIZE)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWBURST)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWCACHE)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_WDATA)
S_AXI_CTRL_AWADDR == orig(M_AXI_WSTRB)
S_AXI_CTRL_AWADDR == orig(M_AXI_WLAST)
S_AXI_CTRL_AWADDR == orig(M_AXI_WVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_BVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARID)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARADDR)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARLEN)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARSIZE)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARBURST)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARCACHE)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA)
S_AXI_CTRL_AWADDR == orig(M_AXI_RLAST)
S_AXI_CTRL_AWADDR == orig(M_AXI_RVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WDATA_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WVALID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RRESP_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RLAST_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID == M_AXI_BREADY
S_AXI_CTRL_BVALID == M_AXI_RREADY
S_AXI_CTRL_BVALID == M_AXI_AWREADY_wire
S_AXI_CTRL_BVALID == M_AXI_ARREADY_wire
S_AXI_CTRL_BVALID == M_AXI_RREADY_wire
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID == orig(M_AXI_BREADY)
S_AXI_CTRL_BVALID == orig(M_AXI_RREADY)
S_AXI_CTRL_BVALID == orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RREADY_wire)
M_AXI_ARLEN_wire == orig(M_AXI_ARLEN_wire)
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWQOS_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWPROT_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWCACHE_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWSIZE_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWLEN_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWADDR_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_reg_data_out
shadow_AW_ILL_TRANS_SRV_PTR == shadow_reg05_w_anomaly
shadow_AW_ILL_TRANS_SRV_PTR == shadow_reg02_r_anomaly
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWVALID_wire
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWREADY_wire
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_WLAST_wire
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_WVALID_wire
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_BVALID_wire
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_STATE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_B_STATE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_W_B_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_W_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_CH_DIS
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWQOS_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWPROT_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWCACHE_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWSIZE_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_reg_data_out)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_reg05_w_anomaly)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_reg02_r_anomaly)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWREADY_wire)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_WLAST_wire)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_WVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_BVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_STATE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_B_STATE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_W_B_TO_SERVE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_W_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_CH_DIS)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ADDR_VALID_FLAG)
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_WDATA == 4294967295L
S_AXI_CTRL_WSTRB == 15
S_AXI_CTRL_BVALID == 1
M_AXI_ARLEN_wire == 8
shadow_AW_ADDR_VALID == 65535
shadow_AW_ILL_TRANS_SRV_PTR == 0
shadow_AW_ADDR_VALID_FLAG == 1
===========================================================================
..tick():::EXIT;condition="not(0==orig(shadow_AW_ADDR_VALID) && 0!=shadow_AW_ADDR_VALID)"
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWADDR)
shadow_AW_ADDR_VALID <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_ADDR_VALID_FLAG)
orig(S_AXI_CTRL_AWADDR) >= orig(S_AXI_CTRL_AWREADY)
Exiting Daikon.
