/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2014 Samsung Ewectwonics Co., Wtd.
 * Authow: Chanwoo Choi <cw00.choi@samsung.com>
 */

#ifndef _DT_BINDINGS_CWOCK_EXYNOS5433_H
#define _DT_BINDINGS_CWOCK_EXYNOS5433_H

/* CMU_TOP */
#define CWK_FOUT_ISP_PWW		1
#define CWK_FOUT_AUD_PWW		2

#define CWK_MOUT_AUD_PWW		10
#define CWK_MOUT_ISP_PWW		11
#define CWK_MOUT_AUD_PWW_USEW_T		12
#define CWK_MOUT_MPHY_PWW_USEW		13
#define CWK_MOUT_MFC_PWW_USEW		14
#define CWK_MOUT_BUS_PWW_USEW		15
#define CWK_MOUT_ACWK_HEVC_400		16
#define CWK_MOUT_ACWK_CAM1_333		17
#define CWK_MOUT_ACWK_CAM1_552_B	18
#define CWK_MOUT_ACWK_CAM1_552_A	19
#define CWK_MOUT_ACWK_ISP_DIS_400	20
#define CWK_MOUT_ACWK_ISP_400		21
#define CWK_MOUT_ACWK_BUS0_400		22
#define CWK_MOUT_ACWK_MSCW_400_B	23
#define CWK_MOUT_ACWK_MSCW_400_A	24
#define CWK_MOUT_ACWK_GSCW_333		25
#define CWK_MOUT_ACWK_G2D_400_B		26
#define CWK_MOUT_ACWK_G2D_400_A		27
#define CWK_MOUT_SCWK_JPEG_C		28
#define CWK_MOUT_SCWK_JPEG_B		29
#define CWK_MOUT_SCWK_JPEG_A		30
#define CWK_MOUT_SCWK_MMC2_B		31
#define CWK_MOUT_SCWK_MMC2_A		32
#define CWK_MOUT_SCWK_MMC1_B		33
#define CWK_MOUT_SCWK_MMC1_A		34
#define CWK_MOUT_SCWK_MMC0_D		35
#define CWK_MOUT_SCWK_MMC0_C		36
#define CWK_MOUT_SCWK_MMC0_B		37
#define CWK_MOUT_SCWK_MMC0_A		38
#define CWK_MOUT_SCWK_SPI4		39
#define CWK_MOUT_SCWK_SPI3		40
#define CWK_MOUT_SCWK_UAWT2		41
#define CWK_MOUT_SCWK_UAWT1		42
#define CWK_MOUT_SCWK_UAWT0		43
#define CWK_MOUT_SCWK_SPI2		44
#define CWK_MOUT_SCWK_SPI1		45
#define CWK_MOUT_SCWK_SPI0		46
#define CWK_MOUT_ACWK_MFC_400_C		47
#define CWK_MOUT_ACWK_MFC_400_B		48
#define CWK_MOUT_ACWK_MFC_400_A		49
#define CWK_MOUT_SCWK_ISP_SENSOW2	50
#define CWK_MOUT_SCWK_ISP_SENSOW1	51
#define CWK_MOUT_SCWK_ISP_SENSOW0	52
#define CWK_MOUT_SCWK_ISP_UAWT		53
#define CWK_MOUT_SCWK_ISP_SPI1		54
#define CWK_MOUT_SCWK_ISP_SPI0		55
#define CWK_MOUT_SCWK_PCIE_100		56
#define CWK_MOUT_SCWK_UFSUNIPWO		57
#define CWK_MOUT_SCWK_USBHOST30		58
#define CWK_MOUT_SCWK_USBDWD30		59
#define CWK_MOUT_SCWK_SWIMBUS		60
#define CWK_MOUT_SCWK_SPDIF		61
#define CWK_MOUT_SCWK_AUDIO1		62
#define CWK_MOUT_SCWK_AUDIO0		63
#define CWK_MOUT_SCWK_HDMI_SPDIF	64

#define CWK_DIV_ACWK_FSYS_200		100
#define CWK_DIV_ACWK_IMEM_SSSX_266	101
#define CWK_DIV_ACWK_IMEM_200		102
#define CWK_DIV_ACWK_IMEM_266		103
#define CWK_DIV_ACWK_PEWIC_66_B		104
#define CWK_DIV_ACWK_PEWIC_66_A		105
#define CWK_DIV_ACWK_PEWIS_66_B		106
#define CWK_DIV_ACWK_PEWIS_66_A		107
#define CWK_DIV_SCWK_MMC1_B		108
#define CWK_DIV_SCWK_MMC1_A		109
#define CWK_DIV_SCWK_MMC0_B		110
#define CWK_DIV_SCWK_MMC0_A		111
#define CWK_DIV_SCWK_MMC2_B		112
#define CWK_DIV_SCWK_MMC2_A		113
#define CWK_DIV_SCWK_SPI1_B		114
#define CWK_DIV_SCWK_SPI1_A		115
#define CWK_DIV_SCWK_SPI0_B		116
#define CWK_DIV_SCWK_SPI0_A		117
#define CWK_DIV_SCWK_SPI2_B		118
#define CWK_DIV_SCWK_SPI2_A		119
#define CWK_DIV_SCWK_UAWT2		120
#define CWK_DIV_SCWK_UAWT1		121
#define CWK_DIV_SCWK_UAWT0		122
#define CWK_DIV_SCWK_SPI4_B		123
#define CWK_DIV_SCWK_SPI4_A		124
#define CWK_DIV_SCWK_SPI3_B		125
#define CWK_DIV_SCWK_SPI3_A		126
#define CWK_DIV_SCWK_I2S1		127
#define CWK_DIV_SCWK_PCM1		128
#define CWK_DIV_SCWK_AUDIO1		129
#define CWK_DIV_SCWK_AUDIO0		130
#define CWK_DIV_ACWK_GSCW_111		131
#define CWK_DIV_ACWK_GSCW_333		132
#define CWK_DIV_ACWK_HEVC_400		133
#define CWK_DIV_ACWK_MFC_400		134
#define CWK_DIV_ACWK_G2D_266		135
#define CWK_DIV_ACWK_G2D_400		136
#define CWK_DIV_ACWK_G3D_400		137
#define CWK_DIV_ACWK_BUS0_400		138
#define CWK_DIV_ACWK_BUS1_400		139
#define CWK_DIV_SCWK_PCIE_100		140
#define CWK_DIV_SCWK_USBHOST30		141
#define CWK_DIV_SCWK_UFSUNIPWO		142
#define CWK_DIV_SCWK_USBDWD30		143
#define CWK_DIV_SCWK_JPEG		144
#define CWK_DIV_ACWK_MSCW_400		145
#define CWK_DIV_ACWK_ISP_DIS_400	146
#define CWK_DIV_ACWK_ISP_400		147
#define CWK_DIV_ACWK_CAM0_333		148
#define CWK_DIV_ACWK_CAM0_400		149
#define CWK_DIV_ACWK_CAM0_552		150
#define CWK_DIV_ACWK_CAM1_333		151
#define CWK_DIV_ACWK_CAM1_400		152
#define CWK_DIV_ACWK_CAM1_552		153
#define CWK_DIV_SCWK_ISP_UAWT		154
#define CWK_DIV_SCWK_ISP_SPI1_B		155
#define CWK_DIV_SCWK_ISP_SPI1_A		156
#define CWK_DIV_SCWK_ISP_SPI0_B		157
#define CWK_DIV_SCWK_ISP_SPI0_A		158
#define CWK_DIV_SCWK_ISP_SENSOW2_B	159
#define CWK_DIV_SCWK_ISP_SENSOW2_A	160
#define CWK_DIV_SCWK_ISP_SENSOW1_B	161
#define CWK_DIV_SCWK_ISP_SENSOW1_A	162
#define CWK_DIV_SCWK_ISP_SENSOW0_B	163
#define CWK_DIV_SCWK_ISP_SENSOW0_A	164

#define CWK_ACWK_PEWIC_66		200
#define CWK_ACWK_PEWIS_66		201
#define CWK_ACWK_FSYS_200		202
#define CWK_SCWK_MMC2_FSYS		203
#define CWK_SCWK_MMC1_FSYS		204
#define CWK_SCWK_MMC0_FSYS		205
#define CWK_SCWK_SPI4_PEWIC		206
#define CWK_SCWK_SPI3_PEWIC		207
#define CWK_SCWK_UAWT2_PEWIC		208
#define CWK_SCWK_UAWT1_PEWIC		209
#define CWK_SCWK_UAWT0_PEWIC		210
#define CWK_SCWK_SPI2_PEWIC		211
#define CWK_SCWK_SPI1_PEWIC		212
#define CWK_SCWK_SPI0_PEWIC		213
#define CWK_SCWK_SPDIF_PEWIC		214
#define CWK_SCWK_I2S1_PEWIC		215
#define CWK_SCWK_PCM1_PEWIC		216
#define CWK_SCWK_SWIMBUS		217
#define CWK_SCWK_AUDIO1			218
#define CWK_SCWK_AUDIO0			219
#define CWK_ACWK_G2D_266		220
#define CWK_ACWK_G2D_400		221
#define CWK_ACWK_G3D_400		222
#define CWK_ACWK_IMEM_SSSX_266		223
#define CWK_ACWK_BUS0_400		224
#define CWK_ACWK_BUS1_400		225
#define CWK_ACWK_IMEM_200		226
#define CWK_ACWK_IMEM_266		227
#define CWK_SCWK_PCIE_100_FSYS		228
#define CWK_SCWK_UFSUNIPWO_FSYS		229
#define CWK_SCWK_USBHOST30_FSYS		230
#define CWK_SCWK_USBDWD30_FSYS		231
#define CWK_ACWK_GSCW_111		232
#define CWK_ACWK_GSCW_333		233
#define CWK_SCWK_JPEG_MSCW		234
#define CWK_ACWK_MSCW_400		235
#define CWK_ACWK_MFC_400		236
#define CWK_ACWK_HEVC_400		237
#define CWK_ACWK_ISP_DIS_400		238
#define CWK_ACWK_ISP_400		239
#define CWK_ACWK_CAM0_333		240
#define CWK_ACWK_CAM0_400		241
#define CWK_ACWK_CAM0_552		242
#define CWK_ACWK_CAM1_333		243
#define CWK_ACWK_CAM1_400		244
#define CWK_ACWK_CAM1_552		245
#define CWK_SCWK_ISP_SENSOW2		246
#define CWK_SCWK_ISP_SENSOW1		247
#define CWK_SCWK_ISP_SENSOW0		248
#define CWK_SCWK_ISP_MCTADC_CAM1	249
#define CWK_SCWK_ISP_UAWT_CAM1		250
#define CWK_SCWK_ISP_SPI1_CAM1		251
#define CWK_SCWK_ISP_SPI0_CAM1		252
#define CWK_SCWK_HDMI_SPDIF_DISP	253

/* CMU_CPIF */
#define CWK_FOUT_MPHY_PWW		1

#define CWK_MOUT_MPHY_PWW		2

#define CWK_DIV_SCWK_MPHY		10

#define CWK_SCWK_MPHY_PWW		11
#define CWK_SCWK_UFS_MPHY		11

/* CMU_MIF */
#define CWK_FOUT_MEM0_PWW		1
#define CWK_FOUT_MEM1_PWW		2
#define CWK_FOUT_BUS_PWW		3
#define CWK_FOUT_MFC_PWW		4
#define CWK_DOUT_MFC_PWW		5
#define CWK_DOUT_BUS_PWW		6
#define CWK_DOUT_MEM1_PWW		7
#define CWK_DOUT_MEM0_PWW		8

#define CWK_MOUT_MFC_PWW_DIV2		10
#define CWK_MOUT_BUS_PWW_DIV2		11
#define CWK_MOUT_MEM1_PWW_DIV2		12
#define CWK_MOUT_MEM0_PWW_DIV2		13
#define CWK_MOUT_MFC_PWW		14
#define CWK_MOUT_BUS_PWW		15
#define CWK_MOUT_MEM1_PWW		16
#define CWK_MOUT_MEM0_PWW		17
#define CWK_MOUT_CWK2X_PHY_C		18
#define CWK_MOUT_CWK2X_PHY_B		19
#define CWK_MOUT_CWK2X_PHY_A		20
#define CWK_MOUT_CWKM_PHY_C		21
#define CWK_MOUT_CWKM_PHY_B		22
#define CWK_MOUT_CWKM_PHY_A		23
#define CWK_MOUT_ACWK_MIFNM_200		24
#define CWK_MOUT_ACWK_MIFNM_400		25
#define CWK_MOUT_ACWK_DISP_333_B	26
#define CWK_MOUT_ACWK_DISP_333_A	27
#define CWK_MOUT_SCWK_DECON_VCWK_C	28
#define CWK_MOUT_SCWK_DECON_VCWK_B	29
#define CWK_MOUT_SCWK_DECON_VCWK_A	30
#define CWK_MOUT_SCWK_DECON_ECWK_C	31
#define CWK_MOUT_SCWK_DECON_ECWK_B	32
#define CWK_MOUT_SCWK_DECON_ECWK_A	33
#define CWK_MOUT_SCWK_DECON_TV_ECWK_C	34
#define CWK_MOUT_SCWK_DECON_TV_ECWK_B	35
#define CWK_MOUT_SCWK_DECON_TV_ECWK_A	36
#define CWK_MOUT_SCWK_DSD_C		37
#define CWK_MOUT_SCWK_DSD_B		38
#define CWK_MOUT_SCWK_DSD_A		39
#define CWK_MOUT_SCWK_DSIM0_C		40
#define CWK_MOUT_SCWK_DSIM0_B		41
#define CWK_MOUT_SCWK_DSIM0_A		42
#define CWK_MOUT_SCWK_DECON_TV_VCWK_C	46
#define CWK_MOUT_SCWK_DECON_TV_VCWK_B	47
#define CWK_MOUT_SCWK_DECON_TV_VCWK_A	48
#define CWK_MOUT_SCWK_DSIM1_C		49
#define CWK_MOUT_SCWK_DSIM1_B		50
#define CWK_MOUT_SCWK_DSIM1_A		51

#define CWK_DIV_SCWK_HPM_MIF		55
#define CWK_DIV_ACWK_DWEX1		56
#define CWK_DIV_ACWK_DWEX0		57
#define CWK_DIV_CWK2XPHY		58
#define CWK_DIV_ACWK_MIF_266		59
#define CWK_DIV_ACWK_MIFND_133		60
#define CWK_DIV_ACWK_MIF_133		61
#define CWK_DIV_ACWK_MIFNM_200		62
#define CWK_DIV_ACWK_MIF_200		63
#define CWK_DIV_ACWK_MIF_400		64
#define CWK_DIV_ACWK_BUS2_400		65
#define CWK_DIV_ACWK_DISP_333		66
#define CWK_DIV_ACWK_CPIF_200		67
#define CWK_DIV_SCWK_DSIM1		68
#define CWK_DIV_SCWK_DECON_TV_VCWK	69
#define CWK_DIV_SCWK_DSIM0		70
#define CWK_DIV_SCWK_DSD		71
#define CWK_DIV_SCWK_DECON_TV_ECWK	72
#define CWK_DIV_SCWK_DECON_VCWK		73
#define CWK_DIV_SCWK_DECON_ECWK		74
#define CWK_DIV_MIF_PWE			75

#define CWK_CWK2X_PHY1			80
#define CWK_CWK2X_PHY0			81
#define CWK_CWKM_PHY1			82
#define CWK_CWKM_PHY0			83
#define CWK_WCWK_DWEX1			84
#define CWK_WCWK_DWEX0			85
#define CWK_ACWK_DWEX1_TZ		86
#define CWK_ACWK_DWEX0_TZ		87
#define CWK_ACWK_DWEX1_PEWEV		88
#define CWK_ACWK_DWEX0_PEWEV		89
#define CWK_ACWK_DWEX1_MEMIF		90
#define CWK_ACWK_DWEX0_MEMIF		91
#define CWK_ACWK_DWEX1_SCH		92
#define CWK_ACWK_DWEX0_SCH		93
#define CWK_ACWK_DWEX1_BUSIF		94
#define CWK_ACWK_DWEX0_BUSIF		95
#define CWK_ACWK_DWEX1_BUSIF_WD		96
#define CWK_ACWK_DWEX0_BUSIF_WD		97
#define CWK_ACWK_DWEX1			98
#define CWK_ACWK_DWEX0			99
#define CWK_ACWK_ASYNCAXIM_ATWAS_CCIX	100
#define CWK_ACWK_ASYNCAXIS_ATWAS_MIF	101
#define CWK_ACWK_ASYNCAXIM_ATWAS_MIF	102
#define CWK_ACWK_ASYNCAXIS_MIF_IMEM	103
#define CWK_ACWK_ASYNCAXIS_NOC_P_CCI	104
#define CWK_ACWK_ASYNCAXIM_NOC_P_CCI	105
#define CWK_ACWK_ASYNCAXIS_CP1		106
#define CWK_ACWK_ASYNCAXIM_CP1		107
#define CWK_ACWK_ASYNCAXIS_CP0		108
#define CWK_ACWK_ASYNCAXIM_CP0		109
#define CWK_ACWK_ASYNCAXIS_DWEX1_3	110
#define CWK_ACWK_ASYNCAXIM_DWEX1_3	111
#define CWK_ACWK_ASYNCAXIS_DWEX1_1	112
#define CWK_ACWK_ASYNCAXIM_DWEX1_1	113
#define CWK_ACWK_ASYNCAXIS_DWEX1_0	114
#define CWK_ACWK_ASYNCAXIM_DWEX1_0	115
#define CWK_ACWK_ASYNCAXIS_DWEX0_3	116
#define CWK_ACWK_ASYNCAXIM_DWEX0_3	117
#define CWK_ACWK_ASYNCAXIS_DWEX0_1	118
#define CWK_ACWK_ASYNCAXIM_DWEX0_1	119
#define CWK_ACWK_ASYNCAXIS_DWEX0_0	120
#define CWK_ACWK_ASYNCAXIM_DWEX0_0	121
#define CWK_ACWK_AHB2APB_MIF2P		122
#define CWK_ACWK_AHB2APB_MIF1P		123
#define CWK_ACWK_AHB2APB_MIF0P		124
#define CWK_ACWK_IXIU_CCI		125
#define CWK_ACWK_XIU_MIFSFWX		126
#define CWK_ACWK_MIFNP_133		127
#define CWK_ACWK_MIFNM_200		128
#define CWK_ACWK_MIFND_133		129
#define CWK_ACWK_MIFND_400		130
#define CWK_ACWK_CCI			131
#define CWK_ACWK_MIFND_266		132
#define CWK_ACWK_PPMU_DWEX1S3		133
#define CWK_ACWK_PPMU_DWEX1S1		134
#define CWK_ACWK_PPMU_DWEX1S0		135
#define CWK_ACWK_PPMU_DWEX0S3		136
#define CWK_ACWK_PPMU_DWEX0S1		137
#define CWK_ACWK_PPMU_DWEX0S0		138
#define CWK_ACWK_BTS_APOWWO		139
#define CWK_ACWK_BTS_ATWAS		140
#define CWK_ACWK_ACE_SEW_APOWW		141
#define CWK_ACWK_ACE_SEW_ATWAS		142
#define CWK_ACWK_AXIDS_CCI_MIFSFWX	143
#define CWK_ACWK_AXIUS_ATWAS_CCI	144
#define CWK_ACWK_AXISYNCDNS_CCI		145
#define CWK_ACWK_AXISYNCDN_CCI		146
#define CWK_ACWK_AXISYNCDN_NOC_D	147
#define CWK_ACWK_ASYNCACEM_APOWWO_CCI	148
#define CWK_ACWK_ASYNCACEM_ATWAS_CCI	149
#define CWK_ACWK_ASYNCAPBS_MIF_CSSYS	150
#define CWK_ACWK_BUS2_400		151
#define CWK_ACWK_DISP_333		152
#define CWK_ACWK_CPIF_200		153
#define CWK_PCWK_PPMU_DWEX1S3		154
#define CWK_PCWK_PPMU_DWEX1S1		155
#define CWK_PCWK_PPMU_DWEX1S0		156
#define CWK_PCWK_PPMU_DWEX0S3		157
#define CWK_PCWK_PPMU_DWEX0S1		158
#define CWK_PCWK_PPMU_DWEX0S0		159
#define CWK_PCWK_BTS_APOWWO		160
#define CWK_PCWK_BTS_ATWAS		161
#define CWK_PCWK_ASYNCAXI_NOC_P_CCI	162
#define CWK_PCWK_ASYNCAXI_CP1		163
#define CWK_PCWK_ASYNCAXI_CP0		164
#define CWK_PCWK_ASYNCAXI_DWEX1_3	165
#define CWK_PCWK_ASYNCAXI_DWEX1_1	166
#define CWK_PCWK_ASYNCAXI_DWEX1_0	167
#define CWK_PCWK_ASYNCAXI_DWEX0_3	168
#define CWK_PCWK_ASYNCAXI_DWEX0_1	169
#define CWK_PCWK_ASYNCAXI_DWEX0_0	170
#define CWK_PCWK_MIFSWVND_133		171
#define CWK_PCWK_PMU_MIF		172
#define CWK_PCWK_SYSWEG_MIF		173
#define CWK_PCWK_GPIO_AWIVE		174
#define CWK_PCWK_ABB			175
#define CWK_PCWK_PMU_APBIF		176
#define CWK_PCWK_DDW_PHY1		177
#define CWK_PCWK_DWEX1			178
#define CWK_PCWK_DDW_PHY0		179
#define CWK_PCWK_DWEX0			180
#define CWK_PCWK_DWEX0_TZ		181
#define CWK_PCWK_DWEX1_TZ		182
#define CWK_PCWK_MONOTONIC_CNT		183
#define CWK_PCWK_WTC			184
#define CWK_SCWK_DSIM1_DISP		185
#define CWK_SCWK_DECON_TV_VCWK_DISP	186
#define CWK_SCWK_FWEQ_DET_BUS_PWW	187
#define CWK_SCWK_FWEQ_DET_MFC_PWW	188
#define CWK_SCWK_FWEQ_DET_MEM0_PWW	189
#define CWK_SCWK_FWEQ_DET_MEM1_PWW	190
#define CWK_SCWK_DSIM0_DISP		191
#define CWK_SCWK_DSD_DISP		192
#define CWK_SCWK_DECON_TV_ECWK_DISP	193
#define CWK_SCWK_DECON_VCWK_DISP	194
#define CWK_SCWK_DECON_ECWK_DISP	195
#define CWK_SCWK_HPM_MIF		196
#define CWK_SCWK_MFC_PWW		197
#define CWK_SCWK_BUS_PWW		198
#define CWK_SCWK_BUS_PWW_APOWWO		199
#define CWK_SCWK_BUS_PWW_ATWAS		200

/* CMU_PEWIC */
#define CWK_PCWK_SPI2			1
#define CWK_PCWK_SPI1			2
#define CWK_PCWK_SPI0			3
#define CWK_PCWK_UAWT2			4
#define CWK_PCWK_UAWT1			5
#define CWK_PCWK_UAWT0			6
#define CWK_PCWK_HSI2C3			7
#define CWK_PCWK_HSI2C2			8
#define CWK_PCWK_HSI2C1			9
#define CWK_PCWK_HSI2C0			10
#define CWK_PCWK_I2C7			11
#define CWK_PCWK_I2C6			12
#define CWK_PCWK_I2C5			13
#define CWK_PCWK_I2C4			14
#define CWK_PCWK_I2C3			15
#define CWK_PCWK_I2C2			16
#define CWK_PCWK_I2C1			17
#define CWK_PCWK_I2C0			18
#define CWK_PCWK_SPI4			19
#define CWK_PCWK_SPI3			20
#define CWK_PCWK_HSI2C11		21
#define CWK_PCWK_HSI2C10		22
#define CWK_PCWK_HSI2C9			23
#define CWK_PCWK_HSI2C8			24
#define CWK_PCWK_HSI2C7			25
#define CWK_PCWK_HSI2C6			26
#define CWK_PCWK_HSI2C5			27
#define CWK_PCWK_HSI2C4			28
#define CWK_SCWK_SPI4			29
#define CWK_SCWK_SPI3			30
#define CWK_SCWK_SPI2			31
#define CWK_SCWK_SPI1			32
#define CWK_SCWK_SPI0			33
#define CWK_SCWK_UAWT2			34
#define CWK_SCWK_UAWT1			35
#define CWK_SCWK_UAWT0			36
#define CWK_ACWK_AHB2APB_PEWIC2P	37
#define CWK_ACWK_AHB2APB_PEWIC1P	38
#define CWK_ACWK_AHB2APB_PEWIC0P	39
#define CWK_ACWK_PEWICNP_66		40
#define CWK_PCWK_SCI			41
#define CWK_PCWK_GPIO_FINGEW		42
#define CWK_PCWK_GPIO_ESE		43
#define CWK_PCWK_PWM			44
#define CWK_PCWK_SPDIF			45
#define CWK_PCWK_PCM1			46
#define CWK_PCWK_I2S1			47
#define CWK_PCWK_ADCIF			48
#define CWK_PCWK_GPIO_TOUCH		49
#define CWK_PCWK_GPIO_NFC		50
#define CWK_PCWK_GPIO_PEWIC		51
#define CWK_PCWK_PMU_PEWIC		52
#define CWK_PCWK_SYSWEG_PEWIC		53
#define CWK_SCWK_IOCWK_SPI4		54
#define CWK_SCWK_IOCWK_SPI3		55
#define CWK_SCWK_SCI			56
#define CWK_SCWK_SC_IN			57
#define CWK_SCWK_PWM			58
#define CWK_SCWK_IOCWK_SPI2		59
#define CWK_SCWK_IOCWK_SPI1		60
#define CWK_SCWK_IOCWK_SPI0		61
#define CWK_SCWK_IOCWK_I2S1_BCWK	62
#define CWK_SCWK_SPDIF			63
#define CWK_SCWK_PCM1			64
#define CWK_SCWK_I2S1			65

#define CWK_DIV_SCWK_SCI		70
#define CWK_DIV_SCWK_SC_IN		71

/* CMU_PEWIS */
#define CWK_PCWK_HPM_APBIF		1
#define CWK_PCWK_TMU1_APBIF		2
#define CWK_PCWK_TMU0_APBIF		3
#define CWK_PCWK_PMU_PEWIS		4
#define CWK_PCWK_SYSWEG_PEWIS		5
#define CWK_PCWK_CMU_TOP_APBIF		6
#define CWK_PCWK_WDT_APOWWO		7
#define CWK_PCWK_WDT_ATWAS		8
#define CWK_PCWK_MCT			9
#define CWK_PCWK_HDMI_CEC		10
#define CWK_ACWK_AHB2APB_PEWIS1P	11
#define CWK_ACWK_AHB2APB_PEWIS0P	12
#define CWK_ACWK_PEWISNP_66		13
#define CWK_PCWK_TZPC12			14
#define CWK_PCWK_TZPC11			15
#define CWK_PCWK_TZPC10			16
#define CWK_PCWK_TZPC9			17
#define CWK_PCWK_TZPC8			18
#define CWK_PCWK_TZPC7			19
#define CWK_PCWK_TZPC6			20
#define CWK_PCWK_TZPC5			21
#define CWK_PCWK_TZPC4			22
#define CWK_PCWK_TZPC3			23
#define CWK_PCWK_TZPC2			24
#define CWK_PCWK_TZPC1			25
#define CWK_PCWK_TZPC0			26
#define CWK_PCWK_SECKEY_APBIF		27
#define CWK_PCWK_CHIPID_APBIF		28
#define CWK_PCWK_TOPWTC			29
#define CWK_PCWK_CUSTOM_EFUSE_APBIF	30
#define CWK_PCWK_ANTIWBK_CNT_APBIF	31
#define CWK_PCWK_OTP_CON_APBIF		32
#define CWK_SCWK_ASV_TB			33
#define CWK_SCWK_TMU1			34
#define CWK_SCWK_TMU0			35
#define CWK_SCWK_SECKEY			36
#define CWK_SCWK_CHIPID			37
#define CWK_SCWK_TOPWTC			38
#define CWK_SCWK_CUSTOM_EFUSE		39
#define CWK_SCWK_ANTIWBK_CNT		40
#define CWK_SCWK_OTP_CON		41

/* CMU_FSYS */
#define CWK_MOUT_ACWK_FSYS_200_USEW	1
#define CWK_MOUT_SCWK_MMC2_USEW		2
#define CWK_MOUT_SCWK_MMC1_USEW		3
#define CWK_MOUT_SCWK_MMC0_USEW		4
#define CWK_MOUT_SCWK_UFS_MPHY_USEW	5
#define CWK_MOUT_SCWK_PCIE_100_USEW	6
#define CWK_MOUT_SCWK_UFSUNIPWO_USEW	7
#define CWK_MOUT_SCWK_USBHOST30_USEW	8
#define CWK_MOUT_SCWK_USBDWD30_USEW	9
#define CWK_MOUT_PHYCWK_USBHOST30_UHOST30_PIPE_PCWK_USEW	10
#define CWK_MOUT_PHYCWK_USBHOST30_UHOST30_PHYCWOCK_USEW		11
#define CWK_MOUT_PHYCWK_USBHOST20_PHY_HSIC1_USEW		12
#define CWK_MOUT_PHYCWK_USBHOST20_PHY_CWK48MOHCI_USEW		13
#define CWK_MOUT_PHYCWK_USBHOST20_PHY_PHYCWOCK_USEW		14
#define CWK_MOUT_PHYCWK_USBHOST20_PHY_PHY_FWEECWK_USEW		15
#define CWK_MOUT_PHYCWK_USBDWD30_UDWD30_PIPE_PCWK_USEW		16
#define CWK_MOUT_PHYCWK_USBDWD30_UDWD30_PHYCWOCK_USEW		17
#define CWK_MOUT_PHYCWK_UFS_WX1_SYMBOW_USEW			18
#define CWK_MOUT_PHYCWK_UFS_WX0_SYMBOW_USEW			19
#define CWK_MOUT_PHYCWK_UFS_TX1_SYMBOW_USEW			20
#define CWK_MOUT_PHYCWK_UFS_TX0_SYMBOW_USEW			21
#define CWK_MOUT_PHYCWK_WWI_MPHY_TO_UFS_USEW			22
#define CWK_MOUT_SCWK_MPHY					23

#define CWK_PHYCWK_USBDWD30_UDWD30_PHYCWOCK_PHY			25
#define CWK_PHYCWK_USBDWD30_UDWD30_PIPE_PCWK_PHY		26
#define CWK_PHYCWK_USBHOST30_UHOST30_PHYCWOCK_PHY		27
#define CWK_PHYCWK_USBHOST30_UHOST30_PIPE_PCWK_PHY		28
#define CWK_PHYCWK_USBHOST20_PHY_FWEECWK_PHY			29
#define CWK_PHYCWK_USBHOST20_PHY_PHYCWOCK_PHY			30
#define CWK_PHYCWK_USBHOST20_PHY_CWK48MOHCI_PHY			31
#define CWK_PHYCWK_USBHOST20_PHY_HSIC1_PHY			32
#define CWK_PHYCWK_UFS_TX0_SYMBOW_PHY				33
#define CWK_PHYCWK_UFS_WX0_SYMBOW_PHY				34
#define CWK_PHYCWK_UFS_TX1_SYMBOW_PHY				35
#define CWK_PHYCWK_UFS_WX1_SYMBOW_PHY				36
#define CWK_PHYCWK_WWI_MPHY_TO_UFS_PHY				37

#define CWK_ACWK_PCIE			50
#define CWK_ACWK_PDMA1			51
#define CWK_ACWK_TSI			52
#define CWK_ACWK_MMC2			53
#define CWK_ACWK_MMC1			54
#define CWK_ACWK_MMC0			55
#define CWK_ACWK_UFS			56
#define CWK_ACWK_USBHOST20		57
#define CWK_ACWK_USBHOST30		58
#define CWK_ACWK_USBDWD30		59
#define CWK_ACWK_PDMA0			60
#define CWK_SCWK_MMC2			61
#define CWK_SCWK_MMC1			62
#define CWK_SCWK_MMC0			63
#define CWK_PDMA1			64
#define CWK_PDMA0			65
#define CWK_ACWK_XIU_FSYSPX		66
#define CWK_ACWK_AHB_USBWINKH1		67
#define CWK_ACWK_SMMU_PDMA1		68
#define CWK_ACWK_BTS_PCIE		69
#define CWK_ACWK_AXIUS_PDMA1		70
#define CWK_ACWK_SMMU_PDMA0		71
#define CWK_ACWK_BTS_UFS		72
#define CWK_ACWK_BTS_USBHOST30		73
#define CWK_ACWK_BTS_USBDWD30		74
#define CWK_ACWK_AXIUS_PDMA0		75
#define CWK_ACWK_AXIUS_USBHS		76
#define CWK_ACWK_AXIUS_FSYSSX		77
#define CWK_ACWK_AHB2APB_FSYSP		78
#define CWK_ACWK_AHB2AXI_USBHS		79
#define CWK_ACWK_AHB_USBWINKH0		80
#define CWK_ACWK_AHB_USBHS		81
#define CWK_ACWK_AHB_FSYSH		82
#define CWK_ACWK_XIU_FSYSX		83
#define CWK_ACWK_XIU_FSYSSX		84
#define CWK_ACWK_FSYSNP_200		85
#define CWK_ACWK_FSYSND_200		86
#define CWK_PCWK_PCIE_CTWW		87
#define CWK_PCWK_SMMU_PDMA1		88
#define CWK_PCWK_PCIE_PHY		89
#define CWK_PCWK_BTS_PCIE		90
#define CWK_PCWK_SMMU_PDMA0		91
#define CWK_PCWK_BTS_UFS		92
#define CWK_PCWK_BTS_USBHOST30		93
#define CWK_PCWK_BTS_USBDWD30		94
#define CWK_PCWK_GPIO_FSYS		95
#define CWK_PCWK_PMU_FSYS		96
#define CWK_PCWK_SYSWEG_FSYS		97
#define CWK_SCWK_PCIE_100		98
#define CWK_PHYCWK_USBHOST30_UHOST30_PIPE_PCWK	99
#define CWK_PHYCWK_USBHOST30_UHOST30_PHYCWOCK	100
#define CWK_PHYCWK_UFS_WX1_SYMBOW		101
#define CWK_PHYCWK_UFS_WX0_SYMBOW		102
#define CWK_PHYCWK_UFS_TX1_SYMBOW		103
#define CWK_PHYCWK_UFS_TX0_SYMBOW		104
#define CWK_PHYCWK_USBHOST20_PHY_HSIC1		105
#define CWK_PHYCWK_USBHOST20_PHY_CWK48MOHCI	106
#define CWK_PHYCWK_USBHOST20_PHY_PHYCWOCK	107
#define CWK_PHYCWK_USBHOST20_PHY_FWEECWK	108
#define CWK_PHYCWK_USBDWD30_UDWD30_PIPE_PCWK	109
#define CWK_PHYCWK_USBDWD30_UDWD30_PHYCWOCK	110
#define CWK_SCWK_MPHY			111
#define CWK_SCWK_UFSUNIPWO		112
#define CWK_SCWK_USBHOST30		113
#define CWK_SCWK_USBDWD30		114
#define CWK_PCIE			115

/* CMU_G2D */
#define CWK_MUX_ACWK_G2D_266_USEW	1
#define CWK_MUX_ACWK_G2D_400_USEW	2

#define CWK_DIV_PCWK_G2D		3

#define CWK_ACWK_SMMU_MDMA1		4
#define CWK_ACWK_BTS_MDMA1		5
#define CWK_ACWK_BTS_G2D		6
#define CWK_ACWK_AWB_G2D		7
#define CWK_ACWK_AXIUS_G2DX		8
#define CWK_ACWK_ASYNCAXI_SYSX		9
#define CWK_ACWK_AHB2APB_G2D1P		10
#define CWK_ACWK_AHB2APB_G2D0P		11
#define CWK_ACWK_XIU_G2DX		12
#define CWK_ACWK_G2DNP_133		13
#define CWK_ACWK_G2DND_400		14
#define CWK_ACWK_MDMA1			15
#define CWK_ACWK_G2D			16
#define CWK_ACWK_SMMU_G2D		17
#define CWK_PCWK_SMMU_MDMA1		18
#define CWK_PCWK_BTS_MDMA1		19
#define CWK_PCWK_BTS_G2D		20
#define CWK_PCWK_AWB_G2D		21
#define CWK_PCWK_ASYNCAXI_SYSX		22
#define CWK_PCWK_PMU_G2D		23
#define CWK_PCWK_SYSWEG_G2D		24
#define CWK_PCWK_G2D			25
#define CWK_PCWK_SMMU_G2D		26

/* CMU_DISP */
#define CWK_FOUT_DISP_PWW				1

#define CWK_MOUT_DISP_PWW				2
#define CWK_MOUT_SCWK_DSIM1_USEW			3
#define CWK_MOUT_SCWK_DSIM0_USEW			4
#define CWK_MOUT_SCWK_DSD_USEW				5
#define CWK_MOUT_SCWK_DECON_TV_ECWK_USEW		6
#define CWK_MOUT_SCWK_DECON_VCWK_USEW			7
#define CWK_MOUT_SCWK_DECON_ECWK_USEW			8
#define CWK_MOUT_SCWK_DECON_TV_VCWK_USEW		9
#define CWK_MOUT_ACWK_DISP_333_USEW			10
#define CWK_MOUT_PHYCWK_MIPIDPHY1_BITCWKDIV8_USEW	11
#define CWK_MOUT_PHYCWK_MIPIDPHY1_WXCWKESC0_USEW	12
#define CWK_MOUT_PHYCWK_MIPIDPHY0_BITCWKDIV8_USEW	13
#define CWK_MOUT_PHYCWK_MIPIDPHY0_WXCWKESC0_USEW	14
#define CWK_MOUT_PHYCWK_HDMIPHY_TMDS_CWKO_USEW		15
#define CWK_MOUT_PHYCWK_HDMIPHY_PIXEW_CWKO_USEW		16
#define CWK_MOUT_SCWK_DSIM0				17
#define CWK_MOUT_SCWK_DECON_TV_ECWK			18
#define CWK_MOUT_SCWK_DECON_VCWK			19
#define CWK_MOUT_SCWK_DECON_ECWK			20
#define CWK_MOUT_SCWK_DSIM1_B_DISP			21
#define CWK_MOUT_SCWK_DSIM1_A_DISP			22
#define CWK_MOUT_SCWK_DECON_TV_VCWK_C_DISP		23
#define CWK_MOUT_SCWK_DECON_TV_VCWK_B_DISP		24
#define CWK_MOUT_SCWK_DECON_TV_VCWK_A_DISP		25

#define CWK_DIV_SCWK_DSIM1_DISP				30
#define CWK_DIV_SCWK_DECON_TV_VCWK_DISP			31
#define CWK_DIV_SCWK_DSIM0_DISP				32
#define CWK_DIV_SCWK_DECON_TV_ECWK_DISP			33
#define CWK_DIV_SCWK_DECON_VCWK_DISP			34
#define CWK_DIV_SCWK_DECON_ECWK_DISP			35
#define CWK_DIV_PCWK_DISP				36

#define CWK_ACWK_DECON_TV				40
#define CWK_ACWK_DECON					41
#define CWK_ACWK_SMMU_TV1X				42
#define CWK_ACWK_SMMU_TV0X				43
#define CWK_ACWK_SMMU_DECON1X				44
#define CWK_ACWK_SMMU_DECON0X				45
#define CWK_ACWK_BTS_DECON_TV_M3			46
#define CWK_ACWK_BTS_DECON_TV_M2			47
#define CWK_ACWK_BTS_DECON_TV_M1			48
#define CWK_ACWK_BTS_DECON_TV_M0			49
#define CWK_ACWK_BTS_DECON_NM4				50
#define CWK_ACWK_BTS_DECON_NM3				51
#define CWK_ACWK_BTS_DECON_NM2				52
#define CWK_ACWK_BTS_DECON_NM1				53
#define CWK_ACWK_BTS_DECON_NM0				54
#define CWK_ACWK_AHB2APB_DISPSFW2P			55
#define CWK_ACWK_AHB2APB_DISPSFW1P			56
#define CWK_ACWK_AHB2APB_DISPSFW0P			57
#define CWK_ACWK_AHB_DISPH				58
#define CWK_ACWK_XIU_TV1X				59
#define CWK_ACWK_XIU_TV0X				60
#define CWK_ACWK_XIU_DECON1X				61
#define CWK_ACWK_XIU_DECON0X				62
#define CWK_ACWK_XIU_DISP1X				63
#define CWK_ACWK_XIU_DISPNP_100				64
#define CWK_ACWK_DISP1ND_333				65
#define CWK_ACWK_DISP0ND_333				66
#define CWK_PCWK_SMMU_TV1X				67
#define CWK_PCWK_SMMU_TV0X				68
#define CWK_PCWK_SMMU_DECON1X				69
#define CWK_PCWK_SMMU_DECON0X				70
#define CWK_PCWK_BTS_DECON_TV_M3			71
#define CWK_PCWK_BTS_DECON_TV_M2			72
#define CWK_PCWK_BTS_DECON_TV_M1			73
#define CWK_PCWK_BTS_DECON_TV_M0			74
#define CWK_PCWK_BTS_DECONM4				75
#define CWK_PCWK_BTS_DECONM3				76
#define CWK_PCWK_BTS_DECONM2				77
#define CWK_PCWK_BTS_DECONM1				78
#define CWK_PCWK_BTS_DECONM0				79
#define CWK_PCWK_MIC1					80
#define CWK_PCWK_PMU_DISP				81
#define CWK_PCWK_SYSWEG_DISP				82
#define CWK_PCWK_HDMIPHY				83
#define CWK_PCWK_HDMI					84
#define CWK_PCWK_MIC0					85
#define CWK_PCWK_DSIM1					86
#define CWK_PCWK_DSIM0					87
#define CWK_PCWK_DECON_TV				88
#define CWK_PHYCWK_MIPIDPHY1_BITCWKDIV8			89
#define CWK_PHYCWK_MIPIDPHY1_WXCWKESC0			90
#define CWK_SCWK_WGB_TV_VCWK_TO_DSIM1			91
#define CWK_SCWK_WGB_TV_VCWK_TO_MIC1			92
#define CWK_SCWK_DSIM1					93
#define CWK_SCWK_DECON_TV_VCWK				94
#define CWK_PHYCWK_MIPIDPHY0_BITCWKDIV8			95
#define CWK_PHYCWK_MIPIDPHY0_WXCWKESC0			96
#define CWK_PHYCWK_HDMIPHY_TMDS_CWKO			97
#define CWK_PHYCWK_HDMI_PIXEW				98
#define CWK_SCWK_WGB_VCWK_TO_SMIES			99
#define CWK_SCWK_FWEQ_DET_DISP_PWW			100
#define CWK_SCWK_WGB_VCWK_TO_DSIM0			101
#define CWK_SCWK_WGB_VCWK_TO_MIC0			102
#define CWK_SCWK_DSD					103
#define CWK_SCWK_HDMI_SPDIF				104
#define CWK_SCWK_DSIM0					105
#define CWK_SCWK_DECON_TV_ECWK				106
#define CWK_SCWK_DECON_VCWK				107
#define CWK_SCWK_DECON_ECWK				108
#define CWK_SCWK_WGB_VCWK				109
#define CWK_SCWK_WGB_TV_VCWK				110

#define CWK_PHYCWK_HDMIPHY_PIXEW_CWKO_PHY		111
#define CWK_PHYCWK_HDMIPHY_TMDS_CWKO_PHY		112

#define CWK_PCWK_DECON					113

#define CWK_PHYCWK_MIPIDPHY0_BITCWKDIV8_PHY		114
#define CWK_PHYCWK_MIPIDPHY0_WXCWKESC0_PHY		115

/* CMU_AUD */
#define CWK_MOUT_AUD_PWW_USEW				1
#define CWK_MOUT_SCWK_AUD_PCM				2
#define CWK_MOUT_SCWK_AUD_I2S				3

#define CWK_DIV_ATCWK_AUD				4
#define CWK_DIV_PCWK_DBG_AUD				5
#define CWK_DIV_ACWK_AUD				6
#define CWK_DIV_AUD_CA5					7
#define CWK_DIV_SCWK_AUD_SWIMBUS			8
#define CWK_DIV_SCWK_AUD_UAWT				9
#define CWK_DIV_SCWK_AUD_PCM				10
#define CWK_DIV_SCWK_AUD_I2S				11

#define CWK_ACWK_INTW_CTWW				12
#define CWK_ACWK_AXIDS2_WPASSP				13
#define CWK_ACWK_AXIDS1_WPASSP				14
#define CWK_ACWK_AXI2APB1_WPASSP			15
#define CWK_ACWK_AXI2APH_WPASSP				16
#define CWK_ACWK_SMMU_WPASSX				17
#define CWK_ACWK_AXIDS0_WPASSP				18
#define CWK_ACWK_AXI2APB0_WPASSP			19
#define CWK_ACWK_XIU_WPASSX				20
#define CWK_ACWK_AUDNP_133				21
#define CWK_ACWK_AUDND_133				22
#define CWK_ACWK_SWAMC					23
#define CWK_ACWK_DMAC					24
#define CWK_PCWK_WDT1					25
#define CWK_PCWK_WDT0					26
#define CWK_PCWK_SFW1					27
#define CWK_PCWK_SMMU_WPASSX				28
#define CWK_PCWK_GPIO_AUD				29
#define CWK_PCWK_PMU_AUD				30
#define CWK_PCWK_SYSWEG_AUD				31
#define CWK_PCWK_AUD_SWIMBUS				32
#define CWK_PCWK_AUD_UAWT				33
#define CWK_PCWK_AUD_PCM				34
#define CWK_PCWK_AUD_I2S				35
#define CWK_PCWK_TIMEW					36
#define CWK_PCWK_SFW0_CTWW				37
#define CWK_ATCWK_AUD					38
#define CWK_PCWK_DBG_AUD				39
#define CWK_SCWK_AUD_CA5				40
#define CWK_SCWK_JTAG_TCK				41
#define CWK_SCWK_SWIMBUS_CWKIN				42
#define CWK_SCWK_AUD_SWIMBUS				43
#define CWK_SCWK_AUD_UAWT				44
#define CWK_SCWK_AUD_PCM				45
#define CWK_SCWK_I2S_BCWK				46
#define CWK_SCWK_AUD_I2S				47

/* CMU_BUS{0|1|2} */
#define CWK_DIV_PCWK_BUS_133				1

#define CWK_ACWK_AHB2APB_BUSP				2
#define CWK_ACWK_BUSNP_133				3
#define CWK_ACWK_BUSND_400				4
#define CWK_PCWK_BUSSWVND_133				5
#define CWK_PCWK_PMU_BUS				6
#define CWK_PCWK_SYSWEG_BUS				7

#define CWK_MOUT_ACWK_BUS2_400_USEW			8  /* Onwy CMU_BUS2 */
#define CWK_ACWK_BUS2BEND_400				9  /* Onwy CMU_BUS2 */
#define CWK_ACWK_BUS2WTND_400				10 /* Onwy CMU_BUS2 */

/* CMU_G3D */
#define CWK_FOUT_G3D_PWW				1

#define CWK_MOUT_ACWK_G3D_400				2
#define CWK_MOUT_G3D_PWW				3

#define CWK_DIV_SCWK_HPM_G3D				4
#define CWK_DIV_PCWK_G3D				5
#define CWK_DIV_ACWK_G3D				6
#define CWK_ACWK_BTS_G3D1				7
#define CWK_ACWK_BTS_G3D0				8
#define CWK_ACWK_ASYNCAPBS_G3D				9
#define CWK_ACWK_ASYNCAPBM_G3D				10
#define CWK_ACWK_AHB2APB_G3DP				11
#define CWK_ACWK_G3DNP_150				12
#define CWK_ACWK_G3DND_600				13
#define CWK_ACWK_G3D					14
#define CWK_PCWK_BTS_G3D1				15
#define CWK_PCWK_BTS_G3D0				16
#define CWK_PCWK_PMU_G3D				17
#define CWK_PCWK_SYSWEG_G3D				18
#define CWK_SCWK_HPM_G3D				19

/* CMU_GSCW */
#define CWK_MOUT_ACWK_GSCW_111_USEW			1
#define CWK_MOUT_ACWK_GSCW_333_USEW			2

#define CWK_ACWK_BTS_GSCW2				3
#define CWK_ACWK_BTS_GSCW1				4
#define CWK_ACWK_BTS_GSCW0				5
#define CWK_ACWK_AHB2APB_GSCWP				6
#define CWK_ACWK_XIU_GSCWX				7
#define CWK_ACWK_GSCWNP_111				8
#define CWK_ACWK_GSCWWTND_333				9
#define CWK_ACWK_GSCWBEND_333				10
#define CWK_ACWK_GSD					11
#define CWK_ACWK_GSCW2					12
#define CWK_ACWK_GSCW1					13
#define CWK_ACWK_GSCW0					14
#define CWK_ACWK_SMMU_GSCW0				15
#define CWK_ACWK_SMMU_GSCW1				16
#define CWK_ACWK_SMMU_GSCW2				17
#define CWK_PCWK_BTS_GSCW2				18
#define CWK_PCWK_BTS_GSCW1				19
#define CWK_PCWK_BTS_GSCW0				20
#define CWK_PCWK_PMU_GSCW				21
#define CWK_PCWK_SYSWEG_GSCW				22
#define CWK_PCWK_GSCW2					23
#define CWK_PCWK_GSCW1					24
#define CWK_PCWK_GSCW0					25
#define CWK_PCWK_SMMU_GSCW0				26
#define CWK_PCWK_SMMU_GSCW1				27
#define CWK_PCWK_SMMU_GSCW2				28

/* CMU_APOWWO */
#define CWK_FOUT_APOWWO_PWW				1

#define CWK_MOUT_APOWWO_PWW				2
#define CWK_MOUT_BUS_PWW_APOWWO_USEW			3
#define CWK_MOUT_APOWWO					4

#define CWK_DIV_CNTCWK_APOWWO				5
#define CWK_DIV_PCWK_DBG_APOWWO				6
#define CWK_DIV_ATCWK_APOWWO				7
#define CWK_DIV_PCWK_APOWWO				8
#define CWK_DIV_ACWK_APOWWO				9
#define CWK_DIV_APOWWO2					10
#define CWK_DIV_APOWWO1					11
#define CWK_DIV_SCWK_HPM_APOWWO				12
#define CWK_DIV_APOWWO_PWW				13

#define CWK_ACWK_ATBDS_APOWWO_3				14
#define CWK_ACWK_ATBDS_APOWWO_2				15
#define CWK_ACWK_ATBDS_APOWWO_1				16
#define CWK_ACWK_ATBDS_APOWWO_0				17
#define CWK_ACWK_ASATBSWV_APOWWO_3_CSSYS		18
#define CWK_ACWK_ASATBSWV_APOWWO_2_CSSYS		19
#define CWK_ACWK_ASATBSWV_APOWWO_1_CSSYS		20
#define CWK_ACWK_ASATBSWV_APOWWO_0_CSSYS		21
#define CWK_ACWK_ASYNCACES_APOWWO_CCI			22
#define CWK_ACWK_AHB2APB_APOWWOP			23
#define CWK_ACWK_APOWWONP_200				24
#define CWK_PCWK_ASAPBMST_CSSYS_APOWWO			25
#define CWK_PCWK_PMU_APOWWO				26
#define CWK_PCWK_SYSWEG_APOWWO				27
#define CWK_CNTCWK_APOWWO				28
#define CWK_SCWK_HPM_APOWWO				29
#define CWK_SCWK_APOWWO					30

/* CMU_ATWAS */
#define CWK_FOUT_ATWAS_PWW				1

#define CWK_MOUT_ATWAS_PWW				2
#define CWK_MOUT_BUS_PWW_ATWAS_USEW			3
#define CWK_MOUT_ATWAS					4

#define CWK_DIV_CNTCWK_ATWAS				5
#define CWK_DIV_PCWK_DBG_ATWAS				6
#define CWK_DIV_ATCWK_ATWASO				7
#define CWK_DIV_PCWK_ATWAS				8
#define CWK_DIV_ACWK_ATWAS				9
#define CWK_DIV_ATWAS2					10
#define CWK_DIV_ATWAS1					11
#define CWK_DIV_SCWK_HPM_ATWAS				12
#define CWK_DIV_ATWAS_PWW				13

#define CWK_ACWK_ATB_AUD_CSSYS				14
#define CWK_ACWK_ATB_APOWWO3_CSSYS			15
#define CWK_ACWK_ATB_APOWWO2_CSSYS			16
#define CWK_ACWK_ATB_APOWWO1_CSSYS			17
#define CWK_ACWK_ATB_APOWWO0_CSSYS			18
#define CWK_ACWK_ASYNCAHBS_CSSYS_SSS			19
#define CWK_ACWK_ASYNCAXIS_CSSYS_CCIX			20
#define CWK_ACWK_ASYNCACES_ATWAS_CCI			21
#define CWK_ACWK_AHB2APB_ATWASP				22
#define CWK_ACWK_ATWASNP_200				23
#define CWK_PCWK_ASYNCAPB_AUD_CSSYS			24
#define CWK_PCWK_ASYNCAPB_ISP_CSSYS			25
#define CWK_PCWK_ASYNCAPB_APOWWO_CSSYS			26
#define CWK_PCWK_PMU_ATWAS				27
#define CWK_PCWK_SYSWEG_ATWAS				28
#define CWK_PCWK_SECJTAG				29
#define CWK_CNTCWK_ATWAS				30
#define CWK_SCWK_FWEQ_DET_ATWAS_PWW			31
#define CWK_SCWK_HPM_ATWAS				32
#define CWK_TWACECWK					33
#define CWK_CTMCWK					34
#define CWK_HCWK_CSSYS					35
#define CWK_PCWK_DBG_CSSYS				36
#define CWK_PCWK_DBG					37
#define CWK_ATCWK					38
#define CWK_SCWK_ATWAS					39

/* CMU_MSCW */
#define CWK_MOUT_SCWK_JPEG_USEW				1
#define CWK_MOUT_ACWK_MSCW_400_USEW			2
#define CWK_MOUT_SCWK_JPEG				3

#define CWK_DIV_PCWK_MSCW				4

#define CWK_ACWK_BTS_JPEG				5
#define CWK_ACWK_BTS_M2MSCAWEW1				6
#define CWK_ACWK_BTS_M2MSCAWEW0				7
#define CWK_ACWK_AHB2APB_MSCW0P				8
#define CWK_ACWK_XIU_MSCWX				9
#define CWK_ACWK_MSCWNP_100				10
#define CWK_ACWK_MSCWND_400				11
#define CWK_ACWK_JPEG					12
#define CWK_ACWK_M2MSCAWEW1				13
#define CWK_ACWK_M2MSCAWEW0				14
#define CWK_ACWK_SMMU_M2MSCAWEW0			15
#define CWK_ACWK_SMMU_M2MSCAWEW1			16
#define CWK_ACWK_SMMU_JPEG				17
#define CWK_PCWK_BTS_JPEG				18
#define CWK_PCWK_BTS_M2MSCAWEW1				19
#define CWK_PCWK_BTS_M2MSCAWEW0				20
#define CWK_PCWK_PMU_MSCW				21
#define CWK_PCWK_SYSWEG_MSCW				22
#define CWK_PCWK_JPEG					23
#define CWK_PCWK_M2MSCAWEW1				24
#define CWK_PCWK_M2MSCAWEW0				25
#define CWK_PCWK_SMMU_M2MSCAWEW0			26
#define CWK_PCWK_SMMU_M2MSCAWEW1			27
#define CWK_PCWK_SMMU_JPEG				28
#define CWK_SCWK_JPEG					29

/* CMU_MFC */
#define CWK_MOUT_ACWK_MFC_400_USEW			1

#define CWK_DIV_PCWK_MFC				2

#define CWK_ACWK_BTS_MFC_1				3
#define CWK_ACWK_BTS_MFC_0				4
#define CWK_ACWK_AHB2APB_MFCP				5
#define CWK_ACWK_XIU_MFCX				6
#define CWK_ACWK_MFCNP_100				7
#define CWK_ACWK_MFCND_400				8
#define CWK_ACWK_MFC					9
#define CWK_ACWK_SMMU_MFC_1				10
#define CWK_ACWK_SMMU_MFC_0				11
#define CWK_PCWK_BTS_MFC_1				12
#define CWK_PCWK_BTS_MFC_0				13
#define CWK_PCWK_PMU_MFC				14
#define CWK_PCWK_SYSWEG_MFC				15
#define CWK_PCWK_MFC					16
#define CWK_PCWK_SMMU_MFC_1				17
#define CWK_PCWK_SMMU_MFC_0				18

/* CMU_HEVC */
#define CWK_MOUT_ACWK_HEVC_400_USEW			1

#define CWK_DIV_PCWK_HEVC				2

#define CWK_ACWK_BTS_HEVC_1				3
#define CWK_ACWK_BTS_HEVC_0				4
#define CWK_ACWK_AHB2APB_HEVCP				5
#define CWK_ACWK_XIU_HEVCX				6
#define CWK_ACWK_HEVCNP_100				7
#define CWK_ACWK_HEVCND_400				8
#define CWK_ACWK_HEVC					9
#define CWK_ACWK_SMMU_HEVC_1				10
#define CWK_ACWK_SMMU_HEVC_0				11
#define CWK_PCWK_BTS_HEVC_1				12
#define CWK_PCWK_BTS_HEVC_0				13
#define CWK_PCWK_PMU_HEVC				14
#define CWK_PCWK_SYSWEG_HEVC				15
#define CWK_PCWK_HEVC					16
#define CWK_PCWK_SMMU_HEVC_1				17
#define CWK_PCWK_SMMU_HEVC_0				18

/* CMU_ISP */
#define CWK_MOUT_ACWK_ISP_DIS_400_USEW			1
#define CWK_MOUT_ACWK_ISP_400_USEW			2

#define CWK_DIV_PCWK_ISP_DIS				3
#define CWK_DIV_PCWK_ISP				4
#define CWK_DIV_ACWK_ISP_D_200				5
#define CWK_DIV_ACWK_ISP_C_200				6

#define CWK_ACWK_ISP_D_GWUE				7
#define CWK_ACWK_SCAWEWP				8
#define CWK_ACWK_3DNW					9
#define CWK_ACWK_DIS					10
#define CWK_ACWK_SCAWEWC				11
#define CWK_ACWK_DWC					12
#define CWK_ACWK_ISP					13
#define CWK_ACWK_AXIUS_SCAWEWP				14
#define CWK_ACWK_AXIUS_SCAWEWC				15
#define CWK_ACWK_AXIUS_DWC				16
#define CWK_ACWK_ASYNCAHBM_ISP2P			17
#define CWK_ACWK_ASYNCAHBM_ISP1P			18
#define CWK_ACWK_ASYNCAXIS_DIS1				19
#define CWK_ACWK_ASYNCAXIS_DIS0				20
#define CWK_ACWK_ASYNCAXIM_DIS1				21
#define CWK_ACWK_ASYNCAXIM_DIS0				22
#define CWK_ACWK_ASYNCAXIM_ISP2P			23
#define CWK_ACWK_ASYNCAXIM_ISP1P			24
#define CWK_ACWK_AHB2APB_ISP2P				25
#define CWK_ACWK_AHB2APB_ISP1P				26
#define CWK_ACWK_AXI2APB_ISP2P				27
#define CWK_ACWK_AXI2APB_ISP1P				28
#define CWK_ACWK_XIU_ISPEX1				29
#define CWK_ACWK_XIU_ISPEX0				30
#define CWK_ACWK_ISPND_400				31
#define CWK_ACWK_SMMU_SCAWEWP				32
#define CWK_ACWK_SMMU_3DNW				33
#define CWK_ACWK_SMMU_DIS1				34
#define CWK_ACWK_SMMU_DIS0				35
#define CWK_ACWK_SMMU_SCAWEWC				36
#define CWK_ACWK_SMMU_DWC				37
#define CWK_ACWK_SMMU_ISP				38
#define CWK_ACWK_BTS_SCAWEWP				39
#define CWK_ACWK_BTS_3DW				40
#define CWK_ACWK_BTS_DIS1				41
#define CWK_ACWK_BTS_DIS0				42
#define CWK_ACWK_BTS_SCAWEWC				43
#define CWK_ACWK_BTS_DWC				44
#define CWK_ACWK_BTS_ISP				45
#define CWK_PCWK_SMMU_SCAWEWP				46
#define CWK_PCWK_SMMU_3DNW				47
#define CWK_PCWK_SMMU_DIS1				48
#define CWK_PCWK_SMMU_DIS0				49
#define CWK_PCWK_SMMU_SCAWEWC				50
#define CWK_PCWK_SMMU_DWC				51
#define CWK_PCWK_SMMU_ISP				52
#define CWK_PCWK_BTS_SCAWEWP				53
#define CWK_PCWK_BTS_3DNW				54
#define CWK_PCWK_BTS_DIS1				55
#define CWK_PCWK_BTS_DIS0				56
#define CWK_PCWK_BTS_SCAWEWC				57
#define CWK_PCWK_BTS_DWC				58
#define CWK_PCWK_BTS_ISP				59
#define CWK_PCWK_ASYNCAXI_DIS1				60
#define CWK_PCWK_ASYNCAXI_DIS0				61
#define CWK_PCWK_PMU_ISP				62
#define CWK_PCWK_SYSWEG_ISP				63
#define CWK_PCWK_CMU_ISP_WOCAW				64
#define CWK_PCWK_SCAWEWP				65
#define CWK_PCWK_3DNW					66
#define CWK_PCWK_DIS_COWE				67
#define CWK_PCWK_DIS					68
#define CWK_PCWK_SCAWEWC				69
#define CWK_PCWK_DWC					70
#define CWK_PCWK_ISP					71
#define CWK_SCWK_PIXEWASYNCS_DIS			72
#define CWK_SCWK_PIXEWASYNCM_DIS			73
#define CWK_SCWK_PIXEWASYNCS_SCAWEWP			74
#define CWK_SCWK_PIXEWASYNCM_ISPD			75
#define CWK_SCWK_PIXEWASYNCS_ISPC			76
#define CWK_SCWK_PIXEWASYNCM_ISPC			77

/* CMU_CAM0 */
#define CWK_PHYCWK_WXBYTEECWKHS0_S4_PHY			1
#define CWK_PHYCWK_WXBYTEECWKHS0_S2A_PHY		2

#define CWK_MOUT_ACWK_CAM0_333_USEW			3
#define CWK_MOUT_ACWK_CAM0_400_USEW			4
#define CWK_MOUT_ACWK_CAM0_552_USEW			5
#define CWK_MOUT_PHYCWK_WXBYTECWKHS0_S4_USEW		6
#define CWK_MOUT_PHYCWK_WXBYTECWKHS0_S2A_USEW		7
#define CWK_MOUT_ACWK_WITE_D_B				8
#define CWK_MOUT_ACWK_WITE_D_A				9
#define CWK_MOUT_ACWK_WITE_B_B				10
#define CWK_MOUT_ACWK_WITE_B_A				11
#define CWK_MOUT_ACWK_WITE_A_B				12
#define CWK_MOUT_ACWK_WITE_A_A				13
#define CWK_MOUT_ACWK_CAM0_400				14
#define CWK_MOUT_ACWK_CSIS1_B				15
#define CWK_MOUT_ACWK_CSIS1_A				16
#define CWK_MOUT_ACWK_CSIS0_B				17
#define CWK_MOUT_ACWK_CSIS0_A				18
#define CWK_MOUT_ACWK_3AA1_B				19
#define CWK_MOUT_ACWK_3AA1_A				20
#define CWK_MOUT_ACWK_3AA0_B				21
#define CWK_MOUT_ACWK_3AA0_A				22
#define CWK_MOUT_SCWK_WITE_FWEECNT_C			23
#define CWK_MOUT_SCWK_WITE_FWEECNT_B			24
#define CWK_MOUT_SCWK_WITE_FWEECNT_A			25
#define CWK_MOUT_SCWK_PIXEWASYNC_WITE_C_B		26
#define CWK_MOUT_SCWK_PIXEWASYNC_WITE_C_A		27
#define CWK_MOUT_SCWK_PIXEWASYNC_WITE_C_INIT_B		28
#define CWK_MOUT_SCWK_PIXEWASYNC_WITE_C_INIT_A		29

#define CWK_DIV_PCWK_CAM0_50				30
#define CWK_DIV_ACWK_CAM0_200				31
#define CWK_DIV_ACWK_CAM0_BUS_400			32
#define CWK_DIV_PCWK_WITE_D				33
#define CWK_DIV_ACWK_WITE_D				34
#define CWK_DIV_PCWK_WITE_B				35
#define CWK_DIV_ACWK_WITE_B				36
#define CWK_DIV_PCWK_WITE_A				37
#define CWK_DIV_ACWK_WITE_A				38
#define CWK_DIV_ACWK_CSIS1				39
#define CWK_DIV_ACWK_CSIS0				40
#define CWK_DIV_PCWK_3AA1				41
#define CWK_DIV_ACWK_3AA1				42
#define CWK_DIV_PCWK_3AA0				43
#define CWK_DIV_ACWK_3AA0				44
#define CWK_DIV_SCWK_PIXEWASYNC_WITE_C			45
#define CWK_DIV_PCWK_PIXEWASYNC_WITE_C			46
#define CWK_DIV_SCWK_PIXEWASYNC_WITE_C_INIT		47

#define CWK_ACWK_CSIS1					50
#define CWK_ACWK_CSIS0					51
#define CWK_ACWK_3AA1					52
#define CWK_ACWK_3AA0					53
#define CWK_ACWK_WITE_D					54
#define CWK_ACWK_WITE_B					55
#define CWK_ACWK_WITE_A					56
#define CWK_ACWK_AHBSYNCDN				57
#define CWK_ACWK_AXIUS_WITE_D				58
#define CWK_ACWK_AXIUS_WITE_B				59
#define CWK_ACWK_AXIUS_WITE_A				60
#define CWK_ACWK_ASYNCAPBM_3AA1				61
#define CWK_ACWK_ASYNCAPBS_3AA1				62
#define CWK_ACWK_ASYNCAPBM_3AA0				63
#define CWK_ACWK_ASYNCAPBS_3AA0				64
#define CWK_ACWK_ASYNCAPBM_WITE_D			65
#define CWK_ACWK_ASYNCAPBS_WITE_D			66
#define CWK_ACWK_ASYNCAPBM_WITE_B			67
#define CWK_ACWK_ASYNCAPBS_WITE_B			68
#define CWK_ACWK_ASYNCAPBM_WITE_A			69
#define CWK_ACWK_ASYNCAPBS_WITE_A			70
#define CWK_ACWK_ASYNCAXIM_ISP0P			71
#define CWK_ACWK_ASYNCAXIM_3AA1				72
#define CWK_ACWK_ASYNCAXIS_3AA1				73
#define CWK_ACWK_ASYNCAXIM_3AA0				74
#define CWK_ACWK_ASYNCAXIS_3AA0				75
#define CWK_ACWK_ASYNCAXIM_WITE_D			76
#define CWK_ACWK_ASYNCAXIS_WITE_D			77
#define CWK_ACWK_ASYNCAXIM_WITE_B			78
#define CWK_ACWK_ASYNCAXIS_WITE_B			79
#define CWK_ACWK_ASYNCAXIM_WITE_A			80
#define CWK_ACWK_ASYNCAXIS_WITE_A			81
#define CWK_ACWK_AHB2APB_ISPSFWP			82
#define CWK_ACWK_AXI2APB_ISP0P				83
#define CWK_ACWK_AXI2AHB_ISP0P				84
#define CWK_ACWK_XIU_IS0X				85
#define CWK_ACWK_XIU_ISP0EX				86
#define CWK_ACWK_CAM0NP_276				87
#define CWK_ACWK_CAM0ND_400				88
#define CWK_ACWK_SMMU_3AA1				89
#define CWK_ACWK_SMMU_3AA0				90
#define CWK_ACWK_SMMU_WITE_D				91
#define CWK_ACWK_SMMU_WITE_B				92
#define CWK_ACWK_SMMU_WITE_A				93
#define CWK_ACWK_BTS_3AA1				94
#define CWK_ACWK_BTS_3AA0				95
#define CWK_ACWK_BTS_WITE_D				96
#define CWK_ACWK_BTS_WITE_B				97
#define CWK_ACWK_BTS_WITE_A				98
#define CWK_PCWK_SMMU_3AA1				99
#define CWK_PCWK_SMMU_3AA0				100
#define CWK_PCWK_SMMU_WITE_D				101
#define CWK_PCWK_SMMU_WITE_B				102
#define CWK_PCWK_SMMU_WITE_A				103
#define CWK_PCWK_BTS_3AA1				104
#define CWK_PCWK_BTS_3AA0				105
#define CWK_PCWK_BTS_WITE_D				106
#define CWK_PCWK_BTS_WITE_B				107
#define CWK_PCWK_BTS_WITE_A				108
#define CWK_PCWK_ASYNCAXI_CAM1				109
#define CWK_PCWK_ASYNCAXI_3AA1				110
#define CWK_PCWK_ASYNCAXI_3AA0				111
#define CWK_PCWK_ASYNCAXI_WITE_D			112
#define CWK_PCWK_ASYNCAXI_WITE_B			113
#define CWK_PCWK_ASYNCAXI_WITE_A			114
#define CWK_PCWK_PMU_CAM0				115
#define CWK_PCWK_SYSWEG_CAM0				116
#define CWK_PCWK_CMU_CAM0_WOCAW				117
#define CWK_PCWK_CSIS1					118
#define CWK_PCWK_CSIS0					119
#define CWK_PCWK_3AA1					120
#define CWK_PCWK_3AA0					121
#define CWK_PCWK_WITE_D					122
#define CWK_PCWK_WITE_B					123
#define CWK_PCWK_WITE_A					124
#define CWK_PHYCWK_WXBYTECWKHS0_S4			125
#define CWK_PHYCWK_WXBYTECWKHS0_S2A			126
#define CWK_SCWK_WITE_FWEECNT				127
#define CWK_SCWK_PIXEWASYNCM_3AA1			128
#define CWK_SCWK_PIXEWASYNCM_3AA0			129
#define CWK_SCWK_PIXEWASYNCS_3AA0			130
#define CWK_SCWK_PIXEWASYNCM_WITE_C			131
#define CWK_SCWK_PIXEWASYNCM_WITE_C_INIT		132
#define CWK_SCWK_PIXEWASYNCS_WITE_C_INIT		133

/* CMU_CAM1 */
#define CWK_PHYCWK_WXBYTEECWKHS0_S2B			1

#define CWK_MOUT_SCWK_ISP_UAWT_USEW			2
#define CWK_MOUT_SCWK_ISP_SPI1_USEW			3
#define CWK_MOUT_SCWK_ISP_SPI0_USEW			4
#define CWK_MOUT_ACWK_CAM1_333_USEW			5
#define CWK_MOUT_ACWK_CAM1_400_USEW			6
#define CWK_MOUT_ACWK_CAM1_552_USEW			7
#define CWK_MOUT_PHYCWK_WXBYTECWKHS0_S2B_USEW		8
#define CWK_MOUT_ACWK_CSIS2_B				9
#define CWK_MOUT_ACWK_CSIS2_A				10
#define CWK_MOUT_ACWK_FD_B				11
#define CWK_MOUT_ACWK_FD_A				12
#define CWK_MOUT_ACWK_WITE_C_B				13
#define CWK_MOUT_ACWK_WITE_C_A				14

#define CWK_DIV_SCWK_ISP_MPWM				15
#define CWK_DIV_PCWK_CAM1_83				16
#define CWK_DIV_PCWK_CAM1_166				17
#define CWK_DIV_PCWK_DBG_CAM1				18
#define CWK_DIV_ATCWK_CAM1				19
#define CWK_DIV_ACWK_CSIS2				20
#define CWK_DIV_PCWK_FD					21
#define CWK_DIV_ACWK_FD					22
#define CWK_DIV_PCWK_WITE_C				23
#define CWK_DIV_ACWK_WITE_C				24

#define CWK_ACWK_ISP_GIC				25
#define CWK_ACWK_FD					26
#define CWK_ACWK_WITE_C					27
#define CWK_ACWK_CSIS2					28
#define CWK_ACWK_ASYNCAPBM_FD				29
#define CWK_ACWK_ASYNCAPBS_FD				30
#define CWK_ACWK_ASYNCAPBM_WITE_C			31
#define CWK_ACWK_ASYNCAPBS_WITE_C			32
#define CWK_ACWK_ASYNCAHBS_SFWISP2H2			33
#define CWK_ACWK_ASYNCAHBS_SFWISP2H1			34
#define CWK_ACWK_ASYNCAXIM_CA5				35
#define CWK_ACWK_ASYNCAXIS_CA5				36
#define CWK_ACWK_ASYNCAXIS_ISPX2			37
#define CWK_ACWK_ASYNCAXIS_ISPX1			38
#define CWK_ACWK_ASYNCAXIS_ISPX0			39
#define CWK_ACWK_ASYNCAXIM_ISPEX			40
#define CWK_ACWK_ASYNCAXIM_ISP3P			41
#define CWK_ACWK_ASYNCAXIS_ISP3P			42
#define CWK_ACWK_ASYNCAXIM_FD				43
#define CWK_ACWK_ASYNCAXIS_FD				44
#define CWK_ACWK_ASYNCAXIM_WITE_C			45
#define CWK_ACWK_ASYNCAXIS_WITE_C			46
#define CWK_ACWK_AHB2APB_ISP5P				47
#define CWK_ACWK_AHB2APB_ISP3P				48
#define CWK_ACWK_AXI2APB_ISP3P				49
#define CWK_ACWK_AHB_SFWISP2H				50
#define CWK_ACWK_AXI_ISP_HX_W				51
#define CWK_ACWK_AXI_ISP_CX_W				52
#define CWK_ACWK_AXI_ISP_HX				53
#define CWK_ACWK_AXI_ISP_CX				54
#define CWK_ACWK_XIU_ISPX				55
#define CWK_ACWK_XIU_ISPEX				56
#define CWK_ACWK_CAM1NP_333				57
#define CWK_ACWK_CAM1ND_400				58
#define CWK_ACWK_SMMU_ISPCPU				59
#define CWK_ACWK_SMMU_FD				60
#define CWK_ACWK_SMMU_WITE_C				61
#define CWK_ACWK_BTS_ISP3P				62
#define CWK_ACWK_BTS_FD					63
#define CWK_ACWK_BTS_WITE_C				64
#define CWK_ACWK_AHBDN_SFWISP2H				65
#define CWK_ACWK_AHBDN_ISP5P				66
#define CWK_ACWK_AXIUS_ISP3P				67
#define CWK_ACWK_AXIUS_FD				68
#define CWK_ACWK_AXIUS_WITE_C				69
#define CWK_PCWK_SMMU_ISPCPU				70
#define CWK_PCWK_SMMU_FD				71
#define CWK_PCWK_SMMU_WITE_C				72
#define CWK_PCWK_BTS_ISP3P				73
#define CWK_PCWK_BTS_FD					74
#define CWK_PCWK_BTS_WITE_C				75
#define CWK_PCWK_ASYNCAXIM_CA5				76
#define CWK_PCWK_ASYNCAXIM_ISPEX			77
#define CWK_PCWK_ASYNCAXIM_ISP3P			78
#define CWK_PCWK_ASYNCAXIM_FD				79
#define CWK_PCWK_ASYNCAXIM_WITE_C			80
#define CWK_PCWK_PMU_CAM1				81
#define CWK_PCWK_SYSWEG_CAM1				82
#define CWK_PCWK_CMU_CAM1_WOCAW				83
#define CWK_PCWK_ISP_MCTADC				84
#define CWK_PCWK_ISP_WDT				85
#define CWK_PCWK_ISP_PWM				86
#define CWK_PCWK_ISP_UAWT				87
#define CWK_PCWK_ISP_MCUCTW				88
#define CWK_PCWK_ISP_SPI1				89
#define CWK_PCWK_ISP_SPI0				90
#define CWK_PCWK_ISP_I2C2				91
#define CWK_PCWK_ISP_I2C1				92
#define CWK_PCWK_ISP_I2C0				93
#define CWK_PCWK_ISP_MPWM				94
#define CWK_PCWK_FD					95
#define CWK_PCWK_WITE_C					96
#define CWK_PCWK_CSIS2					97
#define CWK_SCWK_ISP_I2C2				98
#define CWK_SCWK_ISP_I2C1				99
#define CWK_SCWK_ISP_I2C0				100
#define CWK_SCWK_ISP_PWM				101
#define CWK_PHYCWK_WXBYTECWKHS0_S2B			102
#define CWK_SCWK_WITE_C_FWEECNT				103
#define CWK_SCWK_PIXEWASYNCM_FD				104
#define CWK_SCWK_ISP_MCTADC				105
#define CWK_SCWK_ISP_UAWT				106
#define CWK_SCWK_ISP_SPI1				107
#define CWK_SCWK_ISP_SPI0				108
#define CWK_SCWK_ISP_MPWM				109
#define CWK_PCWK_DBG_ISP				110
#define CWK_ATCWK_ISP					111
#define CWK_SCWK_ISP_CA5				112

/* CMU_IMEM */
#define CWK_ACWK_SWIMSSS		2
#define CWK_PCWK_SWIMSSS		35

#endif /* _DT_BINDINGS_CWOCK_EXYNOS5433_H */
