m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gabriel
vbarrier
Z0 !s110 1560454869
!i10b 1
!s100 Jnk[zLHkc4l^`5HWMWI1?0
IfnA_if46m]TEoC=Dkk8kj3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier
w1560454567
8/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/barrier.v
F/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/barrier.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1560454869.000000
!s107 /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/barrier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/barrier.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vSVGA_sync
!s110 1560450265
!i10b 1
!s100 ZTo_HMinTCE[`cWz<3I:70
IAmc5RkL;FF4A4PzfBT9z62
R1
R2
w1558463402
8/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/SVGA_sync.v
F/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/SVGA_sync.v
L0 18
R3
r1
!s85 0
31
!s108 1560450265.000000
!s107 /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/SVGA_sync.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/SVGA_sync.v|
!i113 1
R5
R6
n@s@v@g@a_sync
vtestBarrier
R0
!i10b 1
!s100 o9TKh`LL1AdA02MWg>66L1
ILE3f5@XS3MA1J1OKI@5m;1
R1
R2
w1560454865
8/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/testBarrier.v
F/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/testBarrier.v
L0 2
R3
r1
!s85 0
31
R4
!s107 /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/testBarrier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module barrier/testBarrier.v|
!i113 1
R5
R6
ntest@barrier
