
==============================================================================
XRT Build Version: 2.3.0
       Build Date: 2020-02-06 15:08:44
          Hash ID: 9e13d57c4563e2c19bf5f518993f6e5a8dadc18a
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Thu Oct 24 18:45:48 MDT 2019
   Version:                2.3.0
   Kernels:                monte_sim_dev, monte_sim
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          2b618e71-09cd-424b-8d9b-7b25086501ea
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.1
   Generated Version:      Vivado 2019.2 (SW Build: 2732241)
   Created:                Tue Dec 10 14:35:55 2019
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: monte_sim_dev

Definition
----------
   Signature: monte_sim_dev (ap_fixed<32, 16, 5, 3, 0>* in1, ap_fixed<32, 16, 5, 3, 0>* in2, ap_fixed<32, 16, 5, 3, 0>* out_r, int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        monte_sim_dev_1
   Base Address: --

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: monte_sim

Definition
----------
   Signature: monte_sim (ap_fixed<32, 16, 5, 3, 0>* in1, ap_fixed<32, 16, 5, 3, 0>* in2, ap_fixed<32, 16, 5, 3, 0>* out_r, int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        monte_sim_1
   Base Address: --

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Thu Oct 24 18:45:48 MDT 2019 (SW BUILD: 2700185)
   Command Line:  v++ -t sw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps -g --temp_dir ./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -l -obuild_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_dev.xo 
   Options:       -t sw_emu
                  --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
                  --save-temps
                  -g
                  --temp_dir ./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1
                  -l
                  -obuild_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_dev.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
