$date
	Mon Sep 26 17:35:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! a1 $end
$var wire 1 " a0 $end
$var reg 1 # clk $end
$var reg 1 $ cte $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & c0 $end
$var wire 1 # clk $end
$var wire 1 $ cte $end
$var wire 1 % reset $end
$var reg 1 " a0 $end
$var reg 1 ! a1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
1$
0#
0"
0!
$end
#5
1#
#10
1&
1"
0#
0%
#15
1#
#20
0&
0"
1!
0#
#25
1#
#30
1&
1"
0#
#35
1#
#40
0&
0"
0!
0#
