
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading target library 'scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm'
  Loading target library 'scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm'
  Loading target library 'ss65lp3p3v_wst_108_300_p125'
  Loading target library 'ss65lp3p3v_bst_132_360_n040'
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28562/29412 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'khu_sensor_top/ads1292_controller/N79' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N116' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n131' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/uart_controller/N21' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n598' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n1291' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/add/n1041' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n884' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n871' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n815' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n350' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n384' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n951' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n694' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n140' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n914' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n77' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:32:36 2020
****************************************

=============================Report for scenario (funccts_wst)=============================
Information: Float pin scale factor for the 'max' operating condition of scenario 'funccts_wst' is set to 1.000 (CTS-375)
Global Settings for clock trees
-------------------------------
Logic Level Balance: False
OCV Aware Clustering: True
OCV Path Sharing: True
Advanced DRC fixing: False
Insert Boundary cell: False
Operating condition: max
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400.000000
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: Yes
Config file read: None
Config file write: None
Use default routing rule for sinks: Yes, for bottom level
Use leaf routing rule for sinks: Not specified
Global nondefault routing rule: shield_65nm_rule

Clock Tree Settings for clock clk at root pin i_CLK
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_65nm_rule

Nets with nondefault routing rules for clock clk at root pin i_CLK:
i_CLK :   shield_65nm_rule
i_CLK :   shield_65nm_rule
w_clk_p :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B4I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_1/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I14 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I14 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n20 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n22 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n5 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n6 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/ENCLK_cts_0 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n79 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n78 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/cts_0 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n77 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B4I3 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B5I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n99 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n100 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n110 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B6I2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I13 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I13 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n6 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n5 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_2/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I12 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I12 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n7 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n8 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_1/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n9 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n10 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n5 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B6I8 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_write_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_last_reg_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_out_reg_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_data_in_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B1I12 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B2I12 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B1I13 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B2I13 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B6I5 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B7I2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I2 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I9 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I4 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n82 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n88 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n79 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B6I6 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_command_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_reg_addr_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B1I13 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B2I13 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_spi_data_in_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I12 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/ENCLK :   shield_65nm_rule
khu_sensor_top/divider_by_2/o_CLK_DIV_2 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B1I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_DATA_IN_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I111 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I111 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_reg_addr_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I1 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B5I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B6I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_2/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I11 :   shield_65nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I11 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I1 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B2I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_valid_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_lstate_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I110 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I110 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_read_reg_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I18 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I18 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I11 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I11 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_REG_ADDR_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I12 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I12 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_DATA_IN_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I114 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I114 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/ENCLK_cts_0 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n100 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B4I2 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B5I2 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B6I3 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/n2 :   shield_65nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B6I7 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n14 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n15 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n16 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n18 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B2I11 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n5 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B7I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I8 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I6 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I5 :   shield_65nm_rule
khu_sensor_top/w_clk_p_G2B8I7 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n5 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/CTS_clk_CTO_delay1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_1/n3 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n12 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n9 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/n2 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B2I1 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n80 :   shield_65nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n79 :   shield_65nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "M3"
    "B2"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
}
Inverters Available for Clock Tree Synthesis {
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX40MTR"  ( maxTrans: 0.900     , maxLoad: 2.573     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX40MTR"  ( maxTrans: 0.900     , maxLoad: 2.700     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX32MTR"  ( maxTrans: 0.900     , maxLoad: 2.051     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX32MTR"  ( maxTrans: 0.900     , maxLoad: 2.163     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX24MTR"  ( maxTrans: 0.900     , maxLoad: 1.543     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX24MTR"  ( maxTrans: 0.900     , maxLoad: 1.611     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX20MTR"  ( maxTrans: 0.900     , maxLoad: 1.279     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX20MTR"  ( maxTrans: 0.900     , maxLoad: 1.360     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX16MTR"  ( maxTrans: 0.900     , maxLoad: 1.018     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX16MTR"  ( maxTrans: 0.900     , maxLoad: 1.079     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX12MTR"  ( maxTrans: 0.900     , maxLoad: 0.762     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX12MTR"  ( maxTrans: 0.900     , maxLoad: 0.813     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX8MTR"  ( maxTrans: 0.900     , maxLoad: 0.500     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX8MTR"  ( maxTrans: 0.900     , maxLoad: 0.546     , maxFanout: N/A )
}
}
Clock Tree Settings for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_65nm_rule

Nets with nondefault routing rules for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2:
khu_sensor_top/w_CLOCK_HALF_G4B1I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_DATA_IN_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I111 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I111 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_reg_addr_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I1 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B5I1 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B6I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_2/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I11 :   shield_65nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I11 :   shield_65nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I1 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B2I1 :   shield_65nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_valid_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_lstate_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I110 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I110 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_read_reg_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I18 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I18 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I11 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I11 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_REG_ADDR_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I12 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I12 :   shield_65nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_DATA_IN_reg_0/ENCLK :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I114 :   shield_65nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I114 :   shield_65nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "M3"
    "B2"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
}
Inverters Available for Clock Tree Synthesis {
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX40MTR"  ( maxTrans: 0.900     , maxLoad: 2.573     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX40MTR"  ( maxTrans: 0.900     , maxLoad: 2.700     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX32MTR"  ( maxTrans: 0.900     , maxLoad: 2.051     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX32MTR"  ( maxTrans: 0.900     , maxLoad: 2.163     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX24MTR"  ( maxTrans: 0.900     , maxLoad: 1.543     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX24MTR"  ( maxTrans: 0.900     , maxLoad: 1.611     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX20MTR"  ( maxTrans: 0.900     , maxLoad: 1.279     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX20MTR"  ( maxTrans: 0.900     , maxLoad: 1.360     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX16MTR"  ( maxTrans: 0.900     , maxLoad: 1.018     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX16MTR"  ( maxTrans: 0.900     , maxLoad: 1.079     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX12MTR"  ( maxTrans: 0.900     , maxLoad: 0.762     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX12MTR"  ( maxTrans: 0.900     , maxLoad: 0.813     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm/CLKINVX8MTR"  ( maxTrans: 0.900     , maxLoad: 0.500     , maxFanout: N/A )
    "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm/CLKINVX8MTR"  ( maxTrans: 0.900     , maxLoad: 0.546     , maxFanout: N/A )
}
}
1
