#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Oct 01 21:11:49 2019
# Process ID: 16464
# Current directory: C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 984.625 ; gain = 472.574
Finished Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 984.641 ; gain = 768.590
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2019.04' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 984.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c5122db1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 244ef7023

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 986.945 ; gain = 0.125

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 59 cells.
Phase 2 Constant Propagation | Checksum: 2b66ff256

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.945 ; gain = 0.125

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 410 unconnected nets.
INFO: [Opt 31-11] Eliminated 405 unconnected cells.
Phase 3 Sweep | Checksum: 1aa81fb3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 986.945 ; gain = 0.125

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 986.945 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aa81fb3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 986.945 ; gain = 0.125

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 104 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 116 newly gated: 0 Total Ports: 208
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 19cb84aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1222.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19cb84aef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 235.871
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.816 ; gain = 238.176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2019.04' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: efbb45a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.877 . Memory (MB): peak = 1222.816 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_0_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_0_mio[53] of IOStandard LVCMOS18
	FIXED_IO_0_mio[52] of IOStandard LVCMOS18
	FIXED_IO_0_mio[51] of IOStandard LVCMOS18
	FIXED_IO_0_mio[50] of IOStandard LVCMOS18
	FIXED_IO_0_mio[49] of IOStandard LVCMOS18
	FIXED_IO_0_mio[48] of IOStandard LVCMOS18
	FIXED_IO_0_mio[47] of IOStandard LVCMOS18
	FIXED_IO_0_mio[46] of IOStandard LVCMOS18
	FIXED_IO_0_mio[45] of IOStandard LVCMOS18
	FIXED_IO_0_mio[44] of IOStandard LVCMOS18
	FIXED_IO_0_mio[43] of IOStandard LVCMOS18
	FIXED_IO_0_mio[42] of IOStandard LVCMOS18
	FIXED_IO_0_mio[41] of IOStandard LVCMOS18
	FIXED_IO_0_mio[40] of IOStandard LVCMOS18
	FIXED_IO_0_mio[39] of IOStandard LVCMOS18
	FIXED_IO_0_mio[38] of IOStandard LVCMOS18
	FIXED_IO_0_mio[37] of IOStandard LVCMOS18
	FIXED_IO_0_mio[36] of IOStandard LVCMOS18
	FIXED_IO_0_mio[35] of IOStandard LVCMOS18
	FIXED_IO_0_mio[34] of IOStandard LVCMOS18
	FIXED_IO_0_mio[33] of IOStandard LVCMOS18
	FIXED_IO_0_mio[32] of IOStandard LVCMOS18
	FIXED_IO_0_mio[31] of IOStandard LVCMOS18
	FIXED_IO_0_mio[30] of IOStandard LVCMOS18
	FIXED_IO_0_mio[29] of IOStandard LVCMOS18
	FIXED_IO_0_mio[28] of IOStandard LVCMOS18
	FIXED_IO_0_mio[27] of IOStandard LVCMOS18
	FIXED_IO_0_mio[26] of IOStandard LVCMOS18
	FIXED_IO_0_mio[25] of IOStandard LVCMOS18
	FIXED_IO_0_mio[24] of IOStandard LVCMOS18
	FIXED_IO_0_mio[23] of IOStandard LVCMOS18
	FIXED_IO_0_mio[22] of IOStandard LVCMOS18
	FIXED_IO_0_mio[21] of IOStandard LVCMOS18
	FIXED_IO_0_mio[20] of IOStandard LVCMOS18
	FIXED_IO_0_mio[19] of IOStandard LVCMOS18
	FIXED_IO_0_mio[18] of IOStandard LVCMOS18
	FIXED_IO_0_mio[17] of IOStandard LVCMOS18
	FIXED_IO_0_mio[16] of IOStandard LVCMOS18
	FIXED_IO_0_mio[15] of IOStandard LVCMOS33
	FIXED_IO_0_mio[14] of IOStandard LVCMOS33
	FIXED_IO_0_mio[13] of IOStandard LVCMOS18
	FIXED_IO_0_mio[12] of IOStandard LVCMOS18
	FIXED_IO_0_mio[11] of IOStandard LVCMOS18
	FIXED_IO_0_mio[10] of IOStandard LVCMOS18
	FIXED_IO_0_mio[9] of IOStandard LVCMOS18
	FIXED_IO_0_mio[8] of IOStandard LVCMOS18
	FIXED_IO_0_mio[7] of IOStandard LVCMOS18
	FIXED_IO_0_mio[6] of IOStandard LVCMOS18
	FIXED_IO_0_mio[5] of IOStandard LVCMOS18
	FIXED_IO_0_mio[4] of IOStandard LVCMOS18
	FIXED_IO_0_mio[3] of IOStandard LVCMOS18
	FIXED_IO_0_mio[2] of IOStandard LVCMOS18
	FIXED_IO_0_mio[1] of IOStandard LVCMOS18
	FIXED_IO_0_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: efbb45a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: efbb45a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: e4208218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b16eb49d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1dc526044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 213425382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 213425382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 213425382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 213425382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 213425382

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 224e3e222

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224e3e222

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a87eb6a4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dfcc08cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: dfcc08cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 111fe372a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 111fe372a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 12598dbeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 12598dbeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 12598dbeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 12598dbeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 12598dbeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11796d3f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11796d3f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1997cc7b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1997cc7b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1997cc7b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: c8e62883

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: c8e62883

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: c8e62883

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.144. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 15bae6bb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c45b7566

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c45b7566

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
Ending Placer Task | Checksum: 10a8dadc5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1222.816 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1222.816 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1222.816 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1222.816 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1222.816 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2019.04' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_0_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_0_mio[53], FIXED_IO_0_mio[52], FIXED_IO_0_mio[51], FIXED_IO_0_mio[50], FIXED_IO_0_mio[49], FIXED_IO_0_mio[48], FIXED_IO_0_mio[47], FIXED_IO_0_mio[46], FIXED_IO_0_mio[45], FIXED_IO_0_mio[44], FIXED_IO_0_mio[43], FIXED_IO_0_mio[42], FIXED_IO_0_mio[41], FIXED_IO_0_mio[40], FIXED_IO_0_mio[39] (the first 15 of 52 listed)); LVCMOS33 (FIXED_IO_0_mio[15], FIXED_IO_0_mio[14]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6e8af5bd ConstDB: 0 ShapeSum: 9c02b808 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef82e549

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef82e549

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ef82e549

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1222.816 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 133e2b196

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.302  | TNS=0.000  | WHS=-0.187 | THS=-18.253|

Phase 2 Router Initialization | Checksum: a4dcbb57

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 200a00d0b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 156dd1d32

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1be012074

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15e3c7d0f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13e477578

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 13e477578

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2063c8907

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2063c8907

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2063c8907

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2063c8907

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 20c64b797

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 234485e95

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66718 %
  Global Horizontal Routing Utilization  = 1.55925 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ae531c51

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae531c51

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13cc37f22

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1222.816 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.494  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13cc37f22

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1222.816 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1222.816 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1222.816 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Computer/VIVADO_project/PS_VGA/PS_VGA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 01 21:13:36 2019...
