git clone --depth 1 --no-tags https://github.com/Ee1ks/FPGA-VGA-textmode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342035447
git clone --depth 1 --no-tags https://github.com/pragya77/SPI-protocol-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332583128
git clone --depth 1 --no-tags https://github.com/Jun0951/32-bit-FPadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331646432
git clone --depth 1 --no-tags https://github.com/Aperture-Electronic/ARP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321996708
git clone --depth 1 --no-tags https://github.com/quangphan2405/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325969740
git clone --depth 1 --no-tags https://github.com/salsina/Digital-Logic-Design-CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346482527
git clone --depth 1 --no-tags https://github.com/neiman3/basys3battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347179926
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Network-on-Chip-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342366088
git clone --depth 1 --no-tags https://github.com/gannoCal/JPEG-ish-SystemVerilog-Bistream-to-video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333839409
git clone --depth 1 --no-tags https://github.com/seanbrede/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327469374
git clone --depth 1 --no-tags https://github.com/DesmondZuo/MIPS32bit_with_branch_prediction_UofT_ECE342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348641178
git clone --depth 1 --no-tags https://github.com/manani13/AHB_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337959190
git clone --depth 1 --no-tags https://github.com/cevero/cevero-ft-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346854613
git clone --depth 1 --no-tags https://github.com/shiban123/Code-Coverage-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313490569
git clone --depth 1 --no-tags https://github.com/uwu64/videowavy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352184664
git clone --depth 1 --no-tags https://github.com/aajibade1/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315438823
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/adder_substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314831640
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/introduction_of_inside_operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316245820
git clone --depth 1 --no-tags https://github.com/py-five/pyfive-100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334717801
git clone --depth 1 --no-tags https://github.com/sasakenUT/cpuex2020_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316549626
git clone --depth 1 --no-tags https://github.com/megakun/FPGA-flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327256652
git clone --depth 1 --no-tags https://github.com/shiban123/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313488928
git clone --depth 1 --no-tags https://github.com/Joseda8/Vector_ASIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314087357
git clone --depth 1 --no-tags https://github.com/MosqNet/CnnMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348269585
git clone --depth 1 --no-tags https://github.com/holdenQWER/pattern_wave_dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336494399
git clone --depth 1 --no-tags https://github.com/ECE510-2021-SPRING/PSU_RTL2GDS_28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351974814
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/UVM_Random_Numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340295058
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316179959
git clone --depth 1 --no-tags https://github.com/amirhossein-alizad/MIPS-Single-Cycle-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337163473
git clone --depth 1 --no-tags https://github.com/Joshaby/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350814366
git clone --depth 1 --no-tags https://github.com/berkayarslan17/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343733796
git clone --depth 1 --no-tags https://github.com/m1nty/image-decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337523426
git clone --depth 1 --no-tags https://github.com/EngRaff92/Memory_Prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323714242
git clone --depth 1 --no-tags https://github.com/0n1shi/fpga-td4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338019625
git clone --depth 1 --no-tags https://github.com/Ismael-G/Verilog_arithmetic_functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325980503
git clone --depth 1 --no-tags https://github.com/SteliosMouslech/VLSI-Design-Score-4-Game-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348333356
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_uvm_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335823740
git clone --depth 1 --no-tags https://github.com/mehaltalukder/ALU_UVM_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313733806
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/AFTx06_Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317714332
git clone --depth 1 --no-tags https://github.com/gchinna/vutils_pkg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316641250
git clone --depth 1 --no-tags https://github.com/RamAIbot/Angular-E-Commerce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316978317
git clone --depth 1 --no-tags https://github.com/jaehank2/Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314181708
git clone --depth 1 --no-tags https://github.com/iremsvn/digital-design-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351551879
git clone --depth 1 --no-tags https://github.com/akerlund/VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347643699
git clone --depth 1 --no-tags https://github.com/akshaypsoni/filehandling_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345541002
git clone --depth 1 --no-tags https://github.com/MorrisHsia/USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345507842
git clone --depth 1 --no-tags https://github.com/xiesicong/fpga_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347888045
git clone --depth 1 --no-tags https://github.com/ece554-cryptocrew/bitcoin_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348522039
git clone --depth 1 --no-tags https://github.com/Skyrim-667/uart_testcase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336969835
git clone --depth 1 --no-tags https://github.com/jay20162016/async.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340073476
git clone --depth 1 --no-tags https://github.com/vnksnkr/electronic-locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313632493
git clone --depth 1 --no-tags https://github.com/tenthousandfailures/formal_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320948194
git clone --depth 1 --no-tags https://github.com/Joseda8/ASIP_Vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314086479
git clone --depth 1 --no-tags https://github.com/ErickOF/CE4202-Oscilloscope-and-Digital-Filtering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317111421
git clone --depth 1 --no-tags https://github.com/Phyteon/RISCV_IPcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352696335
git clone --depth 1 --no-tags https://github.com/berkayaktunc/Multi-Cycle-MIPS-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331738213
git clone --depth 1 --no-tags https://github.com/ChufanSuki/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313272670
git clone --depth 1 --no-tags https://github.com/salsina/Digital-Logic-Design-CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346481709
git clone --depth 1 --no-tags https://github.com/mfkiwl/Configurable-Systolic-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352278650
git clone --depth 1 --no-tags https://github.com/Soham-coder/Wallace_tree_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320830486
git clone --depth 1 --no-tags https://github.com/Skyrim-667/Simple_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336439770
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/Fundamentals-of-System-Verilog-Part-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336748288
git clone --depth 1 --no-tags https://github.com/colinpate/fpga_vr_blockmatching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324891236
git clone --depth 1 --no-tags https://github.com/Almotaek/Reaction_Timer_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324759199
git clone --depth 1 --no-tags https://github.com/Raj21-21/Asynchronous-fifo-Design-and-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328885842
git clone --depth 1 --no-tags https://github.com/dakshjoshi02/Functional-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344187576
git clone --depth 1 --no-tags https://github.com/AlexanderLuasan/ProgPoW_lcisc0.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351704826
git clone --depth 1 --no-tags https://github.com/rag1404/signed_unsignedness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326488890
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/LEC_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326680462
git clone --depth 1 --no-tags https://github.com/naftali10/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327831068
git clone --depth 1 --no-tags https://github.com/dig025/lucas_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340528357
git clone --depth 1 --no-tags https://github.com/SilverArrow009/uart_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341283502
git clone --depth 1 --no-tags https://github.com/andreidemidov/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341961841
git clone --depth 1 --no-tags https://github.com/ryaanluke/Bacarat_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337184703
git clone --depth 1 --no-tags https://github.com/alainlou/quicksilicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338643749
git clone --depth 1 --no-tags https://github.com/ravil99/4_port_Ethernet_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337100124
git clone --depth 1 --no-tags https://github.com/scole02/CPE333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336044128
git clone --depth 1 --no-tags https://github.com/adanpartidajr/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342793647
git clone --depth 1 --no-tags https://github.com/usman1515/Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313108275
git clone --depth 1 --no-tags https://github.com/annamcole/ECE_551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313984953
git clone --depth 1 --no-tags https://github.com/niklit-dev/HLD_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314820690
git clone --depth 1 --no-tags https://github.com/ARF1939261764/FPGA-UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314816758
git clone --depth 1 --no-tags https://github.com/fpozzana/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318855592
git clone --depth 1 --no-tags https://github.com/ramacha7/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319140390
git clone --depth 1 --no-tags https://github.com/Ki11erCoffee/ECE-111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349652539
git clone --depth 1 --no-tags https://github.com/ShaowenWang/UW_EE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347880195
git clone --depth 1 --no-tags https://github.com/byungwoo733/My_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344309178
git clone --depth 1 --no-tags https://github.com/cam-rod/simon-says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324618737
git clone --depth 1 --no-tags https://github.com/curoles/tachyon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341652635
git clone --depth 1 --no-tags https://github.com/vparik6/MIPS_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342124888
git clone --depth 1 --no-tags https://github.com/svenka3/vw_enet_dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340946792
git clone --depth 1 --no-tags https://github.com/gavinspoiler/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341434095
git clone --depth 1 --no-tags https://github.com/Matteo-Bovino/Multicore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334933958
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_events.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334353040
git clone --depth 1 --no-tags https://github.com/masonw19/ARC4-Decryption-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328504028
git clone --depth 1 --no-tags https://github.com/zzhang681/proj272.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313443356
git clone --depth 1 --no-tags https://github.com/Kiminje/Graduate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327691034
git clone --depth 1 --no-tags https://github.com/qian-gu/RVAnt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328859864
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_tlm_ports_part3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330084960
