{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683395750901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683395750901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 23:25:50 2023 " "Processing started: Sat May 06 23:25:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683395750901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395750901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSPV -c testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSPV -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395750901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683395751401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683395751401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-bhv " "Found design unit 1: testbench-bhv" {  } { { "testbench.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762276 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dspv.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dspv.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSPV-rtl " "Found design unit 1: DSPV-rtl" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSPV " "Found entity 1: DSPV" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_9_extender.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zero_9_extender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_ext9-ZE9 " "Found design unit 1: zero_ext9-ZE9" {  } { { "zero_9_extender.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/zero_9_extender.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_ext9 " "Found entity 1: zero_ext9" {  } { { "zero_9_extender.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/zero_9_extender.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_6_extender.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zero_6_extender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_ext6-ZE6 " "Found design unit 1: zero_ext6-ZE6" {  } { { "zero_6_extender.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/zero_6_extender.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_ext6 " "Found entity 1: zero_ext6" {  } { { "zero_6_extender.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/zero_6_extender.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_ext9-SE9 " "Found design unit 1: sig_ext9-SE9" {  } { { "SE9.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/SE9.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_ext9 " "Found entity 1: sig_ext9" {  } { { "SE9.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/SE9.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_ext6-SE6 " "Found design unit 1: sig_ext6-SE6" {  } { { "SE6.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/SE6.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_ext6 " "Found entity 1: sig_ext6" {  } { { "SE6.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/SE6.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-reg_arc " "Found design unit 1: RF-reg_arc" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe5-pip5 " "Found design unit 1: pipe5-pip5" {  } { { "pipe5.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe5.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe5 " "Found entity 1: pipe5" {  } { { "pipe5.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe5.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe4-pip4 " "Found design unit 1: pipe4-pip4" {  } { { "pipe4.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe4.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe4 " "Found entity 1: pipe4" {  } { { "pipe4.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe3-pip3 " "Found design unit 1: pipe3-pip3" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe3 " "Found entity 1: pipe3" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe2-pip2 " "Found design unit 1: pipe2-pip2" {  } { { "pipe2.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe2.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe2 " "Found entity 1: pipe2" {  } { { "pipe2.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe1-pip1 " "Found design unit 1: pipe1-pip1" {  } { { "pipe1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe1.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe1 " "Found entity 1: pipe1" {  } { { "pipe1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file one_sub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_subtractor-SUB1 " "Found design unit 1: one_subtractor-SUB1" {  } { { "one_sub.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/one_sub.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_subtractor " "Found entity 1: one_subtractor" {  } { { "one_sub.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/one_sub.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_shifter-LS1 " "Found design unit 1: one_bit_shifter-LS1" {  } { { "one_bit_shifter.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/one_bit_shifter.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_shifter " "Found entity 1: one_bit_shifter" {  } { { "one_bit_shifter.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/one_bit_shifter.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_data.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory_data.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_d-membehave " "Found design unit 1: memory_d-membehave" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_d " "Found entity 1: memory_d" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrMemory-membehave " "Found design unit 1: instrMemory-membehave" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMemory " "Found entity 1: instrMemory" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "czregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file czregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 czregister-czr " "Found design unit 1: czregister-czr" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""} { "Info" "ISGN_ENTITY_NAME" "1 czregister " "Found entity 1: czregister" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-behave3 " "Found design unit 1: alu3-behave3" {  } { { "ALU3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU3.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "ALU3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU3.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-behave2 " "Found design unit 1: alu2-behave2" {  } { { "ALU2.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU2.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "ALU2.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-behave " "Found design unit 1: alu1-behave" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683395762323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dspv " "Elaborating entity \"dspv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683395762385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_pipe5 dspv.vhdl(544) " "VHDL Process Statement warning at dspv.vhdl(544): signal \"sig_pipe5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_pipe5 dspv.vhdl(559) " "VHDL Process Statement warning at dspv.vhdl(559): signal \"sig_pipe5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_pipe5 dspv.vhdl(569) " "VHDL Process Statement warning at dspv.vhdl(569): signal \"sig_pipe5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrp3 dspv.vhdl(567) " "VHDL Process Statement warning at dspv.vhdl(567): inferring latch(es) for signal or variable \"wrp3\", which holds its previous value in one or more paths through the process" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrp4 dspv.vhdl(567) " "VHDL Process Statement warning at dspv.vhdl(567): inferring latch(es) for signal or variable \"wrp4\", which holds its previous value in one or more paths through the process" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrp5 dspv.vhdl(567) " "VHDL Process Statement warning at dspv.vhdl(567): inferring latch(es) for signal or variable \"wrp5\", which holds its previous value in one or more paths through the process" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_alu4_c dspv.vhdl(726) " "VHDL Process Statement warning at dspv.vhdl(726): signal \"sig_alu4_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(795) " "VHDL Process Statement warning at dspv.vhdl(795): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(797) " "VHDL Process Statement warning at dspv.vhdl(797): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762401 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(806) " "VHDL Process Statement warning at dspv.vhdl(806): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(808) " "VHDL Process Statement warning at dspv.vhdl(808): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigZE9_op3 dspv.vhdl(816) " "VHDL Process Statement warning at dspv.vhdl(816): signal \"sigZE9_op3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_mem_do dspv.vhdl(847) " "VHDL Process Statement warning at dspv.vhdl(847): signal \"sig_mem_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_mem_do dspv.vhdl(856) " "VHDL Process Statement warning at dspv.vhdl(856): signal \"sig_mem_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 856 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigZE9_op5 dspv.vhdl(883) " "VHDL Process Statement warning at dspv.vhdl(883): signal \"sigZE9_op5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(895) " "VHDL Process Statement warning at dspv.vhdl(895): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 895 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(897) " "VHDL Process Statement warning at dspv.vhdl(897): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 897 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(905) " "VHDL Process Statement warning at dspv.vhdl(905): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_czout dspv.vhdl(907) " "VHDL Process Statement warning at dspv.vhdl(907): signal \"sig_czout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigZE9_op3 dspv.vhdl(916) " "VHDL Process Statement warning at dspv.vhdl(916): signal \"sigZE9_op3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 916 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_mem_do dspv.vhdl(947) " "VHDL Process Statement warning at dspv.vhdl(947): signal \"sig_mem_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_mem_do dspv.vhdl(951) " "VHDL Process Statement warning at dspv.vhdl(951): signal \"sig_mem_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 951 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigZE9_op5 dspv.vhdl(982) " "VHDL Process Statement warning at dspv.vhdl(982): signal \"sigZE9_op5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_pipe5 dspv.vhdl(994) " "VHDL Process Statement warning at dspv.vhdl(994): signal \"sig_pipe5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 994 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762416 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe1------> :0\" dspv.vhdl(1056) " "VHDL Report Statement at dspv.vhdl(1056): \"pipe1------> :0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1056 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe2 ------> :0\" dspv.vhdl(1057) " "VHDL Report Statement at dspv.vhdl(1057): \"pipe2 ------> :0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1057 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe3 ------->:0\" dspv.vhdl(1058) " "VHDL Report Statement at dspv.vhdl(1058): \"pipe3 ------->:0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1058 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe4--------> :0\" dspv.vhdl(1059) " "VHDL Report Statement at dspv.vhdl(1059): \"pipe4--------> :0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1059 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe5 --------> :0\" dspv.vhdl(1060) " "VHDL Report Statement at dspv.vhdl(1060): \"pipe5 --------> :0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1060 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipe4 last bits ---->:0\" dspv.vhdl(1064) " "VHDL Report Statement at dspv.vhdl(1064): \"pipe4 last bits ---->:0\" (NOTE)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 1064 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrp5 dspv.vhdl(567) " "Inferred latch for \"wrp5\" at dspv.vhdl(567)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrp4 dspv.vhdl(567) " "Inferred latch for \"wrp4\" at dspv.vhdl(567)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrp3 dspv.vhdl(567) " "Inferred latch for \"wrp3\" at dspv.vhdl(567)" {  } { { "dspv.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 567 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762432 "|dspv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ext9 zero_ext9:ZE_9_1 " "Elaborating entity \"zero_ext9\" for hierarchy \"zero_ext9:ZE_9_1\"" {  } { { "dspv.vhdl" "ZE_9_1" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_ext9 sig_ext9:SE_9_1 " "Elaborating entity \"sig_ext9\" for hierarchy \"sig_ext9:SE_9_1\"" {  } { { "dspv.vhdl" "SE_9_1" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_ext6 sig_ext6:SE_6_1 " "Elaborating entity \"sig_ext6\" for hierarchy \"sig_ext6:SE_6_1\"" {  } { { "dspv.vhdl" "SE_6_1" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"YASHVIR---------->in6:0\" SE6.vhdl(20) " "VHDL Report Statement at SE6.vhdl(20): \"YASHVIR---------->in6:0\" (NOTE)" {  } { { "SE6.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/SE6.vhdl" 20 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 "|dspv|sig_ext6:SE_6_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_shifter one_bit_shifter:shifter " "Elaborating entity \"one_bit_shifter\" for hierarchy \"one_bit_shifter:shifter\"" {  } { { "dspv.vhdl" "shifter" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_subtractor one_subtractor:subtractor " "Elaborating entity \"one_subtractor\" for hierarchy \"one_subtractor:subtractor\"" {  } { { "dspv.vhdl" "subtractor" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "czregister czregister:czreg " "Elaborating entity \"czregister\" for hierarchy \"czregister:czreg\"" {  } { { "dspv.vhdl" "czreg" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr czregister.vhdl(21) " "VHDL Process Statement warning at czregister.vhdl(21): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|czregister:czreg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cz czregister.vhdl(19) " "VHDL Process Statement warning at czregister.vhdl(19): inferring latch(es) for signal or variable \"cz\", which holds its previous value in one or more paths through the process" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|czregister:czreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\] czregister.vhdl(19) " "Inferred latch for \"cz\[0\]\" at czregister.vhdl(19)" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|czregister:czreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\] czregister.vhdl(19) " "Inferred latch for \"cz\[1\]\" at czregister.vhdl(19)" {  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|czregister:czreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:Register_file " "Elaborating entity \"RF\" for hierarchy \"RF:Register_file\"" {  } { { "dspv.vhdl" "Register_file" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(58) " "VHDL Process Statement warning at register_file.vhdl(58): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"reg1----------------->  :0\" register_file.vhdl(58) " "VHDL Report Statement at register_file.vhdl(58): \"reg1----------------->  :0\" (NOTE)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 58 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(59) " "VHDL Process Statement warning at register_file.vhdl(59): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"reg2----------------->  :0\" register_file.vhdl(59) " "VHDL Report Statement at register_file.vhdl(59): \"reg2----------------->  :0\" (NOTE)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 59 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(60) " "VHDL Process Statement warning at register_file.vhdl(60): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"reg3----------------->  :0\" register_file.vhdl(60) " "VHDL Report Statement at register_file.vhdl(60): \"reg3----------------->  :0\" (NOTE)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 60 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(61) " "VHDL Process Statement warning at register_file.vhdl(61): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"reg4----------------->  :0\" register_file.vhdl(61) " "VHDL Report Statement at register_file.vhdl(61): \"reg4----------------->  :0\" (NOTE)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 61 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(62) " "VHDL Process Statement warning at register_file.vhdl(62): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"reg5----------------->  :0\" register_file.vhdl(62) " "VHDL Report Statement at register_file.vhdl(62): \"reg5----------------->  :0\" (NOTE)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/register_file.vhdl" 62 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|RF:Register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMemory instrMemory:Instruction_Memory " "Elaborating entity \"instrMemory\" for hierarchy \"instrMemory:Instruction_Memory\"" {  } { { "dspv.vhdl" "Instruction_Memory" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"instr memory adddress:0\" instr_memory.vhdl(20) " "VHDL Report Statement at instr_memory.vhdl(20): \"instr memory adddress:0\" (NOTE)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 20 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "storage instr_memory.vhdl(18) " "VHDL Process Statement warning at instr_memory.vhdl(18): inferring latch(es) for signal or variable \"storage\", which holds its previous value in one or more paths through the process" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "storage\[10..15\] instr_memory.vhdl(16) " "Using initial value X (don't care) for net \"storage\[10..15\]\" at instr_memory.vhdl(16)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[9\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[9\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[8\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[8\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[7\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[7\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[6\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[6\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[5\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[5\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[4\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[4\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[3\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[3\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762494 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[2\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[2\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[1\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[1\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[0\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[0\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[1\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[1\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[2\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[2\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[3\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[3\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[4\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[4\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[5\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[5\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[6\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[6\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[7\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[7\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[8\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[8\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[9\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[9\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[10\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[10\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[11\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[11\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[12\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[12\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[13\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[13\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[14\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[14\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storage\[0\]\[15\] instr_memory.vhdl(18) " "Inferred latch for \"storage\[0\]\[15\]\" at instr_memory.vhdl(18)" {  } { { "instr_memory.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/instr_memory.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762510 "|dspv|instrMemory:Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:ALU_2 " "Elaborating entity \"alu2\" for hierarchy \"alu2:ALU_2\"" {  } { { "dspv.vhdl" "ALU_2" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:ALU_1 " "Elaborating entity \"alu1\" for hierarchy \"alu1:ALU_1\"" {  } { { "dspv.vhdl" "ALU_1" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluout ALU1.vhdl(20) " "VHDL Process Statement warning at ALU1.vhdl(20): inferring latch(es) for signal or variable \"aluout\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[0\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[0\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[1\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[1\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[2\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[2\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[3\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[3\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[4\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[4\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[5\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[5\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[6\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[6\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[7\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[7\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[8\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[8\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[9\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[9\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[10\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[10\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[11\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[11\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[12\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[12\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[13\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[13\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[14\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[14\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[15\] ALU1.vhdl(20) " "Inferred latch for \"aluout\[15\]\" at ALU1.vhdl(20)" {  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|alu1:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_d memory_d:Data_Memory " "Elaborating entity \"memory_d\" for hierarchy \"memory_d:Data_Memory\"" {  } { { "dspv.vhdl" "Data_Memory" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"memory data mem add :0\" memory_data.vhdl(37) " "VHDL Report Statement at memory_data.vhdl(37): \"memory data mem add :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 37 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"MRD 1 mem_add in memory :0\" memory_data.vhdl(46) " "VHDL Report Statement at memory_data.vhdl(46): \"MRD 1 mem_add in memory :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 46 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"mem_add 0 in memory :0\" memory_data.vhdl(52) " "VHDL Report Statement at memory_data.vhdl(52): \"mem_add 0 in memory :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 52 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"mem_add 1 in memory :0\" memory_data.vhdl(53) " "VHDL Report Statement at memory_data.vhdl(53): \"mem_add 1 in memory :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 53 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"mem_add 2 in memory :0\" memory_data.vhdl(54) " "VHDL Report Statement at memory_data.vhdl(54): \"mem_add 2 in memory :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 54 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"mem_add 3 in memory :0\" memory_data.vhdl(55) " "VHDL Report Statement at memory_data.vhdl(55): \"mem_add 3 in memory :0\" (NOTE)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 55 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_do memory_data.vhdl(35) " "VHDL Process Statement warning at memory_data.vhdl(35): inferring latch(es) for signal or variable \"mem_do\", which holds its previous value in one or more paths through the process" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[0\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[0\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[1\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[1\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[2\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[2\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[3\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[3\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[4\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[4\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[5\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[5\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[6\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[6\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[7\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[7\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[8\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[8\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[9\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[9\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[10\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[10\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[11\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[11\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[12\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[12\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[13\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[13\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[14\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[14\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_do\[15\] memory_data.vhdl(35) " "Inferred latch for \"mem_do\[15\]\" at memory_data.vhdl(35)" {  } { { "memory_data.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/memory_data.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 "|dspv|memory_d:Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu3 alu3:ALU_3 " "Elaborating entity \"alu3\" for hierarchy \"alu3:ALU_3\"" {  } { { "dspv.vhdl" "ALU_3" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe1 pipe1:PIPE_1 " "Elaborating entity \"pipe1\" for hierarchy \"pipe1:PIPE_1\"" {  } { { "dspv.vhdl" "PIPE_1" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe2 pipe2:PIPE_2 " "Elaborating entity \"pipe2\" for hierarchy \"pipe2:PIPE_2\"" {  } { { "dspv.vhdl" "PIPE_2" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe3 pipe3:PIPE_3 " "Elaborating entity \"pipe3\" for hierarchy \"pipe3:PIPE_3\"" {  } { { "dspv.vhdl" "PIPE_3" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe4 pipe4:PIPE_4 " "Elaborating entity \"pipe4\" for hierarchy \"pipe4:PIPE_4\"" {  } { { "dspv.vhdl" "PIPE_4" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe5 pipe5:PIPE_5 " "Elaborating entity \"pipe5\" for hierarchy \"pipe5:PIPE_5\"" {  } { { "dspv.vhdl" "PIPE_5" { Text "C:/Users/Devesh/Desktop/components/components/dspv.vhdl" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395762541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "czregister:czreg\|cz\[1\] " "Latch czregister:czreg\|cz\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "czregister:czreg\|cz\[0\] " "Latch czregister:czreg\|cz\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "czregister.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/czregister.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[0\] " "Latch alu1:ALU_1\|aluout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[1\] " "Latch alu1:ALU_1\|aluout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[2\] " "Latch alu1:ALU_1\|aluout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[3\] " "Latch alu1:ALU_1\|aluout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[15\] " "Latch alu1:ALU_1\|aluout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[14\] " "Latch alu1:ALU_1\|aluout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[13\] " "Latch alu1:ALU_1\|aluout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[12\] " "Latch alu1:ALU_1\|aluout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[11\] " "Latch alu1:ALU_1\|aluout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[10\] " "Latch alu1:ALU_1\|aluout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[9\] " "Latch alu1:ALU_1\|aluout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[8\] " "Latch alu1:ALU_1\|aluout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[7\] " "Latch alu1:ALU_1\|aluout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[6\] " "Latch alu1:ALU_1\|aluout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[5\] " "Latch alu1:ALU_1\|aluout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:ALU_1\|aluout\[4\] " "Latch alu1:ALU_1\|aluout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipe3:PIPE_3\|data\[15\] " "Ports D and ENA on the latch are fed by the same signal pipe3:PIPE_3\|data\[15\]" {  } { { "pipe3.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/pipe3.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683395764166 ""}  } { { "ALU1.vhdl" "" { Text "C:/Users/Devesh/Desktop/components/components/ALU1.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683395764166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683395765022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683395767521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683395767521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1849 " "Implemented 1849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683395767646 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683395767646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1828 " "Implemented 1828 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683395767646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683395767646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683395767693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 23:26:07 2023 " "Processing ended: Sat May 06 23:26:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683395767693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683395767693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683395767693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683395767693 ""}
