
2. 3colorLED-PWM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000010ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001046  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000270  00800100  00800100  000010ba  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000010ba  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000068  00000000  00000000  0000112c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001137  00000000  00000000  00001194  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000091e  00000000  00000000  000022cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000957  00000000  00000000  00002be9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000120  00000000  00000000  00003540  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000056e  00000000  00000000  00003660  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000097f  00000000  00000000  00003bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  0000454d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	53 c0       	rjmp	.+166    	; 0xac <__bad_interrupt>
       6:	00 00       	nop
       8:	51 c0       	rjmp	.+162    	; 0xac <__bad_interrupt>
       a:	00 00       	nop
       c:	4f c0       	rjmp	.+158    	; 0xac <__bad_interrupt>
       e:	00 00       	nop
      10:	4d c0       	rjmp	.+154    	; 0xac <__bad_interrupt>
      12:	00 00       	nop
      14:	4b c0       	rjmp	.+150    	; 0xac <__bad_interrupt>
      16:	00 00       	nop
      18:	49 c0       	rjmp	.+146    	; 0xac <__bad_interrupt>
      1a:	00 00       	nop
      1c:	47 c0       	rjmp	.+142    	; 0xac <__bad_interrupt>
      1e:	00 00       	nop
      20:	45 c0       	rjmp	.+138    	; 0xac <__bad_interrupt>
      22:	00 00       	nop
      24:	43 c0       	rjmp	.+134    	; 0xac <__bad_interrupt>
      26:	00 00       	nop
      28:	41 c0       	rjmp	.+130    	; 0xac <__bad_interrupt>
      2a:	00 00       	nop
      2c:	3f c0       	rjmp	.+126    	; 0xac <__bad_interrupt>
      2e:	00 00       	nop
      30:	3d c0       	rjmp	.+122    	; 0xac <__bad_interrupt>
      32:	00 00       	nop
      34:	3b c0       	rjmp	.+118    	; 0xac <__bad_interrupt>
      36:	00 00       	nop
      38:	39 c0       	rjmp	.+114    	; 0xac <__bad_interrupt>
      3a:	00 00       	nop
      3c:	37 c0       	rjmp	.+110    	; 0xac <__bad_interrupt>
      3e:	00 00       	nop
      40:	36 c0       	rjmp	.+108    	; 0xae <__vector_16>
      42:	00 00       	nop
      44:	33 c0       	rjmp	.+102    	; 0xac <__bad_interrupt>
      46:	00 00       	nop
      48:	31 c0       	rjmp	.+98     	; 0xac <__bad_interrupt>
      4a:	00 00       	nop
      4c:	2f c0       	rjmp	.+94     	; 0xac <__bad_interrupt>
      4e:	00 00       	nop
      50:	2d c0       	rjmp	.+90     	; 0xac <__bad_interrupt>
      52:	00 00       	nop
      54:	2b c0       	rjmp	.+86     	; 0xac <__bad_interrupt>
      56:	00 00       	nop
      58:	29 c0       	rjmp	.+82     	; 0xac <__bad_interrupt>
      5a:	00 00       	nop
      5c:	27 c0       	rjmp	.+78     	; 0xac <__bad_interrupt>
      5e:	00 00       	nop
      60:	25 c0       	rjmp	.+74     	; 0xac <__bad_interrupt>
      62:	00 00       	nop
      64:	23 c0       	rjmp	.+70     	; 0xac <__bad_interrupt>
      66:	00 00       	nop
      68:	21 c0       	rjmp	.+66     	; 0xac <__bad_interrupt>
      6a:	00 00       	nop
      6c:	1f c0       	rjmp	.+62     	; 0xac <__bad_interrupt>
      6e:	00 00       	nop
      70:	1d c0       	rjmp	.+58     	; 0xac <__bad_interrupt>
      72:	00 00       	nop
      74:	1b c0       	rjmp	.+54     	; 0xac <__bad_interrupt>
      76:	00 00       	nop
      78:	19 c0       	rjmp	.+50     	; 0xac <__bad_interrupt>
      7a:	00 00       	nop
      7c:	17 c0       	rjmp	.+46     	; 0xac <__bad_interrupt>
      7e:	00 00       	nop
      80:	15 c0       	rjmp	.+42     	; 0xac <__bad_interrupt>
      82:	00 00       	nop
      84:	13 c0       	rjmp	.+38     	; 0xac <__bad_interrupt>
      86:	00 00       	nop
      88:	11 c0       	rjmp	.+34     	; 0xac <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
      98:	23 e0       	ldi	r18, 0x03	; 3
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
      a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
      a2:	a0 37       	cpi	r26, 0x70	; 112
      a4:	b2 07       	cpc	r27, r18
      a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
      a8:	bd d6       	rcall	.+3450   	; 0xe24 <main>
      aa:	cb c7       	rjmp	.+3990   	; 0x1042 <_exit>

000000ac <__bad_interrupt>:
      ac:	a9 cf       	rjmp	.-174    	; 0x0 <__vectors>

000000ae <__vector_16>:
		case 'A' : freqA[PINx] = 10000 / freq; break;
		case 'B' : freqB[PINx] = 10000 / freq; break;
		case 'C' : freqC[PINx] = 10000 / freq; break;
		case 'D' : freqD[PINx] = 10000 / freq; break;
		case 'E' : freqE[PINx] = 10000 / freq; break;
		case 'F' : freqF[PINx] = 10000 / freq; break;
      ae:	1f 92       	push	r1
      b0:	0f 92       	push	r0
      b2:	0f b6       	in	r0, 0x3f	; 63
      b4:	0f 92       	push	r0
      b6:	11 24       	eor	r1, r1
      b8:	0b b6       	in	r0, 0x3b	; 59
      ba:	0f 92       	push	r0
      bc:	cf 92       	push	r12
      be:	df 92       	push	r13
      c0:	ef 92       	push	r14
      c2:	ff 92       	push	r15
      c4:	2f 93       	push	r18
      c6:	3f 93       	push	r19
      c8:	4f 93       	push	r20
      ca:	5f 93       	push	r21
      cc:	6f 93       	push	r22
      ce:	7f 93       	push	r23
      d0:	8f 93       	push	r24
      d2:	9f 93       	push	r25
      d4:	af 93       	push	r26
      d6:	bf 93       	push	r27
      d8:	ef 93       	push	r30
      da:	ff 93       	push	r31
      dc:	87 ee       	ldi	r24, 0xE7	; 231
      de:	82 bf       	out	0x32, r24	; 50
      e0:	20 e0       	ldi	r18, 0x00	; 0
      e2:	64 c4       	rjmp	.+2248   	; 0x9ac <__LOCK_REGION_LENGTH__+0x5ac>
      e4:	82 2f       	mov	r24, r18
      e6:	90 e0       	ldi	r25, 0x00	; 0
      e8:	fc 01       	movw	r30, r24
      ea:	ee 0f       	add	r30, r30
      ec:	ff 1f       	adc	r31, r31
      ee:	ee 0f       	add	r30, r30
      f0:	ff 1f       	adc	r31, r31
      f2:	e0 5b       	subi	r30, 0xB0	; 176
      f4:	fc 4f       	sbci	r31, 0xFC	; 252
      f6:	40 81       	ld	r20, Z
      f8:	51 81       	ldd	r21, Z+1	; 0x01
      fa:	62 81       	ldd	r22, Z+2	; 0x02
      fc:	73 81       	ldd	r23, Z+3	; 0x03
      fe:	45 2b       	or	r20, r21
     100:	46 2b       	or	r20, r22
     102:	47 2b       	or	r20, r23
     104:	09 f4       	brne	.+2      	; 0x108 <__vector_16+0x5a>
     106:	a9 c0       	rjmp	.+338    	; 0x25a <__vector_16+0x1ac>
     108:	ac 01       	movw	r20, r24
     10a:	44 0f       	add	r20, r20
     10c:	55 1f       	adc	r21, r21
     10e:	44 0f       	add	r20, r20
     110:	55 1f       	adc	r21, r21
     112:	fa 01       	movw	r30, r20
     114:	e0 56       	subi	r30, 0x60	; 96
     116:	fe 4f       	sbci	r31, 0xFE	; 254
     118:	c0 80       	ld	r12, Z
     11a:	d1 80       	ldd	r13, Z+1	; 0x01
     11c:	e2 80       	ldd	r14, Z+2	; 0x02
     11e:	f3 80       	ldd	r15, Z+3	; 0x03
     120:	fa 01       	movw	r30, r20
     122:	e0 5a       	subi	r30, 0xA0	; 160
     124:	fd 4f       	sbci	r31, 0xFD	; 253
     126:	40 81       	ld	r20, Z
     128:	51 81       	ldd	r21, Z+1	; 0x01
     12a:	62 81       	ldd	r22, Z+2	; 0x02
     12c:	73 81       	ldd	r23, Z+3	; 0x03
     12e:	c4 16       	cp	r12, r20
     130:	d5 06       	cpc	r13, r21
     132:	e6 06       	cpc	r14, r22
     134:	f7 06       	cpc	r15, r23
     136:	f8 f4       	brcc	.+62     	; 0x176 <__vector_16+0xc8>
     138:	fc 01       	movw	r30, r24
     13a:	e8 55       	subi	r30, 0x58	; 88
     13c:	fd 4f       	sbci	r31, 0xFD	; 253
     13e:	30 81       	ld	r19, Z
     140:	33 23       	and	r19, r19
     142:	69 f0       	breq	.+26     	; 0x15e <__vector_16+0xb0>
     144:	3b b3       	in	r19, 0x1b	; 27
     146:	41 e0       	ldi	r20, 0x01	; 1
     148:	50 e0       	ldi	r21, 0x00	; 0
     14a:	02 2e       	mov	r0, r18
     14c:	02 c0       	rjmp	.+4      	; 0x152 <__vector_16+0xa4>
     14e:	44 0f       	add	r20, r20
     150:	55 1f       	adc	r21, r21
     152:	0a 94       	dec	r0
     154:	e2 f7       	brpl	.-8      	; 0x14e <__vector_16+0xa0>
     156:	40 95       	com	r20
     158:	43 23       	and	r20, r19
     15a:	4b bb       	out	0x1b, r20	; 27
     15c:	2a c0       	rjmp	.+84     	; 0x1b2 <__vector_16+0x104>
     15e:	3b b3       	in	r19, 0x1b	; 27
     160:	41 e0       	ldi	r20, 0x01	; 1
     162:	50 e0       	ldi	r21, 0x00	; 0
     164:	02 2e       	mov	r0, r18
     166:	02 c0       	rjmp	.+4      	; 0x16c <__vector_16+0xbe>
     168:	44 0f       	add	r20, r20
     16a:	55 1f       	adc	r21, r21
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <__vector_16+0xba>
     170:	43 2b       	or	r20, r19
     172:	4b bb       	out	0x1b, r20	; 27
     174:	1e c0       	rjmp	.+60     	; 0x1b2 <__vector_16+0x104>
     176:	fc 01       	movw	r30, r24
     178:	e8 55       	subi	r30, 0x58	; 88
     17a:	fd 4f       	sbci	r31, 0xFD	; 253
     17c:	30 81       	ld	r19, Z
     17e:	33 23       	and	r19, r19
     180:	61 f0       	breq	.+24     	; 0x19a <__vector_16+0xec>
     182:	3b b3       	in	r19, 0x1b	; 27
     184:	41 e0       	ldi	r20, 0x01	; 1
     186:	50 e0       	ldi	r21, 0x00	; 0
     188:	02 2e       	mov	r0, r18
     18a:	02 c0       	rjmp	.+4      	; 0x190 <__vector_16+0xe2>
     18c:	44 0f       	add	r20, r20
     18e:	55 1f       	adc	r21, r21
     190:	0a 94       	dec	r0
     192:	e2 f7       	brpl	.-8      	; 0x18c <__vector_16+0xde>
     194:	43 2b       	or	r20, r19
     196:	4b bb       	out	0x1b, r20	; 27
     198:	0c c0       	rjmp	.+24     	; 0x1b2 <__vector_16+0x104>
     19a:	3b b3       	in	r19, 0x1b	; 27
     19c:	41 e0       	ldi	r20, 0x01	; 1
     19e:	50 e0       	ldi	r21, 0x00	; 0
     1a0:	02 2e       	mov	r0, r18
     1a2:	02 c0       	rjmp	.+4      	; 0x1a8 <__vector_16+0xfa>
     1a4:	44 0f       	add	r20, r20
     1a6:	55 1f       	adc	r21, r21
     1a8:	0a 94       	dec	r0
     1aa:	e2 f7       	brpl	.-8      	; 0x1a4 <__vector_16+0xf6>
     1ac:	40 95       	com	r20
     1ae:	43 23       	and	r20, r19
     1b0:	4b bb       	out	0x1b, r20	; 27
     1b2:	ac 01       	movw	r20, r24
     1b4:	44 0f       	add	r20, r20
     1b6:	55 1f       	adc	r21, r21
     1b8:	44 0f       	add	r20, r20
     1ba:	55 1f       	adc	r21, r21
     1bc:	fa 01       	movw	r30, r20
     1be:	e0 56       	subi	r30, 0x60	; 96
     1c0:	fe 4f       	sbci	r31, 0xFE	; 254
     1c2:	c0 80       	ld	r12, Z
     1c4:	d1 80       	ldd	r13, Z+1	; 0x01
     1c6:	e2 80       	ldd	r14, Z+2	; 0x02
     1c8:	f3 80       	ldd	r15, Z+3	; 0x03
     1ca:	fa 01       	movw	r30, r20
     1cc:	e0 5b       	subi	r30, 0xB0	; 176
     1ce:	fc 4f       	sbci	r31, 0xFC	; 252
     1d0:	40 81       	ld	r20, Z
     1d2:	51 81       	ldd	r21, Z+1	; 0x01
     1d4:	62 81       	ldd	r22, Z+2	; 0x02
     1d6:	73 81       	ldd	r23, Z+3	; 0x03
     1d8:	c4 16       	cp	r12, r20
     1da:	d5 06       	cpc	r13, r21
     1dc:	e6 06       	cpc	r14, r22
     1de:	f7 06       	cpc	r15, r23
     1e0:	49 f5       	brne	.+82     	; 0x234 <__vector_16+0x186>
     1e2:	fc 01       	movw	r30, r24
     1e4:	ee 0f       	add	r30, r30
     1e6:	ff 1f       	adc	r31, r31
     1e8:	ee 0f       	add	r30, r30
     1ea:	ff 1f       	adc	r31, r31
     1ec:	e0 56       	subi	r30, 0x60	; 96
     1ee:	fe 4f       	sbci	r31, 0xFE	; 254
     1f0:	10 82       	st	Z, r1
     1f2:	11 82       	std	Z+1, r1	; 0x01
     1f4:	12 82       	std	Z+2, r1	; 0x02
     1f6:	13 82       	std	Z+3, r1	; 0x03
     1f8:	fc 01       	movw	r30, r24
     1fa:	e8 55       	subi	r30, 0x58	; 88
     1fc:	fd 4f       	sbci	r31, 0xFD	; 253
     1fe:	30 81       	ld	r19, Z
     200:	33 23       	and	r19, r19
     202:	69 f0       	breq	.+26     	; 0x21e <__vector_16+0x170>
     204:	3b b3       	in	r19, 0x1b	; 27
     206:	41 e0       	ldi	r20, 0x01	; 1
     208:	50 e0       	ldi	r21, 0x00	; 0
     20a:	08 2e       	mov	r0, r24
     20c:	02 c0       	rjmp	.+4      	; 0x212 <__vector_16+0x164>
     20e:	44 0f       	add	r20, r20
     210:	55 1f       	adc	r21, r21
     212:	0a 94       	dec	r0
     214:	e2 f7       	brpl	.-8      	; 0x20e <__vector_16+0x160>
     216:	40 95       	com	r20
     218:	43 23       	and	r20, r19
     21a:	4b bb       	out	0x1b, r20	; 27
     21c:	0b c0       	rjmp	.+22     	; 0x234 <__vector_16+0x186>
     21e:	3b b3       	in	r19, 0x1b	; 27
     220:	41 e0       	ldi	r20, 0x01	; 1
     222:	50 e0       	ldi	r21, 0x00	; 0
     224:	08 2e       	mov	r0, r24
     226:	02 c0       	rjmp	.+4      	; 0x22c <__vector_16+0x17e>
     228:	44 0f       	add	r20, r20
     22a:	55 1f       	adc	r21, r21
     22c:	0a 94       	dec	r0
     22e:	e2 f7       	brpl	.-8      	; 0x228 <__vector_16+0x17a>
     230:	43 2b       	or	r20, r19
     232:	4b bb       	out	0x1b, r20	; 27
     234:	fc 01       	movw	r30, r24
     236:	ee 0f       	add	r30, r30
     238:	ff 1f       	adc	r31, r31
     23a:	ee 0f       	add	r30, r30
     23c:	ff 1f       	adc	r31, r31
     23e:	e0 56       	subi	r30, 0x60	; 96
     240:	fe 4f       	sbci	r31, 0xFE	; 254
     242:	40 81       	ld	r20, Z
     244:	51 81       	ldd	r21, Z+1	; 0x01
     246:	62 81       	ldd	r22, Z+2	; 0x02
     248:	73 81       	ldd	r23, Z+3	; 0x03
     24a:	4f 5f       	subi	r20, 0xFF	; 255
     24c:	5f 4f       	sbci	r21, 0xFF	; 255
     24e:	6f 4f       	sbci	r22, 0xFF	; 255
     250:	7f 4f       	sbci	r23, 0xFF	; 255
     252:	40 83       	st	Z, r20
     254:	51 83       	std	Z+1, r21	; 0x01
     256:	62 83       	std	Z+2, r22	; 0x02
     258:	73 83       	std	Z+3, r23	; 0x03
     25a:	fc 01       	movw	r30, r24
     25c:	ee 0f       	add	r30, r30
     25e:	ff 1f       	adc	r31, r31
     260:	ee 0f       	add	r30, r30
     262:	ff 1f       	adc	r31, r31
     264:	e0 5d       	subi	r30, 0xD0	; 208
     266:	fc 4f       	sbci	r31, 0xFC	; 252
     268:	40 81       	ld	r20, Z
     26a:	51 81       	ldd	r21, Z+1	; 0x01
     26c:	62 81       	ldd	r22, Z+2	; 0x02
     26e:	73 81       	ldd	r23, Z+3	; 0x03
     270:	45 2b       	or	r20, r21
     272:	46 2b       	or	r20, r22
     274:	47 2b       	or	r20, r23
     276:	09 f4       	brne	.+2      	; 0x27a <__vector_16+0x1cc>
     278:	a9 c0       	rjmp	.+338    	; 0x3cc <__vector_16+0x31e>
     27a:	ac 01       	movw	r20, r24
     27c:	44 0f       	add	r20, r20
     27e:	55 1f       	adc	r21, r21
     280:	44 0f       	add	r20, r20
     282:	55 1f       	adc	r21, r21
     284:	fa 01       	movw	r30, r20
     286:	e0 58       	subi	r30, 0x80	; 128
     288:	fe 4f       	sbci	r31, 0xFE	; 254
     28a:	c0 80       	ld	r12, Z
     28c:	d1 80       	ldd	r13, Z+1	; 0x01
     28e:	e2 80       	ldd	r14, Z+2	; 0x02
     290:	f3 80       	ldd	r15, Z+3	; 0x03
     292:	fa 01       	movw	r30, r20
     294:	e0 5c       	subi	r30, 0xC0	; 192
     296:	fd 4f       	sbci	r31, 0xFD	; 253
     298:	40 81       	ld	r20, Z
     29a:	51 81       	ldd	r21, Z+1	; 0x01
     29c:	62 81       	ldd	r22, Z+2	; 0x02
     29e:	73 81       	ldd	r23, Z+3	; 0x03
     2a0:	c4 16       	cp	r12, r20
     2a2:	d5 06       	cpc	r13, r21
     2a4:	e6 06       	cpc	r14, r22
     2a6:	f7 06       	cpc	r15, r23
     2a8:	f8 f4       	brcc	.+62     	; 0x2e8 <__vector_16+0x23a>
     2aa:	fc 01       	movw	r30, r24
     2ac:	e0 56       	subi	r30, 0x60	; 96
     2ae:	fd 4f       	sbci	r31, 0xFD	; 253
     2b0:	30 81       	ld	r19, Z
     2b2:	33 23       	and	r19, r19
     2b4:	69 f0       	breq	.+26     	; 0x2d0 <__vector_16+0x222>
     2b6:	38 b3       	in	r19, 0x18	; 24
     2b8:	41 e0       	ldi	r20, 0x01	; 1
     2ba:	50 e0       	ldi	r21, 0x00	; 0
     2bc:	08 2e       	mov	r0, r24
     2be:	02 c0       	rjmp	.+4      	; 0x2c4 <__vector_16+0x216>
     2c0:	44 0f       	add	r20, r20
     2c2:	55 1f       	adc	r21, r21
     2c4:	0a 94       	dec	r0
     2c6:	e2 f7       	brpl	.-8      	; 0x2c0 <__vector_16+0x212>
     2c8:	40 95       	com	r20
     2ca:	43 23       	and	r20, r19
     2cc:	48 bb       	out	0x18, r20	; 24
     2ce:	2a c0       	rjmp	.+84     	; 0x324 <__vector_16+0x276>
     2d0:	38 b3       	in	r19, 0x18	; 24
     2d2:	41 e0       	ldi	r20, 0x01	; 1
     2d4:	50 e0       	ldi	r21, 0x00	; 0
     2d6:	08 2e       	mov	r0, r24
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <__vector_16+0x230>
     2da:	44 0f       	add	r20, r20
     2dc:	55 1f       	adc	r21, r21
     2de:	0a 94       	dec	r0
     2e0:	e2 f7       	brpl	.-8      	; 0x2da <__vector_16+0x22c>
     2e2:	43 2b       	or	r20, r19
     2e4:	48 bb       	out	0x18, r20	; 24
     2e6:	1e c0       	rjmp	.+60     	; 0x324 <__vector_16+0x276>
     2e8:	fc 01       	movw	r30, r24
     2ea:	e0 56       	subi	r30, 0x60	; 96
     2ec:	fd 4f       	sbci	r31, 0xFD	; 253
     2ee:	30 81       	ld	r19, Z
     2f0:	33 23       	and	r19, r19
     2f2:	61 f0       	breq	.+24     	; 0x30c <__vector_16+0x25e>
     2f4:	38 b3       	in	r19, 0x18	; 24
     2f6:	41 e0       	ldi	r20, 0x01	; 1
     2f8:	50 e0       	ldi	r21, 0x00	; 0
     2fa:	08 2e       	mov	r0, r24
     2fc:	02 c0       	rjmp	.+4      	; 0x302 <__vector_16+0x254>
     2fe:	44 0f       	add	r20, r20
     300:	55 1f       	adc	r21, r21
     302:	0a 94       	dec	r0
     304:	e2 f7       	brpl	.-8      	; 0x2fe <__vector_16+0x250>
     306:	43 2b       	or	r20, r19
     308:	48 bb       	out	0x18, r20	; 24
     30a:	0c c0       	rjmp	.+24     	; 0x324 <__vector_16+0x276>
     30c:	38 b3       	in	r19, 0x18	; 24
     30e:	41 e0       	ldi	r20, 0x01	; 1
     310:	50 e0       	ldi	r21, 0x00	; 0
     312:	08 2e       	mov	r0, r24
     314:	02 c0       	rjmp	.+4      	; 0x31a <__vector_16+0x26c>
     316:	44 0f       	add	r20, r20
     318:	55 1f       	adc	r21, r21
     31a:	0a 94       	dec	r0
     31c:	e2 f7       	brpl	.-8      	; 0x316 <__vector_16+0x268>
     31e:	40 95       	com	r20
     320:	43 23       	and	r20, r19
     322:	48 bb       	out	0x18, r20	; 24
     324:	ac 01       	movw	r20, r24
     326:	44 0f       	add	r20, r20
     328:	55 1f       	adc	r21, r21
     32a:	44 0f       	add	r20, r20
     32c:	55 1f       	adc	r21, r21
     32e:	fa 01       	movw	r30, r20
     330:	e0 58       	subi	r30, 0x80	; 128
     332:	fe 4f       	sbci	r31, 0xFE	; 254
     334:	c0 80       	ld	r12, Z
     336:	d1 80       	ldd	r13, Z+1	; 0x01
     338:	e2 80       	ldd	r14, Z+2	; 0x02
     33a:	f3 80       	ldd	r15, Z+3	; 0x03
     33c:	fa 01       	movw	r30, r20
     33e:	e0 5d       	subi	r30, 0xD0	; 208
     340:	fc 4f       	sbci	r31, 0xFC	; 252
     342:	40 81       	ld	r20, Z
     344:	51 81       	ldd	r21, Z+1	; 0x01
     346:	62 81       	ldd	r22, Z+2	; 0x02
     348:	73 81       	ldd	r23, Z+3	; 0x03
     34a:	c4 16       	cp	r12, r20
     34c:	d5 06       	cpc	r13, r21
     34e:	e6 06       	cpc	r14, r22
     350:	f7 06       	cpc	r15, r23
     352:	49 f5       	brne	.+82     	; 0x3a6 <__vector_16+0x2f8>
     354:	fc 01       	movw	r30, r24
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	e0 58       	subi	r30, 0x80	; 128
     360:	fe 4f       	sbci	r31, 0xFE	; 254
     362:	10 82       	st	Z, r1
     364:	11 82       	std	Z+1, r1	; 0x01
     366:	12 82       	std	Z+2, r1	; 0x02
     368:	13 82       	std	Z+3, r1	; 0x03
     36a:	fc 01       	movw	r30, r24
     36c:	e0 56       	subi	r30, 0x60	; 96
     36e:	fd 4f       	sbci	r31, 0xFD	; 253
     370:	30 81       	ld	r19, Z
     372:	33 23       	and	r19, r19
     374:	69 f0       	breq	.+26     	; 0x390 <__vector_16+0x2e2>
     376:	38 b3       	in	r19, 0x18	; 24
     378:	41 e0       	ldi	r20, 0x01	; 1
     37a:	50 e0       	ldi	r21, 0x00	; 0
     37c:	08 2e       	mov	r0, r24
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__vector_16+0x2d6>
     380:	44 0f       	add	r20, r20
     382:	55 1f       	adc	r21, r21
     384:	0a 94       	dec	r0
     386:	e2 f7       	brpl	.-8      	; 0x380 <__vector_16+0x2d2>
     388:	40 95       	com	r20
     38a:	43 23       	and	r20, r19
     38c:	48 bb       	out	0x18, r20	; 24
     38e:	0b c0       	rjmp	.+22     	; 0x3a6 <__vector_16+0x2f8>
     390:	38 b3       	in	r19, 0x18	; 24
     392:	41 e0       	ldi	r20, 0x01	; 1
     394:	50 e0       	ldi	r21, 0x00	; 0
     396:	08 2e       	mov	r0, r24
     398:	02 c0       	rjmp	.+4      	; 0x39e <__vector_16+0x2f0>
     39a:	44 0f       	add	r20, r20
     39c:	55 1f       	adc	r21, r21
     39e:	0a 94       	dec	r0
     3a0:	e2 f7       	brpl	.-8      	; 0x39a <__vector_16+0x2ec>
     3a2:	43 2b       	or	r20, r19
     3a4:	48 bb       	out	0x18, r20	; 24
     3a6:	fc 01       	movw	r30, r24
     3a8:	ee 0f       	add	r30, r30
     3aa:	ff 1f       	adc	r31, r31
     3ac:	ee 0f       	add	r30, r30
     3ae:	ff 1f       	adc	r31, r31
     3b0:	e0 58       	subi	r30, 0x80	; 128
     3b2:	fe 4f       	sbci	r31, 0xFE	; 254
     3b4:	40 81       	ld	r20, Z
     3b6:	51 81       	ldd	r21, Z+1	; 0x01
     3b8:	62 81       	ldd	r22, Z+2	; 0x02
     3ba:	73 81       	ldd	r23, Z+3	; 0x03
     3bc:	4f 5f       	subi	r20, 0xFF	; 255
     3be:	5f 4f       	sbci	r21, 0xFF	; 255
     3c0:	6f 4f       	sbci	r22, 0xFF	; 255
     3c2:	7f 4f       	sbci	r23, 0xFF	; 255
     3c4:	40 83       	st	Z, r20
     3c6:	51 83       	std	Z+1, r21	; 0x01
     3c8:	62 83       	std	Z+2, r22	; 0x02
     3ca:	73 83       	std	Z+3, r23	; 0x03
     3cc:	fc 01       	movw	r30, r24
     3ce:	ee 0f       	add	r30, r30
     3d0:	ff 1f       	adc	r31, r31
     3d2:	ee 0f       	add	r30, r30
     3d4:	ff 1f       	adc	r31, r31
     3d6:	e0 5f       	subi	r30, 0xF0	; 240
     3d8:	fc 4f       	sbci	r31, 0xFC	; 252
     3da:	40 81       	ld	r20, Z
     3dc:	51 81       	ldd	r21, Z+1	; 0x01
     3de:	62 81       	ldd	r22, Z+2	; 0x02
     3e0:	73 81       	ldd	r23, Z+3	; 0x03
     3e2:	45 2b       	or	r20, r21
     3e4:	46 2b       	or	r20, r22
     3e6:	47 2b       	or	r20, r23
     3e8:	09 f4       	brne	.+2      	; 0x3ec <__vector_16+0x33e>
     3ea:	a9 c0       	rjmp	.+338    	; 0x53e <__LOCK_REGION_LENGTH__+0x13e>
     3ec:	ac 01       	movw	r20, r24
     3ee:	44 0f       	add	r20, r20
     3f0:	55 1f       	adc	r21, r21
     3f2:	44 0f       	add	r20, r20
     3f4:	55 1f       	adc	r21, r21
     3f6:	fa 01       	movw	r30, r20
     3f8:	e0 5a       	subi	r30, 0xA0	; 160
     3fa:	fe 4f       	sbci	r31, 0xFE	; 254
     3fc:	c0 80       	ld	r12, Z
     3fe:	d1 80       	ldd	r13, Z+1	; 0x01
     400:	e2 80       	ldd	r14, Z+2	; 0x02
     402:	f3 80       	ldd	r15, Z+3	; 0x03
     404:	fa 01       	movw	r30, r20
     406:	e0 5e       	subi	r30, 0xE0	; 224
     408:	fd 4f       	sbci	r31, 0xFD	; 253
     40a:	40 81       	ld	r20, Z
     40c:	51 81       	ldd	r21, Z+1	; 0x01
     40e:	62 81       	ldd	r22, Z+2	; 0x02
     410:	73 81       	ldd	r23, Z+3	; 0x03
     412:	c4 16       	cp	r12, r20
     414:	d5 06       	cpc	r13, r21
     416:	e6 06       	cpc	r14, r22
     418:	f7 06       	cpc	r15, r23
     41a:	f8 f4       	brcc	.+62     	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     41c:	fc 01       	movw	r30, r24
     41e:	e8 56       	subi	r30, 0x68	; 104
     420:	fd 4f       	sbci	r31, 0xFD	; 253
     422:	30 81       	ld	r19, Z
     424:	33 23       	and	r19, r19
     426:	69 f0       	breq	.+26     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     428:	35 b3       	in	r19, 0x15	; 21
     42a:	41 e0       	ldi	r20, 0x01	; 1
     42c:	50 e0       	ldi	r21, 0x00	; 0
     42e:	08 2e       	mov	r0, r24
     430:	02 c0       	rjmp	.+4      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     432:	44 0f       	add	r20, r20
     434:	55 1f       	adc	r21, r21
     436:	0a 94       	dec	r0
     438:	e2 f7       	brpl	.-8      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     43a:	40 95       	com	r20
     43c:	43 23       	and	r20, r19
     43e:	45 bb       	out	0x15, r20	; 21
     440:	2a c0       	rjmp	.+84     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     442:	35 b3       	in	r19, 0x15	; 21
     444:	41 e0       	ldi	r20, 0x01	; 1
     446:	50 e0       	ldi	r21, 0x00	; 0
     448:	08 2e       	mov	r0, r24
     44a:	02 c0       	rjmp	.+4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     44c:	44 0f       	add	r20, r20
     44e:	55 1f       	adc	r21, r21
     450:	0a 94       	dec	r0
     452:	e2 f7       	brpl	.-8      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     454:	43 2b       	or	r20, r19
     456:	45 bb       	out	0x15, r20	; 21
     458:	1e c0       	rjmp	.+60     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     45a:	fc 01       	movw	r30, r24
     45c:	e8 56       	subi	r30, 0x68	; 104
     45e:	fd 4f       	sbci	r31, 0xFD	; 253
     460:	30 81       	ld	r19, Z
     462:	33 23       	and	r19, r19
     464:	61 f0       	breq	.+24     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
     466:	35 b3       	in	r19, 0x15	; 21
     468:	41 e0       	ldi	r20, 0x01	; 1
     46a:	50 e0       	ldi	r21, 0x00	; 0
     46c:	08 2e       	mov	r0, r24
     46e:	02 c0       	rjmp	.+4      	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
     470:	44 0f       	add	r20, r20
     472:	55 1f       	adc	r21, r21
     474:	0a 94       	dec	r0
     476:	e2 f7       	brpl	.-8      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     478:	43 2b       	or	r20, r19
     47a:	45 bb       	out	0x15, r20	; 21
     47c:	0c c0       	rjmp	.+24     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     47e:	35 b3       	in	r19, 0x15	; 21
     480:	41 e0       	ldi	r20, 0x01	; 1
     482:	50 e0       	ldi	r21, 0x00	; 0
     484:	08 2e       	mov	r0, r24
     486:	02 c0       	rjmp	.+4      	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     488:	44 0f       	add	r20, r20
     48a:	55 1f       	adc	r21, r21
     48c:	0a 94       	dec	r0
     48e:	e2 f7       	brpl	.-8      	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
     490:	40 95       	com	r20
     492:	43 23       	and	r20, r19
     494:	45 bb       	out	0x15, r20	; 21
     496:	ac 01       	movw	r20, r24
     498:	44 0f       	add	r20, r20
     49a:	55 1f       	adc	r21, r21
     49c:	44 0f       	add	r20, r20
     49e:	55 1f       	adc	r21, r21
     4a0:	fa 01       	movw	r30, r20
     4a2:	e0 5a       	subi	r30, 0xA0	; 160
     4a4:	fe 4f       	sbci	r31, 0xFE	; 254
     4a6:	c0 80       	ld	r12, Z
     4a8:	d1 80       	ldd	r13, Z+1	; 0x01
     4aa:	e2 80       	ldd	r14, Z+2	; 0x02
     4ac:	f3 80       	ldd	r15, Z+3	; 0x03
     4ae:	fa 01       	movw	r30, r20
     4b0:	e0 5f       	subi	r30, 0xF0	; 240
     4b2:	fc 4f       	sbci	r31, 0xFC	; 252
     4b4:	40 81       	ld	r20, Z
     4b6:	51 81       	ldd	r21, Z+1	; 0x01
     4b8:	62 81       	ldd	r22, Z+2	; 0x02
     4ba:	73 81       	ldd	r23, Z+3	; 0x03
     4bc:	c4 16       	cp	r12, r20
     4be:	d5 06       	cpc	r13, r21
     4c0:	e6 06       	cpc	r14, r22
     4c2:	f7 06       	cpc	r15, r23
     4c4:	49 f5       	brne	.+82     	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
     4c6:	fc 01       	movw	r30, r24
     4c8:	ee 0f       	add	r30, r30
     4ca:	ff 1f       	adc	r31, r31
     4cc:	ee 0f       	add	r30, r30
     4ce:	ff 1f       	adc	r31, r31
     4d0:	e0 5a       	subi	r30, 0xA0	; 160
     4d2:	fe 4f       	sbci	r31, 0xFE	; 254
     4d4:	10 82       	st	Z, r1
     4d6:	11 82       	std	Z+1, r1	; 0x01
     4d8:	12 82       	std	Z+2, r1	; 0x02
     4da:	13 82       	std	Z+3, r1	; 0x03
     4dc:	fc 01       	movw	r30, r24
     4de:	e8 56       	subi	r30, 0x68	; 104
     4e0:	fd 4f       	sbci	r31, 0xFD	; 253
     4e2:	30 81       	ld	r19, Z
     4e4:	33 23       	and	r19, r19
     4e6:	69 f0       	breq	.+26     	; 0x502 <__LOCK_REGION_LENGTH__+0x102>
     4e8:	35 b3       	in	r19, 0x15	; 21
     4ea:	41 e0       	ldi	r20, 0x01	; 1
     4ec:	50 e0       	ldi	r21, 0x00	; 0
     4ee:	08 2e       	mov	r0, r24
     4f0:	02 c0       	rjmp	.+4      	; 0x4f6 <__LOCK_REGION_LENGTH__+0xf6>
     4f2:	44 0f       	add	r20, r20
     4f4:	55 1f       	adc	r21, r21
     4f6:	0a 94       	dec	r0
     4f8:	e2 f7       	brpl	.-8      	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
     4fa:	40 95       	com	r20
     4fc:	43 23       	and	r20, r19
     4fe:	45 bb       	out	0x15, r20	; 21
     500:	0b c0       	rjmp	.+22     	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
     502:	35 b3       	in	r19, 0x15	; 21
     504:	41 e0       	ldi	r20, 0x01	; 1
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	08 2e       	mov	r0, r24
     50a:	02 c0       	rjmp	.+4      	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
     50c:	44 0f       	add	r20, r20
     50e:	55 1f       	adc	r21, r21
     510:	0a 94       	dec	r0
     512:	e2 f7       	brpl	.-8      	; 0x50c <__LOCK_REGION_LENGTH__+0x10c>
     514:	43 2b       	or	r20, r19
     516:	45 bb       	out	0x15, r20	; 21
     518:	fc 01       	movw	r30, r24
     51a:	ee 0f       	add	r30, r30
     51c:	ff 1f       	adc	r31, r31
     51e:	ee 0f       	add	r30, r30
     520:	ff 1f       	adc	r31, r31
     522:	e0 5a       	subi	r30, 0xA0	; 160
     524:	fe 4f       	sbci	r31, 0xFE	; 254
     526:	40 81       	ld	r20, Z
     528:	51 81       	ldd	r21, Z+1	; 0x01
     52a:	62 81       	ldd	r22, Z+2	; 0x02
     52c:	73 81       	ldd	r23, Z+3	; 0x03
     52e:	4f 5f       	subi	r20, 0xFF	; 255
     530:	5f 4f       	sbci	r21, 0xFF	; 255
     532:	6f 4f       	sbci	r22, 0xFF	; 255
     534:	7f 4f       	sbci	r23, 0xFF	; 255
     536:	40 83       	st	Z, r20
     538:	51 83       	std	Z+1, r21	; 0x01
     53a:	62 83       	std	Z+2, r22	; 0x02
     53c:	73 83       	std	Z+3, r23	; 0x03
     53e:	fc 01       	movw	r30, r24
     540:	ee 0f       	add	r30, r30
     542:	ff 1f       	adc	r31, r31
     544:	ee 0f       	add	r30, r30
     546:	ff 1f       	adc	r31, r31
     548:	e0 51       	subi	r30, 0x10	; 16
     54a:	fd 4f       	sbci	r31, 0xFD	; 253
     54c:	40 81       	ld	r20, Z
     54e:	51 81       	ldd	r21, Z+1	; 0x01
     550:	62 81       	ldd	r22, Z+2	; 0x02
     552:	73 81       	ldd	r23, Z+3	; 0x03
     554:	45 2b       	or	r20, r21
     556:	46 2b       	or	r20, r22
     558:	47 2b       	or	r20, r23
     55a:	09 f4       	brne	.+2      	; 0x55e <__LOCK_REGION_LENGTH__+0x15e>
     55c:	a9 c0       	rjmp	.+338    	; 0x6b0 <__LOCK_REGION_LENGTH__+0x2b0>
     55e:	ac 01       	movw	r20, r24
     560:	44 0f       	add	r20, r20
     562:	55 1f       	adc	r21, r21
     564:	44 0f       	add	r20, r20
     566:	55 1f       	adc	r21, r21
     568:	fa 01       	movw	r30, r20
     56a:	e0 5c       	subi	r30, 0xC0	; 192
     56c:	fe 4f       	sbci	r31, 0xFE	; 254
     56e:	c0 80       	ld	r12, Z
     570:	d1 80       	ldd	r13, Z+1	; 0x01
     572:	e2 80       	ldd	r14, Z+2	; 0x02
     574:	f3 80       	ldd	r15, Z+3	; 0x03
     576:	fa 01       	movw	r30, r20
     578:	e0 50       	subi	r30, 0x00	; 0
     57a:	fe 4f       	sbci	r31, 0xFE	; 254
     57c:	40 81       	ld	r20, Z
     57e:	51 81       	ldd	r21, Z+1	; 0x01
     580:	62 81       	ldd	r22, Z+2	; 0x02
     582:	73 81       	ldd	r23, Z+3	; 0x03
     584:	c4 16       	cp	r12, r20
     586:	d5 06       	cpc	r13, r21
     588:	e6 06       	cpc	r14, r22
     58a:	f7 06       	cpc	r15, r23
     58c:	f8 f4       	brcc	.+62     	; 0x5cc <__LOCK_REGION_LENGTH__+0x1cc>
     58e:	fc 01       	movw	r30, r24
     590:	e0 57       	subi	r30, 0x70	; 112
     592:	fd 4f       	sbci	r31, 0xFD	; 253
     594:	30 81       	ld	r19, Z
     596:	33 23       	and	r19, r19
     598:	69 f0       	breq	.+26     	; 0x5b4 <__LOCK_REGION_LENGTH__+0x1b4>
     59a:	32 b3       	in	r19, 0x12	; 18
     59c:	41 e0       	ldi	r20, 0x01	; 1
     59e:	50 e0       	ldi	r21, 0x00	; 0
     5a0:	08 2e       	mov	r0, r24
     5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
     5a4:	44 0f       	add	r20, r20
     5a6:	55 1f       	adc	r21, r21
     5a8:	0a 94       	dec	r0
     5aa:	e2 f7       	brpl	.-8      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
     5ac:	40 95       	com	r20
     5ae:	43 23       	and	r20, r19
     5b0:	42 bb       	out	0x12, r20	; 18
     5b2:	2a c0       	rjmp	.+84     	; 0x608 <__LOCK_REGION_LENGTH__+0x208>
     5b4:	32 b3       	in	r19, 0x12	; 18
     5b6:	41 e0       	ldi	r20, 0x01	; 1
     5b8:	50 e0       	ldi	r21, 0x00	; 0
     5ba:	08 2e       	mov	r0, r24
     5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     5be:	44 0f       	add	r20, r20
     5c0:	55 1f       	adc	r21, r21
     5c2:	0a 94       	dec	r0
     5c4:	e2 f7       	brpl	.-8      	; 0x5be <__LOCK_REGION_LENGTH__+0x1be>
     5c6:	43 2b       	or	r20, r19
     5c8:	42 bb       	out	0x12, r20	; 18
     5ca:	1e c0       	rjmp	.+60     	; 0x608 <__LOCK_REGION_LENGTH__+0x208>
     5cc:	fc 01       	movw	r30, r24
     5ce:	e0 57       	subi	r30, 0x70	; 112
     5d0:	fd 4f       	sbci	r31, 0xFD	; 253
     5d2:	30 81       	ld	r19, Z
     5d4:	33 23       	and	r19, r19
     5d6:	61 f0       	breq	.+24     	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
     5d8:	32 b3       	in	r19, 0x12	; 18
     5da:	41 e0       	ldi	r20, 0x01	; 1
     5dc:	50 e0       	ldi	r21, 0x00	; 0
     5de:	08 2e       	mov	r0, r24
     5e0:	02 c0       	rjmp	.+4      	; 0x5e6 <__LOCK_REGION_LENGTH__+0x1e6>
     5e2:	44 0f       	add	r20, r20
     5e4:	55 1f       	adc	r21, r21
     5e6:	0a 94       	dec	r0
     5e8:	e2 f7       	brpl	.-8      	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     5ea:	43 2b       	or	r20, r19
     5ec:	42 bb       	out	0x12, r20	; 18
     5ee:	0c c0       	rjmp	.+24     	; 0x608 <__LOCK_REGION_LENGTH__+0x208>
     5f0:	32 b3       	in	r19, 0x12	; 18
     5f2:	41 e0       	ldi	r20, 0x01	; 1
     5f4:	50 e0       	ldi	r21, 0x00	; 0
     5f6:	08 2e       	mov	r0, r24
     5f8:	02 c0       	rjmp	.+4      	; 0x5fe <__LOCK_REGION_LENGTH__+0x1fe>
     5fa:	44 0f       	add	r20, r20
     5fc:	55 1f       	adc	r21, r21
     5fe:	0a 94       	dec	r0
     600:	e2 f7       	brpl	.-8      	; 0x5fa <__LOCK_REGION_LENGTH__+0x1fa>
     602:	40 95       	com	r20
     604:	43 23       	and	r20, r19
     606:	42 bb       	out	0x12, r20	; 18
     608:	ac 01       	movw	r20, r24
     60a:	44 0f       	add	r20, r20
     60c:	55 1f       	adc	r21, r21
     60e:	44 0f       	add	r20, r20
     610:	55 1f       	adc	r21, r21
     612:	fa 01       	movw	r30, r20
     614:	e0 5c       	subi	r30, 0xC0	; 192
     616:	fe 4f       	sbci	r31, 0xFE	; 254
     618:	c0 80       	ld	r12, Z
     61a:	d1 80       	ldd	r13, Z+1	; 0x01
     61c:	e2 80       	ldd	r14, Z+2	; 0x02
     61e:	f3 80       	ldd	r15, Z+3	; 0x03
     620:	fa 01       	movw	r30, r20
     622:	e0 51       	subi	r30, 0x10	; 16
     624:	fd 4f       	sbci	r31, 0xFD	; 253
     626:	40 81       	ld	r20, Z
     628:	51 81       	ldd	r21, Z+1	; 0x01
     62a:	62 81       	ldd	r22, Z+2	; 0x02
     62c:	73 81       	ldd	r23, Z+3	; 0x03
     62e:	c4 16       	cp	r12, r20
     630:	d5 06       	cpc	r13, r21
     632:	e6 06       	cpc	r14, r22
     634:	f7 06       	cpc	r15, r23
     636:	49 f5       	brne	.+82     	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     638:	fc 01       	movw	r30, r24
     63a:	ee 0f       	add	r30, r30
     63c:	ff 1f       	adc	r31, r31
     63e:	ee 0f       	add	r30, r30
     640:	ff 1f       	adc	r31, r31
     642:	e0 5c       	subi	r30, 0xC0	; 192
     644:	fe 4f       	sbci	r31, 0xFE	; 254
     646:	10 82       	st	Z, r1
     648:	11 82       	std	Z+1, r1	; 0x01
     64a:	12 82       	std	Z+2, r1	; 0x02
     64c:	13 82       	std	Z+3, r1	; 0x03
     64e:	fc 01       	movw	r30, r24
     650:	e0 57       	subi	r30, 0x70	; 112
     652:	fd 4f       	sbci	r31, 0xFD	; 253
     654:	30 81       	ld	r19, Z
     656:	33 23       	and	r19, r19
     658:	69 f0       	breq	.+26     	; 0x674 <__LOCK_REGION_LENGTH__+0x274>
     65a:	32 b3       	in	r19, 0x12	; 18
     65c:	41 e0       	ldi	r20, 0x01	; 1
     65e:	50 e0       	ldi	r21, 0x00	; 0
     660:	08 2e       	mov	r0, r24
     662:	02 c0       	rjmp	.+4      	; 0x668 <__LOCK_REGION_LENGTH__+0x268>
     664:	44 0f       	add	r20, r20
     666:	55 1f       	adc	r21, r21
     668:	0a 94       	dec	r0
     66a:	e2 f7       	brpl	.-8      	; 0x664 <__LOCK_REGION_LENGTH__+0x264>
     66c:	40 95       	com	r20
     66e:	43 23       	and	r20, r19
     670:	42 bb       	out	0x12, r20	; 18
     672:	0b c0       	rjmp	.+22     	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     674:	32 b3       	in	r19, 0x12	; 18
     676:	41 e0       	ldi	r20, 0x01	; 1
     678:	50 e0       	ldi	r21, 0x00	; 0
     67a:	08 2e       	mov	r0, r24
     67c:	02 c0       	rjmp	.+4      	; 0x682 <__LOCK_REGION_LENGTH__+0x282>
     67e:	44 0f       	add	r20, r20
     680:	55 1f       	adc	r21, r21
     682:	0a 94       	dec	r0
     684:	e2 f7       	brpl	.-8      	; 0x67e <__LOCK_REGION_LENGTH__+0x27e>
     686:	43 2b       	or	r20, r19
     688:	42 bb       	out	0x12, r20	; 18
     68a:	fc 01       	movw	r30, r24
     68c:	ee 0f       	add	r30, r30
     68e:	ff 1f       	adc	r31, r31
     690:	ee 0f       	add	r30, r30
     692:	ff 1f       	adc	r31, r31
     694:	e0 5c       	subi	r30, 0xC0	; 192
     696:	fe 4f       	sbci	r31, 0xFE	; 254
     698:	40 81       	ld	r20, Z
     69a:	51 81       	ldd	r21, Z+1	; 0x01
     69c:	62 81       	ldd	r22, Z+2	; 0x02
     69e:	73 81       	ldd	r23, Z+3	; 0x03
     6a0:	4f 5f       	subi	r20, 0xFF	; 255
     6a2:	5f 4f       	sbci	r21, 0xFF	; 255
     6a4:	6f 4f       	sbci	r22, 0xFF	; 255
     6a6:	7f 4f       	sbci	r23, 0xFF	; 255
     6a8:	40 83       	st	Z, r20
     6aa:	51 83       	std	Z+1, r21	; 0x01
     6ac:	62 83       	std	Z+2, r22	; 0x02
     6ae:	73 83       	std	Z+3, r23	; 0x03
     6b0:	fc 01       	movw	r30, r24
     6b2:	ee 0f       	add	r30, r30
     6b4:	ff 1f       	adc	r31, r31
     6b6:	ee 0f       	add	r30, r30
     6b8:	ff 1f       	adc	r31, r31
     6ba:	e0 53       	subi	r30, 0x30	; 48
     6bc:	fd 4f       	sbci	r31, 0xFD	; 253
     6be:	40 81       	ld	r20, Z
     6c0:	51 81       	ldd	r21, Z+1	; 0x01
     6c2:	62 81       	ldd	r22, Z+2	; 0x02
     6c4:	73 81       	ldd	r23, Z+3	; 0x03
     6c6:	45 2b       	or	r20, r21
     6c8:	46 2b       	or	r20, r22
     6ca:	47 2b       	or	r20, r23
     6cc:	09 f4       	brne	.+2      	; 0x6d0 <__LOCK_REGION_LENGTH__+0x2d0>
     6ce:	a9 c0       	rjmp	.+338    	; 0x822 <__LOCK_REGION_LENGTH__+0x422>
     6d0:	ac 01       	movw	r20, r24
     6d2:	44 0f       	add	r20, r20
     6d4:	55 1f       	adc	r21, r21
     6d6:	44 0f       	add	r20, r20
     6d8:	55 1f       	adc	r21, r21
     6da:	fa 01       	movw	r30, r20
     6dc:	e0 5e       	subi	r30, 0xE0	; 224
     6de:	fe 4f       	sbci	r31, 0xFE	; 254
     6e0:	c0 80       	ld	r12, Z
     6e2:	d1 80       	ldd	r13, Z+1	; 0x01
     6e4:	e2 80       	ldd	r14, Z+2	; 0x02
     6e6:	f3 80       	ldd	r15, Z+3	; 0x03
     6e8:	fa 01       	movw	r30, r20
     6ea:	e0 52       	subi	r30, 0x20	; 32
     6ec:	fe 4f       	sbci	r31, 0xFE	; 254
     6ee:	40 81       	ld	r20, Z
     6f0:	51 81       	ldd	r21, Z+1	; 0x01
     6f2:	62 81       	ldd	r22, Z+2	; 0x02
     6f4:	73 81       	ldd	r23, Z+3	; 0x03
     6f6:	c4 16       	cp	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	e6 06       	cpc	r14, r22
     6fc:	f7 06       	cpc	r15, r23
     6fe:	f8 f4       	brcc	.+62     	; 0x73e <__LOCK_REGION_LENGTH__+0x33e>
     700:	fc 01       	movw	r30, r24
     702:	e8 57       	subi	r30, 0x78	; 120
     704:	fd 4f       	sbci	r31, 0xFD	; 253
     706:	30 81       	ld	r19, Z
     708:	33 23       	and	r19, r19
     70a:	69 f0       	breq	.+26     	; 0x726 <__LOCK_REGION_LENGTH__+0x326>
     70c:	33 b1       	in	r19, 0x03	; 3
     70e:	41 e0       	ldi	r20, 0x01	; 1
     710:	50 e0       	ldi	r21, 0x00	; 0
     712:	08 2e       	mov	r0, r24
     714:	02 c0       	rjmp	.+4      	; 0x71a <__LOCK_REGION_LENGTH__+0x31a>
     716:	44 0f       	add	r20, r20
     718:	55 1f       	adc	r21, r21
     71a:	0a 94       	dec	r0
     71c:	e2 f7       	brpl	.-8      	; 0x716 <__LOCK_REGION_LENGTH__+0x316>
     71e:	40 95       	com	r20
     720:	43 23       	and	r20, r19
     722:	43 b9       	out	0x03, r20	; 3
     724:	2a c0       	rjmp	.+84     	; 0x77a <__LOCK_REGION_LENGTH__+0x37a>
     726:	33 b1       	in	r19, 0x03	; 3
     728:	41 e0       	ldi	r20, 0x01	; 1
     72a:	50 e0       	ldi	r21, 0x00	; 0
     72c:	08 2e       	mov	r0, r24
     72e:	02 c0       	rjmp	.+4      	; 0x734 <__LOCK_REGION_LENGTH__+0x334>
     730:	44 0f       	add	r20, r20
     732:	55 1f       	adc	r21, r21
     734:	0a 94       	dec	r0
     736:	e2 f7       	brpl	.-8      	; 0x730 <__LOCK_REGION_LENGTH__+0x330>
     738:	43 2b       	or	r20, r19
     73a:	43 b9       	out	0x03, r20	; 3
     73c:	1e c0       	rjmp	.+60     	; 0x77a <__LOCK_REGION_LENGTH__+0x37a>
     73e:	fc 01       	movw	r30, r24
     740:	e8 57       	subi	r30, 0x78	; 120
     742:	fd 4f       	sbci	r31, 0xFD	; 253
     744:	30 81       	ld	r19, Z
     746:	33 23       	and	r19, r19
     748:	61 f0       	breq	.+24     	; 0x762 <__LOCK_REGION_LENGTH__+0x362>
     74a:	33 b1       	in	r19, 0x03	; 3
     74c:	41 e0       	ldi	r20, 0x01	; 1
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	08 2e       	mov	r0, r24
     752:	02 c0       	rjmp	.+4      	; 0x758 <__LOCK_REGION_LENGTH__+0x358>
     754:	44 0f       	add	r20, r20
     756:	55 1f       	adc	r21, r21
     758:	0a 94       	dec	r0
     75a:	e2 f7       	brpl	.-8      	; 0x754 <__LOCK_REGION_LENGTH__+0x354>
     75c:	43 2b       	or	r20, r19
     75e:	43 b9       	out	0x03, r20	; 3
     760:	0c c0       	rjmp	.+24     	; 0x77a <__LOCK_REGION_LENGTH__+0x37a>
     762:	33 b1       	in	r19, 0x03	; 3
     764:	41 e0       	ldi	r20, 0x01	; 1
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	08 2e       	mov	r0, r24
     76a:	02 c0       	rjmp	.+4      	; 0x770 <__LOCK_REGION_LENGTH__+0x370>
     76c:	44 0f       	add	r20, r20
     76e:	55 1f       	adc	r21, r21
     770:	0a 94       	dec	r0
     772:	e2 f7       	brpl	.-8      	; 0x76c <__LOCK_REGION_LENGTH__+0x36c>
     774:	40 95       	com	r20
     776:	43 23       	and	r20, r19
     778:	43 b9       	out	0x03, r20	; 3
     77a:	ac 01       	movw	r20, r24
     77c:	44 0f       	add	r20, r20
     77e:	55 1f       	adc	r21, r21
     780:	44 0f       	add	r20, r20
     782:	55 1f       	adc	r21, r21
     784:	fa 01       	movw	r30, r20
     786:	e0 5e       	subi	r30, 0xE0	; 224
     788:	fe 4f       	sbci	r31, 0xFE	; 254
     78a:	c0 80       	ld	r12, Z
     78c:	d1 80       	ldd	r13, Z+1	; 0x01
     78e:	e2 80       	ldd	r14, Z+2	; 0x02
     790:	f3 80       	ldd	r15, Z+3	; 0x03
     792:	fa 01       	movw	r30, r20
     794:	e0 53       	subi	r30, 0x30	; 48
     796:	fd 4f       	sbci	r31, 0xFD	; 253
     798:	40 81       	ld	r20, Z
     79a:	51 81       	ldd	r21, Z+1	; 0x01
     79c:	62 81       	ldd	r22, Z+2	; 0x02
     79e:	73 81       	ldd	r23, Z+3	; 0x03
     7a0:	c4 16       	cp	r12, r20
     7a2:	d5 06       	cpc	r13, r21
     7a4:	e6 06       	cpc	r14, r22
     7a6:	f7 06       	cpc	r15, r23
     7a8:	49 f5       	brne	.+82     	; 0x7fc <__LOCK_REGION_LENGTH__+0x3fc>
     7aa:	fc 01       	movw	r30, r24
     7ac:	ee 0f       	add	r30, r30
     7ae:	ff 1f       	adc	r31, r31
     7b0:	ee 0f       	add	r30, r30
     7b2:	ff 1f       	adc	r31, r31
     7b4:	e0 5e       	subi	r30, 0xE0	; 224
     7b6:	fe 4f       	sbci	r31, 0xFE	; 254
     7b8:	10 82       	st	Z, r1
     7ba:	11 82       	std	Z+1, r1	; 0x01
     7bc:	12 82       	std	Z+2, r1	; 0x02
     7be:	13 82       	std	Z+3, r1	; 0x03
     7c0:	fc 01       	movw	r30, r24
     7c2:	e8 57       	subi	r30, 0x78	; 120
     7c4:	fd 4f       	sbci	r31, 0xFD	; 253
     7c6:	30 81       	ld	r19, Z
     7c8:	33 23       	and	r19, r19
     7ca:	69 f0       	breq	.+26     	; 0x7e6 <__LOCK_REGION_LENGTH__+0x3e6>
     7cc:	33 b1       	in	r19, 0x03	; 3
     7ce:	41 e0       	ldi	r20, 0x01	; 1
     7d0:	50 e0       	ldi	r21, 0x00	; 0
     7d2:	08 2e       	mov	r0, r24
     7d4:	02 c0       	rjmp	.+4      	; 0x7da <__LOCK_REGION_LENGTH__+0x3da>
     7d6:	44 0f       	add	r20, r20
     7d8:	55 1f       	adc	r21, r21
     7da:	0a 94       	dec	r0
     7dc:	e2 f7       	brpl	.-8      	; 0x7d6 <__LOCK_REGION_LENGTH__+0x3d6>
     7de:	40 95       	com	r20
     7e0:	43 23       	and	r20, r19
     7e2:	43 b9       	out	0x03, r20	; 3
     7e4:	0b c0       	rjmp	.+22     	; 0x7fc <__LOCK_REGION_LENGTH__+0x3fc>
     7e6:	33 b1       	in	r19, 0x03	; 3
     7e8:	41 e0       	ldi	r20, 0x01	; 1
     7ea:	50 e0       	ldi	r21, 0x00	; 0
     7ec:	08 2e       	mov	r0, r24
     7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <__LOCK_REGION_LENGTH__+0x3f4>
     7f0:	44 0f       	add	r20, r20
     7f2:	55 1f       	adc	r21, r21
     7f4:	0a 94       	dec	r0
     7f6:	e2 f7       	brpl	.-8      	; 0x7f0 <__LOCK_REGION_LENGTH__+0x3f0>
     7f8:	43 2b       	or	r20, r19
     7fa:	43 b9       	out	0x03, r20	; 3
     7fc:	fc 01       	movw	r30, r24
     7fe:	ee 0f       	add	r30, r30
     800:	ff 1f       	adc	r31, r31
     802:	ee 0f       	add	r30, r30
     804:	ff 1f       	adc	r31, r31
     806:	e0 5e       	subi	r30, 0xE0	; 224
     808:	fe 4f       	sbci	r31, 0xFE	; 254
     80a:	40 81       	ld	r20, Z
     80c:	51 81       	ldd	r21, Z+1	; 0x01
     80e:	62 81       	ldd	r22, Z+2	; 0x02
     810:	73 81       	ldd	r23, Z+3	; 0x03
     812:	4f 5f       	subi	r20, 0xFF	; 255
     814:	5f 4f       	sbci	r21, 0xFF	; 255
     816:	6f 4f       	sbci	r22, 0xFF	; 255
     818:	7f 4f       	sbci	r23, 0xFF	; 255
     81a:	40 83       	st	Z, r20
     81c:	51 83       	std	Z+1, r21	; 0x01
     81e:	62 83       	std	Z+2, r22	; 0x02
     820:	73 83       	std	Z+3, r23	; 0x03
     822:	fc 01       	movw	r30, r24
     824:	ee 0f       	add	r30, r30
     826:	ff 1f       	adc	r31, r31
     828:	ee 0f       	add	r30, r30
     82a:	ff 1f       	adc	r31, r31
     82c:	e0 55       	subi	r30, 0x50	; 80
     82e:	fd 4f       	sbci	r31, 0xFD	; 253
     830:	40 81       	ld	r20, Z
     832:	51 81       	ldd	r21, Z+1	; 0x01
     834:	62 81       	ldd	r22, Z+2	; 0x02
     836:	73 81       	ldd	r23, Z+3	; 0x03
     838:	45 2b       	or	r20, r21
     83a:	46 2b       	or	r20, r22
     83c:	47 2b       	or	r20, r23
     83e:	09 f4       	brne	.+2      	; 0x842 <__LOCK_REGION_LENGTH__+0x442>
     840:	b4 c0       	rjmp	.+360    	; 0x9aa <__LOCK_REGION_LENGTH__+0x5aa>
     842:	ac 01       	movw	r20, r24
     844:	44 0f       	add	r20, r20
     846:	55 1f       	adc	r21, r21
     848:	44 0f       	add	r20, r20
     84a:	55 1f       	adc	r21, r21
     84c:	fa 01       	movw	r30, r20
     84e:	e0 50       	subi	r30, 0x00	; 0
     850:	ff 4f       	sbci	r31, 0xFF	; 255
     852:	c0 80       	ld	r12, Z
     854:	d1 80       	ldd	r13, Z+1	; 0x01
     856:	e2 80       	ldd	r14, Z+2	; 0x02
     858:	f3 80       	ldd	r15, Z+3	; 0x03
     85a:	fa 01       	movw	r30, r20
     85c:	e0 54       	subi	r30, 0x40	; 64
     85e:	fe 4f       	sbci	r31, 0xFE	; 254
     860:	40 81       	ld	r20, Z
     862:	51 81       	ldd	r21, Z+1	; 0x01
     864:	62 81       	ldd	r22, Z+2	; 0x02
     866:	73 81       	ldd	r23, Z+3	; 0x03
     868:	c4 16       	cp	r12, r20
     86a:	d5 06       	cpc	r13, r21
     86c:	e6 06       	cpc	r14, r22
     86e:	f7 06       	cpc	r15, r23
     870:	18 f5       	brcc	.+70     	; 0x8b8 <__LOCK_REGION_LENGTH__+0x4b8>
     872:	fc 01       	movw	r30, r24
     874:	e0 58       	subi	r30, 0x80	; 128
     876:	fd 4f       	sbci	r31, 0xFD	; 253
     878:	30 81       	ld	r19, Z
     87a:	33 23       	and	r19, r19
     87c:	79 f0       	breq	.+30     	; 0x89c <__LOCK_REGION_LENGTH__+0x49c>
     87e:	e2 e6       	ldi	r30, 0x62	; 98
     880:	f0 e0       	ldi	r31, 0x00	; 0
     882:	30 81       	ld	r19, Z
     884:	41 e0       	ldi	r20, 0x01	; 1
     886:	50 e0       	ldi	r21, 0x00	; 0
     888:	08 2e       	mov	r0, r24
     88a:	02 c0       	rjmp	.+4      	; 0x890 <__LOCK_REGION_LENGTH__+0x490>
     88c:	44 0f       	add	r20, r20
     88e:	55 1f       	adc	r21, r21
     890:	0a 94       	dec	r0
     892:	e2 f7       	brpl	.-8      	; 0x88c <__LOCK_REGION_LENGTH__+0x48c>
     894:	40 95       	com	r20
     896:	43 23       	and	r20, r19
     898:	40 83       	st	Z, r20
     89a:	30 c0       	rjmp	.+96     	; 0x8fc <__LOCK_REGION_LENGTH__+0x4fc>
     89c:	e2 e6       	ldi	r30, 0x62	; 98
     89e:	f0 e0       	ldi	r31, 0x00	; 0
     8a0:	30 81       	ld	r19, Z
     8a2:	41 e0       	ldi	r20, 0x01	; 1
     8a4:	50 e0       	ldi	r21, 0x00	; 0
     8a6:	08 2e       	mov	r0, r24
     8a8:	02 c0       	rjmp	.+4      	; 0x8ae <__LOCK_REGION_LENGTH__+0x4ae>
     8aa:	44 0f       	add	r20, r20
     8ac:	55 1f       	adc	r21, r21
     8ae:	0a 94       	dec	r0
     8b0:	e2 f7       	brpl	.-8      	; 0x8aa <__LOCK_REGION_LENGTH__+0x4aa>
     8b2:	43 2b       	or	r20, r19
     8b4:	40 83       	st	Z, r20
     8b6:	22 c0       	rjmp	.+68     	; 0x8fc <__LOCK_REGION_LENGTH__+0x4fc>
     8b8:	fc 01       	movw	r30, r24
     8ba:	e0 58       	subi	r30, 0x80	; 128
     8bc:	fd 4f       	sbci	r31, 0xFD	; 253
     8be:	30 81       	ld	r19, Z
     8c0:	33 23       	and	r19, r19
     8c2:	71 f0       	breq	.+28     	; 0x8e0 <__LOCK_REGION_LENGTH__+0x4e0>
     8c4:	e2 e6       	ldi	r30, 0x62	; 98
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	30 81       	ld	r19, Z
     8ca:	41 e0       	ldi	r20, 0x01	; 1
     8cc:	50 e0       	ldi	r21, 0x00	; 0
     8ce:	08 2e       	mov	r0, r24
     8d0:	02 c0       	rjmp	.+4      	; 0x8d6 <__LOCK_REGION_LENGTH__+0x4d6>
     8d2:	44 0f       	add	r20, r20
     8d4:	55 1f       	adc	r21, r21
     8d6:	0a 94       	dec	r0
     8d8:	e2 f7       	brpl	.-8      	; 0x8d2 <__LOCK_REGION_LENGTH__+0x4d2>
     8da:	43 2b       	or	r20, r19
     8dc:	40 83       	st	Z, r20
     8de:	0e c0       	rjmp	.+28     	; 0x8fc <__LOCK_REGION_LENGTH__+0x4fc>
     8e0:	e2 e6       	ldi	r30, 0x62	; 98
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	30 81       	ld	r19, Z
     8e6:	41 e0       	ldi	r20, 0x01	; 1
     8e8:	50 e0       	ldi	r21, 0x00	; 0
     8ea:	08 2e       	mov	r0, r24
     8ec:	02 c0       	rjmp	.+4      	; 0x8f2 <__LOCK_REGION_LENGTH__+0x4f2>
     8ee:	44 0f       	add	r20, r20
     8f0:	55 1f       	adc	r21, r21
     8f2:	0a 94       	dec	r0
     8f4:	e2 f7       	brpl	.-8      	; 0x8ee <__LOCK_REGION_LENGTH__+0x4ee>
     8f6:	40 95       	com	r20
     8f8:	43 23       	and	r20, r19
     8fa:	40 83       	st	Z, r20
     8fc:	ac 01       	movw	r20, r24
     8fe:	44 0f       	add	r20, r20
     900:	55 1f       	adc	r21, r21
     902:	44 0f       	add	r20, r20
     904:	55 1f       	adc	r21, r21
     906:	fa 01       	movw	r30, r20
     908:	e0 50       	subi	r30, 0x00	; 0
     90a:	ff 4f       	sbci	r31, 0xFF	; 255
     90c:	c0 80       	ld	r12, Z
     90e:	d1 80       	ldd	r13, Z+1	; 0x01
     910:	e2 80       	ldd	r14, Z+2	; 0x02
     912:	f3 80       	ldd	r15, Z+3	; 0x03
     914:	fa 01       	movw	r30, r20
     916:	e0 55       	subi	r30, 0x50	; 80
     918:	fd 4f       	sbci	r31, 0xFD	; 253
     91a:	40 81       	ld	r20, Z
     91c:	51 81       	ldd	r21, Z+1	; 0x01
     91e:	62 81       	ldd	r22, Z+2	; 0x02
     920:	73 81       	ldd	r23, Z+3	; 0x03
     922:	c4 16       	cp	r12, r20
     924:	d5 06       	cpc	r13, r21
     926:	e6 06       	cpc	r14, r22
     928:	f7 06       	cpc	r15, r23
     92a:	69 f5       	brne	.+90     	; 0x986 <__LOCK_REGION_LENGTH__+0x586>
     92c:	fc 01       	movw	r30, r24
     92e:	ee 0f       	add	r30, r30
     930:	ff 1f       	adc	r31, r31
     932:	ee 0f       	add	r30, r30
     934:	ff 1f       	adc	r31, r31
     936:	e0 50       	subi	r30, 0x00	; 0
     938:	ff 4f       	sbci	r31, 0xFF	; 255
     93a:	10 82       	st	Z, r1
     93c:	11 82       	std	Z+1, r1	; 0x01
     93e:	12 82       	std	Z+2, r1	; 0x02
     940:	13 82       	std	Z+3, r1	; 0x03
     942:	fc 01       	movw	r30, r24
     944:	e0 58       	subi	r30, 0x80	; 128
     946:	fd 4f       	sbci	r31, 0xFD	; 253
     948:	30 81       	ld	r19, Z
     94a:	33 23       	and	r19, r19
     94c:	79 f0       	breq	.+30     	; 0x96c <__LOCK_REGION_LENGTH__+0x56c>
     94e:	e2 e6       	ldi	r30, 0x62	; 98
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	30 81       	ld	r19, Z
     954:	41 e0       	ldi	r20, 0x01	; 1
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	08 2e       	mov	r0, r24
     95a:	02 c0       	rjmp	.+4      	; 0x960 <__LOCK_REGION_LENGTH__+0x560>
     95c:	44 0f       	add	r20, r20
     95e:	55 1f       	adc	r21, r21
     960:	0a 94       	dec	r0
     962:	e2 f7       	brpl	.-8      	; 0x95c <__LOCK_REGION_LENGTH__+0x55c>
     964:	40 95       	com	r20
     966:	43 23       	and	r20, r19
     968:	40 83       	st	Z, r20
     96a:	0d c0       	rjmp	.+26     	; 0x986 <__LOCK_REGION_LENGTH__+0x586>
     96c:	e2 e6       	ldi	r30, 0x62	; 98
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	30 81       	ld	r19, Z
     972:	41 e0       	ldi	r20, 0x01	; 1
     974:	50 e0       	ldi	r21, 0x00	; 0
     976:	08 2e       	mov	r0, r24
     978:	02 c0       	rjmp	.+4      	; 0x97e <__LOCK_REGION_LENGTH__+0x57e>
     97a:	44 0f       	add	r20, r20
     97c:	55 1f       	adc	r21, r21
     97e:	0a 94       	dec	r0
     980:	e2 f7       	brpl	.-8      	; 0x97a <__LOCK_REGION_LENGTH__+0x57a>
     982:	43 2b       	or	r20, r19
     984:	40 83       	st	Z, r20
     986:	88 0f       	add	r24, r24
     988:	99 1f       	adc	r25, r25
     98a:	88 0f       	add	r24, r24
     98c:	99 1f       	adc	r25, r25
     98e:	fc 01       	movw	r30, r24
     990:	e0 50       	subi	r30, 0x00	; 0
     992:	ff 4f       	sbci	r31, 0xFF	; 255
     994:	80 81       	ld	r24, Z
     996:	91 81       	ldd	r25, Z+1	; 0x01
     998:	a2 81       	ldd	r26, Z+2	; 0x02
     99a:	b3 81       	ldd	r27, Z+3	; 0x03
     99c:	01 96       	adiw	r24, 0x01	; 1
     99e:	a1 1d       	adc	r26, r1
     9a0:	b1 1d       	adc	r27, r1
     9a2:	80 83       	st	Z, r24
     9a4:	91 83       	std	Z+1, r25	; 0x01
     9a6:	a2 83       	std	Z+2, r26	; 0x02
     9a8:	b3 83       	std	Z+3, r27	; 0x03
     9aa:	2f 5f       	subi	r18, 0xFF	; 255
     9ac:	28 30       	cpi	r18, 0x08	; 8
     9ae:	08 f4       	brcc	.+2      	; 0x9b2 <__LOCK_REGION_LENGTH__+0x5b2>
     9b0:	99 cb       	rjmp	.-2254   	; 0xe4 <__vector_16+0x36>
     9b2:	ff 91       	pop	r31
     9b4:	ef 91       	pop	r30
     9b6:	bf 91       	pop	r27
     9b8:	af 91       	pop	r26
     9ba:	9f 91       	pop	r25
     9bc:	8f 91       	pop	r24
     9be:	7f 91       	pop	r23
     9c0:	6f 91       	pop	r22
     9c2:	5f 91       	pop	r21
     9c4:	4f 91       	pop	r20
     9c6:	3f 91       	pop	r19
     9c8:	2f 91       	pop	r18
     9ca:	ff 90       	pop	r15
     9cc:	ef 90       	pop	r14
     9ce:	df 90       	pop	r13
     9d0:	cf 90       	pop	r12
     9d2:	0f 90       	pop	r0
     9d4:	0b be       	out	0x3b, r0	; 59
     9d6:	0f 90       	pop	r0
     9d8:	0f be       	out	0x3f, r0	; 63
     9da:	0f 90       	pop	r0
     9dc:	1f 90       	pop	r1
     9de:	18 95       	reti

000009e0 <timer0_setting>:
     9e0:	84 e0       	ldi	r24, 0x04	; 4
     9e2:	83 bf       	out	0x33, r24	; 51
     9e4:	87 ee       	ldi	r24, 0xE7	; 231
     9e6:	82 bf       	out	0x32, r24	; 50
     9e8:	81 e0       	ldi	r24, 0x01	; 1
     9ea:	87 bf       	out	0x37, r24	; 55
     9ec:	08 95       	ret

000009ee <GPIOtoPWMInit>:
     9ee:	f8 df       	rcall	.-16     	; 0x9e0 <timer0_setting>
     9f0:	78 94       	sei
     9f2:	08 95       	ret

000009f4 <GPIOtoPWM>:
     9f4:	cf 92       	push	r12
     9f6:	df 92       	push	r13
     9f8:	ef 92       	push	r14
     9fa:	ff 92       	push	r15
     9fc:	0f 93       	push	r16
     9fe:	1f 93       	push	r17
     a00:	83 34       	cpi	r24, 0x43	; 67
     a02:	09 f4       	brne	.+2      	; 0xa06 <GPIOtoPWM+0x12>
     a04:	7a c0       	rjmp	.+244    	; 0xafa <GPIOtoPWM+0x106>
     a06:	30 f4       	brcc	.+12     	; 0xa14 <GPIOtoPWM+0x20>
     a08:	81 34       	cpi	r24, 0x41	; 65
     a0a:	69 f0       	breq	.+26     	; 0xa26 <GPIOtoPWM+0x32>
     a0c:	82 34       	cpi	r24, 0x42	; 66
     a0e:	09 f4       	brne	.+2      	; 0xa12 <GPIOtoPWM+0x1e>
     a10:	3f c0       	rjmp	.+126    	; 0xa90 <GPIOtoPWM+0x9c>
     a12:	48 c1       	rjmp	.+656    	; 0xca4 <GPIOtoPWM+0x2b0>
     a14:	85 34       	cpi	r24, 0x45	; 69
     a16:	09 f4       	brne	.+2      	; 0xa1a <GPIOtoPWM+0x26>
     a18:	da c0       	rjmp	.+436    	; 0xbce <GPIOtoPWM+0x1da>
     a1a:	08 f4       	brcc	.+2      	; 0xa1e <GPIOtoPWM+0x2a>
     a1c:	a3 c0       	rjmp	.+326    	; 0xb64 <GPIOtoPWM+0x170>
     a1e:	86 34       	cpi	r24, 0x46	; 70
     a20:	09 f4       	brne	.+2      	; 0xa24 <GPIOtoPWM+0x30>
     a22:	0a c1       	rjmp	.+532    	; 0xc38 <GPIOtoPWM+0x244>
     a24:	3f c1       	rjmp	.+638    	; 0xca4 <GPIOtoPWM+0x2b0>
     a26:	3a b3       	in	r19, 0x1a	; 26
     a28:	e6 2f       	mov	r30, r22
     a2a:	f0 e0       	ldi	r31, 0x00	; 0
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	02 c0       	rjmp	.+4      	; 0xa36 <GPIOtoPWM+0x42>
     a32:	88 0f       	add	r24, r24
     a34:	99 1f       	adc	r25, r25
     a36:	6a 95       	dec	r22
     a38:	e2 f7       	brpl	.-8      	; 0xa32 <GPIOtoPWM+0x3e>
     a3a:	83 2b       	or	r24, r19
     a3c:	8a bb       	out	0x1a, r24	; 26
     a3e:	80 e1       	ldi	r24, 0x10	; 16
     a40:	97 e2       	ldi	r25, 0x27	; 39
     a42:	b8 01       	movw	r22, r16
     a44:	af d2       	rcall	.+1374   	; 0xfa4 <__udivmodhi4>
     a46:	6b 01       	movw	r12, r22
     a48:	e1 2c       	mov	r14, r1
     a4a:	f1 2c       	mov	r15, r1
     a4c:	8f 01       	movw	r16, r30
     a4e:	00 0f       	add	r16, r16
     a50:	11 1f       	adc	r17, r17
     a52:	00 0f       	add	r16, r16
     a54:	11 1f       	adc	r17, r17
     a56:	d8 01       	movw	r26, r16
     a58:	a0 5b       	subi	r26, 0xB0	; 176
     a5a:	bc 4f       	sbci	r27, 0xFC	; 252
     a5c:	cd 92       	st	X+, r12
     a5e:	dd 92       	st	X+, r13
     a60:	ed 92       	st	X+, r14
     a62:	fc 92       	st	X, r15
     a64:	13 97       	sbiw	r26, 0x03	; 3
     a66:	e8 55       	subi	r30, 0x58	; 88
     a68:	fd 4f       	sbci	r31, 0xFD	; 253
     a6a:	20 83       	st	Z, r18
     a6c:	a4 2f       	mov	r26, r20
     a6e:	b0 e0       	ldi	r27, 0x00	; 0
     a70:	a7 01       	movw	r20, r14
     a72:	96 01       	movw	r18, r12
     a74:	cd d2       	rcall	.+1434   	; 0x1010 <__muluhisi3>
     a76:	24 e6       	ldi	r18, 0x64	; 100
     a78:	30 e0       	ldi	r19, 0x00	; 0
     a7a:	40 e0       	ldi	r20, 0x00	; 0
     a7c:	50 e0       	ldi	r21, 0x00	; 0
     a7e:	a6 d2       	rcall	.+1356   	; 0xfcc <__udivmodsi4>
     a80:	f8 01       	movw	r30, r16
     a82:	e0 5a       	subi	r30, 0xA0	; 160
     a84:	fd 4f       	sbci	r31, 0xFD	; 253
     a86:	20 83       	st	Z, r18
     a88:	31 83       	std	Z+1, r19	; 0x01
     a8a:	42 83       	std	Z+2, r20	; 0x02
     a8c:	53 83       	std	Z+3, r21	; 0x03
     a8e:	0a c1       	rjmp	.+532    	; 0xca4 <GPIOtoPWM+0x2b0>
     a90:	37 b3       	in	r19, 0x17	; 23
     a92:	e6 2f       	mov	r30, r22
     a94:	f0 e0       	ldi	r31, 0x00	; 0
     a96:	81 e0       	ldi	r24, 0x01	; 1
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <GPIOtoPWM+0xac>
     a9c:	88 0f       	add	r24, r24
     a9e:	99 1f       	adc	r25, r25
     aa0:	6a 95       	dec	r22
     aa2:	e2 f7       	brpl	.-8      	; 0xa9c <GPIOtoPWM+0xa8>
     aa4:	83 2b       	or	r24, r19
     aa6:	87 bb       	out	0x17, r24	; 23
     aa8:	80 e1       	ldi	r24, 0x10	; 16
     aaa:	97 e2       	ldi	r25, 0x27	; 39
     aac:	b8 01       	movw	r22, r16
     aae:	7a d2       	rcall	.+1268   	; 0xfa4 <__udivmodhi4>
     ab0:	6b 01       	movw	r12, r22
     ab2:	e1 2c       	mov	r14, r1
     ab4:	f1 2c       	mov	r15, r1
     ab6:	8f 01       	movw	r16, r30
     ab8:	00 0f       	add	r16, r16
     aba:	11 1f       	adc	r17, r17
     abc:	00 0f       	add	r16, r16
     abe:	11 1f       	adc	r17, r17
     ac0:	d8 01       	movw	r26, r16
     ac2:	a0 5d       	subi	r26, 0xD0	; 208
     ac4:	bc 4f       	sbci	r27, 0xFC	; 252
     ac6:	cd 92       	st	X+, r12
     ac8:	dd 92       	st	X+, r13
     aca:	ed 92       	st	X+, r14
     acc:	fc 92       	st	X, r15
     ace:	13 97       	sbiw	r26, 0x03	; 3
     ad0:	e0 56       	subi	r30, 0x60	; 96
     ad2:	fd 4f       	sbci	r31, 0xFD	; 253
     ad4:	20 83       	st	Z, r18
     ad6:	a4 2f       	mov	r26, r20
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	a7 01       	movw	r20, r14
     adc:	96 01       	movw	r18, r12
     ade:	98 d2       	rcall	.+1328   	; 0x1010 <__muluhisi3>
     ae0:	24 e6       	ldi	r18, 0x64	; 100
     ae2:	30 e0       	ldi	r19, 0x00	; 0
     ae4:	40 e0       	ldi	r20, 0x00	; 0
     ae6:	50 e0       	ldi	r21, 0x00	; 0
     ae8:	71 d2       	rcall	.+1250   	; 0xfcc <__udivmodsi4>
     aea:	f8 01       	movw	r30, r16
     aec:	e0 5c       	subi	r30, 0xC0	; 192
     aee:	fd 4f       	sbci	r31, 0xFD	; 253
     af0:	20 83       	st	Z, r18
     af2:	31 83       	std	Z+1, r19	; 0x01
     af4:	42 83       	std	Z+2, r20	; 0x02
     af6:	53 83       	std	Z+3, r21	; 0x03
     af8:	d5 c0       	rjmp	.+426    	; 0xca4 <GPIOtoPWM+0x2b0>
     afa:	34 b3       	in	r19, 0x14	; 20
     afc:	e6 2f       	mov	r30, r22
     afe:	f0 e0       	ldi	r31, 0x00	; 0
     b00:	81 e0       	ldi	r24, 0x01	; 1
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	02 c0       	rjmp	.+4      	; 0xb0a <GPIOtoPWM+0x116>
     b06:	88 0f       	add	r24, r24
     b08:	99 1f       	adc	r25, r25
     b0a:	6a 95       	dec	r22
     b0c:	e2 f7       	brpl	.-8      	; 0xb06 <GPIOtoPWM+0x112>
     b0e:	83 2b       	or	r24, r19
     b10:	84 bb       	out	0x14, r24	; 20
     b12:	80 e1       	ldi	r24, 0x10	; 16
     b14:	97 e2       	ldi	r25, 0x27	; 39
     b16:	b8 01       	movw	r22, r16
     b18:	45 d2       	rcall	.+1162   	; 0xfa4 <__udivmodhi4>
     b1a:	6b 01       	movw	r12, r22
     b1c:	e1 2c       	mov	r14, r1
     b1e:	f1 2c       	mov	r15, r1
     b20:	8f 01       	movw	r16, r30
     b22:	00 0f       	add	r16, r16
     b24:	11 1f       	adc	r17, r17
     b26:	00 0f       	add	r16, r16
     b28:	11 1f       	adc	r17, r17
     b2a:	d8 01       	movw	r26, r16
     b2c:	a0 5f       	subi	r26, 0xF0	; 240
     b2e:	bc 4f       	sbci	r27, 0xFC	; 252
     b30:	cd 92       	st	X+, r12
     b32:	dd 92       	st	X+, r13
     b34:	ed 92       	st	X+, r14
     b36:	fc 92       	st	X, r15
     b38:	13 97       	sbiw	r26, 0x03	; 3
     b3a:	e8 56       	subi	r30, 0x68	; 104
     b3c:	fd 4f       	sbci	r31, 0xFD	; 253
     b3e:	20 83       	st	Z, r18
     b40:	a4 2f       	mov	r26, r20
     b42:	b0 e0       	ldi	r27, 0x00	; 0
     b44:	a7 01       	movw	r20, r14
     b46:	96 01       	movw	r18, r12
     b48:	63 d2       	rcall	.+1222   	; 0x1010 <__muluhisi3>
     b4a:	24 e6       	ldi	r18, 0x64	; 100
     b4c:	30 e0       	ldi	r19, 0x00	; 0
     b4e:	40 e0       	ldi	r20, 0x00	; 0
     b50:	50 e0       	ldi	r21, 0x00	; 0
     b52:	3c d2       	rcall	.+1144   	; 0xfcc <__udivmodsi4>
     b54:	f8 01       	movw	r30, r16
     b56:	e0 5e       	subi	r30, 0xE0	; 224
     b58:	fd 4f       	sbci	r31, 0xFD	; 253
     b5a:	20 83       	st	Z, r18
     b5c:	31 83       	std	Z+1, r19	; 0x01
     b5e:	42 83       	std	Z+2, r20	; 0x02
     b60:	53 83       	std	Z+3, r21	; 0x03
     b62:	a0 c0       	rjmp	.+320    	; 0xca4 <GPIOtoPWM+0x2b0>
     b64:	31 b3       	in	r19, 0x11	; 17
     b66:	e6 2f       	mov	r30, r22
     b68:	f0 e0       	ldi	r31, 0x00	; 0
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	02 c0       	rjmp	.+4      	; 0xb74 <GPIOtoPWM+0x180>
     b70:	88 0f       	add	r24, r24
     b72:	99 1f       	adc	r25, r25
     b74:	6a 95       	dec	r22
     b76:	e2 f7       	brpl	.-8      	; 0xb70 <GPIOtoPWM+0x17c>
     b78:	83 2b       	or	r24, r19
     b7a:	81 bb       	out	0x11, r24	; 17
     b7c:	80 e1       	ldi	r24, 0x10	; 16
     b7e:	97 e2       	ldi	r25, 0x27	; 39
     b80:	b8 01       	movw	r22, r16
     b82:	10 d2       	rcall	.+1056   	; 0xfa4 <__udivmodhi4>
     b84:	6b 01       	movw	r12, r22
     b86:	e1 2c       	mov	r14, r1
     b88:	f1 2c       	mov	r15, r1
     b8a:	8f 01       	movw	r16, r30
     b8c:	00 0f       	add	r16, r16
     b8e:	11 1f       	adc	r17, r17
     b90:	00 0f       	add	r16, r16
     b92:	11 1f       	adc	r17, r17
     b94:	d8 01       	movw	r26, r16
     b96:	a0 51       	subi	r26, 0x10	; 16
     b98:	bd 4f       	sbci	r27, 0xFD	; 253
     b9a:	cd 92       	st	X+, r12
     b9c:	dd 92       	st	X+, r13
     b9e:	ed 92       	st	X+, r14
     ba0:	fc 92       	st	X, r15
     ba2:	13 97       	sbiw	r26, 0x03	; 3
     ba4:	e0 57       	subi	r30, 0x70	; 112
     ba6:	fd 4f       	sbci	r31, 0xFD	; 253
     ba8:	20 83       	st	Z, r18
     baa:	a4 2f       	mov	r26, r20
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	a7 01       	movw	r20, r14
     bb0:	96 01       	movw	r18, r12
     bb2:	2e d2       	rcall	.+1116   	; 0x1010 <__muluhisi3>
     bb4:	24 e6       	ldi	r18, 0x64	; 100
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	40 e0       	ldi	r20, 0x00	; 0
     bba:	50 e0       	ldi	r21, 0x00	; 0
     bbc:	07 d2       	rcall	.+1038   	; 0xfcc <__udivmodsi4>
     bbe:	f8 01       	movw	r30, r16
     bc0:	e0 50       	subi	r30, 0x00	; 0
     bc2:	fe 4f       	sbci	r31, 0xFE	; 254
     bc4:	20 83       	st	Z, r18
     bc6:	31 83       	std	Z+1, r19	; 0x01
     bc8:	42 83       	std	Z+2, r20	; 0x02
     bca:	53 83       	std	Z+3, r21	; 0x03
     bcc:	6b c0       	rjmp	.+214    	; 0xca4 <GPIOtoPWM+0x2b0>
     bce:	32 b1       	in	r19, 0x02	; 2
     bd0:	e6 2f       	mov	r30, r22
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <GPIOtoPWM+0x1ea>
     bda:	88 0f       	add	r24, r24
     bdc:	99 1f       	adc	r25, r25
     bde:	6a 95       	dec	r22
     be0:	e2 f7       	brpl	.-8      	; 0xbda <GPIOtoPWM+0x1e6>
     be2:	83 2b       	or	r24, r19
     be4:	82 b9       	out	0x02, r24	; 2
     be6:	80 e1       	ldi	r24, 0x10	; 16
     be8:	97 e2       	ldi	r25, 0x27	; 39
     bea:	b8 01       	movw	r22, r16
     bec:	db d1       	rcall	.+950    	; 0xfa4 <__udivmodhi4>
     bee:	6b 01       	movw	r12, r22
     bf0:	e1 2c       	mov	r14, r1
     bf2:	f1 2c       	mov	r15, r1
     bf4:	8f 01       	movw	r16, r30
     bf6:	00 0f       	add	r16, r16
     bf8:	11 1f       	adc	r17, r17
     bfa:	00 0f       	add	r16, r16
     bfc:	11 1f       	adc	r17, r17
     bfe:	d8 01       	movw	r26, r16
     c00:	a0 53       	subi	r26, 0x30	; 48
     c02:	bd 4f       	sbci	r27, 0xFD	; 253
     c04:	cd 92       	st	X+, r12
     c06:	dd 92       	st	X+, r13
     c08:	ed 92       	st	X+, r14
     c0a:	fc 92       	st	X, r15
     c0c:	13 97       	sbiw	r26, 0x03	; 3
     c0e:	e8 57       	subi	r30, 0x78	; 120
     c10:	fd 4f       	sbci	r31, 0xFD	; 253
     c12:	20 83       	st	Z, r18
     c14:	a4 2f       	mov	r26, r20
     c16:	b0 e0       	ldi	r27, 0x00	; 0
     c18:	a7 01       	movw	r20, r14
     c1a:	96 01       	movw	r18, r12
     c1c:	f9 d1       	rcall	.+1010   	; 0x1010 <__muluhisi3>
     c1e:	24 e6       	ldi	r18, 0x64	; 100
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	40 e0       	ldi	r20, 0x00	; 0
     c24:	50 e0       	ldi	r21, 0x00	; 0
     c26:	d2 d1       	rcall	.+932    	; 0xfcc <__udivmodsi4>
     c28:	f8 01       	movw	r30, r16
     c2a:	e0 52       	subi	r30, 0x20	; 32
     c2c:	fe 4f       	sbci	r31, 0xFE	; 254
     c2e:	20 83       	st	Z, r18
     c30:	31 83       	std	Z+1, r19	; 0x01
     c32:	42 83       	std	Z+2, r20	; 0x02
     c34:	53 83       	std	Z+3, r21	; 0x03
     c36:	36 c0       	rjmp	.+108    	; 0xca4 <GPIOtoPWM+0x2b0>
     c38:	a1 e6       	ldi	r26, 0x61	; 97
     c3a:	b0 e0       	ldi	r27, 0x00	; 0
     c3c:	3c 91       	ld	r19, X
     c3e:	e6 2f       	mov	r30, r22
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	02 c0       	rjmp	.+4      	; 0xc4c <GPIOtoPWM+0x258>
     c48:	88 0f       	add	r24, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	6a 95       	dec	r22
     c4e:	e2 f7       	brpl	.-8      	; 0xc48 <GPIOtoPWM+0x254>
     c50:	83 2b       	or	r24, r19
     c52:	8c 93       	st	X, r24
     c54:	80 e1       	ldi	r24, 0x10	; 16
     c56:	97 e2       	ldi	r25, 0x27	; 39
     c58:	b8 01       	movw	r22, r16
     c5a:	a4 d1       	rcall	.+840    	; 0xfa4 <__udivmodhi4>
     c5c:	6b 01       	movw	r12, r22
     c5e:	e1 2c       	mov	r14, r1
     c60:	f1 2c       	mov	r15, r1
     c62:	8f 01       	movw	r16, r30
     c64:	00 0f       	add	r16, r16
     c66:	11 1f       	adc	r17, r17
     c68:	00 0f       	add	r16, r16
     c6a:	11 1f       	adc	r17, r17
     c6c:	d8 01       	movw	r26, r16
     c6e:	a0 55       	subi	r26, 0x50	; 80
     c70:	bd 4f       	sbci	r27, 0xFD	; 253
     c72:	cd 92       	st	X+, r12
     c74:	dd 92       	st	X+, r13
     c76:	ed 92       	st	X+, r14
     c78:	fc 92       	st	X, r15
     c7a:	13 97       	sbiw	r26, 0x03	; 3
     c7c:	e0 58       	subi	r30, 0x80	; 128
     c7e:	fd 4f       	sbci	r31, 0xFD	; 253
     c80:	20 83       	st	Z, r18
     c82:	a4 2f       	mov	r26, r20
     c84:	b0 e0       	ldi	r27, 0x00	; 0
     c86:	a7 01       	movw	r20, r14
     c88:	96 01       	movw	r18, r12
     c8a:	c2 d1       	rcall	.+900    	; 0x1010 <__muluhisi3>
     c8c:	24 e6       	ldi	r18, 0x64	; 100
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	40 e0       	ldi	r20, 0x00	; 0
     c92:	50 e0       	ldi	r21, 0x00	; 0
     c94:	9b d1       	rcall	.+822    	; 0xfcc <__udivmodsi4>
     c96:	f8 01       	movw	r30, r16
     c98:	e0 54       	subi	r30, 0x40	; 64
     c9a:	fe 4f       	sbci	r31, 0xFE	; 254
     c9c:	20 83       	st	Z, r18
     c9e:	31 83       	std	Z+1, r19	; 0x01
     ca0:	42 83       	std	Z+2, r20	; 0x02
     ca2:	53 83       	std	Z+3, r21	; 0x03
     ca4:	1f 91       	pop	r17
     ca6:	0f 91       	pop	r16
     ca8:	ff 90       	pop	r15
     caa:	ef 90       	pop	r14
     cac:	df 90       	pop	r13
     cae:	cf 90       	pop	r12
     cb0:	08 95       	ret

00000cb2 <SET_DUTY>:
	}
}

void SET_DUTY(uint8_t PORTx, uint8_t PINx, uint8_t duty)
{
     cb2:	cf 93       	push	r28
     cb4:	df 93       	push	r29
     cb6:	a4 2f       	mov	r26, r20
	switch(PORTx)
     cb8:	83 34       	cpi	r24, 0x43	; 67
     cba:	09 f4       	brne	.+2      	; 0xcbe <SET_DUTY+0xc>
     cbc:	45 c0       	rjmp	.+138    	; 0xd48 <SET_DUTY+0x96>
     cbe:	28 f4       	brcc	.+10     	; 0xcca <SET_DUTY+0x18>
     cc0:	81 34       	cpi	r24, 0x41	; 65
     cc2:	61 f0       	breq	.+24     	; 0xcdc <SET_DUTY+0x2a>
     cc4:	82 34       	cpi	r24, 0x42	; 66
     cc6:	29 f1       	breq	.+74     	; 0xd12 <SET_DUTY+0x60>
     cc8:	aa c0       	rjmp	.+340    	; 0xe1e <SET_DUTY+0x16c>
     cca:	85 34       	cpi	r24, 0x45	; 69
     ccc:	09 f4       	brne	.+2      	; 0xcd0 <SET_DUTY+0x1e>
     cce:	72 c0       	rjmp	.+228    	; 0xdb4 <SET_DUTY+0x102>
     cd0:	08 f4       	brcc	.+2      	; 0xcd4 <SET_DUTY+0x22>
     cd2:	55 c0       	rjmp	.+170    	; 0xd7e <SET_DUTY+0xcc>
     cd4:	86 34       	cpi	r24, 0x46	; 70
     cd6:	09 f4       	brne	.+2      	; 0xcda <SET_DUTY+0x28>
     cd8:	88 c0       	rjmp	.+272    	; 0xdea <SET_DUTY+0x138>
     cda:	a1 c0       	rjmp	.+322    	; 0xe1e <SET_DUTY+0x16c>
	{
		case 'A' : dutyCycleA[PINx] = freqA[PINx] * duty / 100; break;
     cdc:	c6 2f       	mov	r28, r22
     cde:	d0 e0       	ldi	r29, 0x00	; 0
     ce0:	cc 0f       	add	r28, r28
     ce2:	dd 1f       	adc	r29, r29
     ce4:	cc 0f       	add	r28, r28
     ce6:	dd 1f       	adc	r29, r29
     ce8:	fe 01       	movw	r30, r28
     cea:	e0 5b       	subi	r30, 0xB0	; 176
     cec:	fc 4f       	sbci	r31, 0xFC	; 252
     cee:	20 81       	ld	r18, Z
     cf0:	31 81       	ldd	r19, Z+1	; 0x01
     cf2:	42 81       	ldd	r20, Z+2	; 0x02
     cf4:	53 81       	ldd	r21, Z+3	; 0x03
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	8b d1       	rcall	.+790    	; 0x1010 <__muluhisi3>
     cfa:	24 e6       	ldi	r18, 0x64	; 100
     cfc:	30 e0       	ldi	r19, 0x00	; 0
     cfe:	40 e0       	ldi	r20, 0x00	; 0
     d00:	50 e0       	ldi	r21, 0x00	; 0
     d02:	64 d1       	rcall	.+712    	; 0xfcc <__udivmodsi4>
     d04:	c0 5a       	subi	r28, 0xA0	; 160
     d06:	dd 4f       	sbci	r29, 0xFD	; 253
     d08:	28 83       	st	Y, r18
     d0a:	39 83       	std	Y+1, r19	; 0x01
     d0c:	4a 83       	std	Y+2, r20	; 0x02
     d0e:	5b 83       	std	Y+3, r21	; 0x03
     d10:	86 c0       	rjmp	.+268    	; 0xe1e <SET_DUTY+0x16c>
		case 'B' : dutyCycleB[PINx] = freqB[PINx] * duty / 100; break;
     d12:	c6 2f       	mov	r28, r22
     d14:	d0 e0       	ldi	r29, 0x00	; 0
     d16:	cc 0f       	add	r28, r28
     d18:	dd 1f       	adc	r29, r29
     d1a:	cc 0f       	add	r28, r28
     d1c:	dd 1f       	adc	r29, r29
     d1e:	fe 01       	movw	r30, r28
     d20:	e0 5d       	subi	r30, 0xD0	; 208
     d22:	fc 4f       	sbci	r31, 0xFC	; 252
     d24:	20 81       	ld	r18, Z
     d26:	31 81       	ldd	r19, Z+1	; 0x01
     d28:	42 81       	ldd	r20, Z+2	; 0x02
     d2a:	53 81       	ldd	r21, Z+3	; 0x03
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	70 d1       	rcall	.+736    	; 0x1010 <__muluhisi3>
     d30:	24 e6       	ldi	r18, 0x64	; 100
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	40 e0       	ldi	r20, 0x00	; 0
     d36:	50 e0       	ldi	r21, 0x00	; 0
     d38:	49 d1       	rcall	.+658    	; 0xfcc <__udivmodsi4>
     d3a:	c0 5c       	subi	r28, 0xC0	; 192
     d3c:	dd 4f       	sbci	r29, 0xFD	; 253
     d3e:	28 83       	st	Y, r18
     d40:	39 83       	std	Y+1, r19	; 0x01
     d42:	4a 83       	std	Y+2, r20	; 0x02
     d44:	5b 83       	std	Y+3, r21	; 0x03
     d46:	6b c0       	rjmp	.+214    	; 0xe1e <SET_DUTY+0x16c>
		case 'C' : dutyCycleC[PINx] = freqC[PINx] * duty / 100; break;
     d48:	c6 2f       	mov	r28, r22
     d4a:	d0 e0       	ldi	r29, 0x00	; 0
     d4c:	cc 0f       	add	r28, r28
     d4e:	dd 1f       	adc	r29, r29
     d50:	cc 0f       	add	r28, r28
     d52:	dd 1f       	adc	r29, r29
     d54:	fe 01       	movw	r30, r28
     d56:	e0 5f       	subi	r30, 0xF0	; 240
     d58:	fc 4f       	sbci	r31, 0xFC	; 252
     d5a:	20 81       	ld	r18, Z
     d5c:	31 81       	ldd	r19, Z+1	; 0x01
     d5e:	42 81       	ldd	r20, Z+2	; 0x02
     d60:	53 81       	ldd	r21, Z+3	; 0x03
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	55 d1       	rcall	.+682    	; 0x1010 <__muluhisi3>
     d66:	24 e6       	ldi	r18, 0x64	; 100
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	40 e0       	ldi	r20, 0x00	; 0
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	2e d1       	rcall	.+604    	; 0xfcc <__udivmodsi4>
     d70:	c0 5e       	subi	r28, 0xE0	; 224
     d72:	dd 4f       	sbci	r29, 0xFD	; 253
     d74:	28 83       	st	Y, r18
     d76:	39 83       	std	Y+1, r19	; 0x01
     d78:	4a 83       	std	Y+2, r20	; 0x02
     d7a:	5b 83       	std	Y+3, r21	; 0x03
     d7c:	50 c0       	rjmp	.+160    	; 0xe1e <SET_DUTY+0x16c>
		case 'D' : dutyCycleD[PINx] = freqD[PINx] * duty / 100; break;
     d7e:	c6 2f       	mov	r28, r22
     d80:	d0 e0       	ldi	r29, 0x00	; 0
     d82:	cc 0f       	add	r28, r28
     d84:	dd 1f       	adc	r29, r29
     d86:	cc 0f       	add	r28, r28
     d88:	dd 1f       	adc	r29, r29
     d8a:	fe 01       	movw	r30, r28
     d8c:	e0 51       	subi	r30, 0x10	; 16
     d8e:	fd 4f       	sbci	r31, 0xFD	; 253
     d90:	20 81       	ld	r18, Z
     d92:	31 81       	ldd	r19, Z+1	; 0x01
     d94:	42 81       	ldd	r20, Z+2	; 0x02
     d96:	53 81       	ldd	r21, Z+3	; 0x03
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	3a d1       	rcall	.+628    	; 0x1010 <__muluhisi3>
     d9c:	24 e6       	ldi	r18, 0x64	; 100
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	40 e0       	ldi	r20, 0x00	; 0
     da2:	50 e0       	ldi	r21, 0x00	; 0
     da4:	13 d1       	rcall	.+550    	; 0xfcc <__udivmodsi4>
     da6:	c0 50       	subi	r28, 0x00	; 0
     da8:	de 4f       	sbci	r29, 0xFE	; 254
     daa:	28 83       	st	Y, r18
     dac:	39 83       	std	Y+1, r19	; 0x01
     dae:	4a 83       	std	Y+2, r20	; 0x02
     db0:	5b 83       	std	Y+3, r21	; 0x03
     db2:	35 c0       	rjmp	.+106    	; 0xe1e <SET_DUTY+0x16c>
		case 'E' : dutyCycleE[PINx] = freqE[PINx] * duty / 100; break;
     db4:	c6 2f       	mov	r28, r22
     db6:	d0 e0       	ldi	r29, 0x00	; 0
     db8:	cc 0f       	add	r28, r28
     dba:	dd 1f       	adc	r29, r29
     dbc:	cc 0f       	add	r28, r28
     dbe:	dd 1f       	adc	r29, r29
     dc0:	fe 01       	movw	r30, r28
     dc2:	e0 53       	subi	r30, 0x30	; 48
     dc4:	fd 4f       	sbci	r31, 0xFD	; 253
     dc6:	20 81       	ld	r18, Z
     dc8:	31 81       	ldd	r19, Z+1	; 0x01
     dca:	42 81       	ldd	r20, Z+2	; 0x02
     dcc:	53 81       	ldd	r21, Z+3	; 0x03
     dce:	b0 e0       	ldi	r27, 0x00	; 0
     dd0:	1f d1       	rcall	.+574    	; 0x1010 <__muluhisi3>
     dd2:	24 e6       	ldi	r18, 0x64	; 100
     dd4:	30 e0       	ldi	r19, 0x00	; 0
     dd6:	40 e0       	ldi	r20, 0x00	; 0
     dd8:	50 e0       	ldi	r21, 0x00	; 0
     dda:	f8 d0       	rcall	.+496    	; 0xfcc <__udivmodsi4>
     ddc:	c0 52       	subi	r28, 0x20	; 32
     dde:	de 4f       	sbci	r29, 0xFE	; 254
     de0:	28 83       	st	Y, r18
     de2:	39 83       	std	Y+1, r19	; 0x01
     de4:	4a 83       	std	Y+2, r20	; 0x02
     de6:	5b 83       	std	Y+3, r21	; 0x03
     de8:	1a c0       	rjmp	.+52     	; 0xe1e <SET_DUTY+0x16c>
		case 'F' : dutyCycleF[PINx] = freqF[PINx] * duty / 100; break;
     dea:	c6 2f       	mov	r28, r22
     dec:	d0 e0       	ldi	r29, 0x00	; 0
     dee:	cc 0f       	add	r28, r28
     df0:	dd 1f       	adc	r29, r29
     df2:	cc 0f       	add	r28, r28
     df4:	dd 1f       	adc	r29, r29
     df6:	fe 01       	movw	r30, r28
     df8:	e0 55       	subi	r30, 0x50	; 80
     dfa:	fd 4f       	sbci	r31, 0xFD	; 253
     dfc:	20 81       	ld	r18, Z
     dfe:	31 81       	ldd	r19, Z+1	; 0x01
     e00:	42 81       	ldd	r20, Z+2	; 0x02
     e02:	53 81       	ldd	r21, Z+3	; 0x03
     e04:	b0 e0       	ldi	r27, 0x00	; 0
     e06:	04 d1       	rcall	.+520    	; 0x1010 <__muluhisi3>
     e08:	24 e6       	ldi	r18, 0x64	; 100
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	40 e0       	ldi	r20, 0x00	; 0
     e0e:	50 e0       	ldi	r21, 0x00	; 0
     e10:	dd d0       	rcall	.+442    	; 0xfcc <__udivmodsi4>
     e12:	c0 54       	subi	r28, 0x40	; 64
     e14:	de 4f       	sbci	r29, 0xFE	; 254
     e16:	28 83       	st	Y, r18
     e18:	39 83       	std	Y+1, r19	; 0x01
     e1a:	4a 83       	std	Y+2, r20	; 0x02
     e1c:	5b 83       	std	Y+3, r21	; 0x03
	}
     e1e:	df 91       	pop	r29
     e20:	cf 91       	pop	r28
     e22:	08 95       	ret

00000e24 <main>:

#include "GPIOtoPWM.h"

int main(void)
{
	GPIOtoPWMInit();
     e24:	e4 dd       	rcall	.-1080   	; 0x9ee <GPIOtoPWMInit>
	GPIOtoPWM('A', 0, 0, 0, 100);
     e26:	04 e6       	ldi	r16, 0x64	; 100
     e28:	10 e0       	ldi	r17, 0x00	; 0
     e2a:	20 e0       	ldi	r18, 0x00	; 0
     e2c:	40 e0       	ldi	r20, 0x00	; 0
     e2e:	60 e0       	ldi	r22, 0x00	; 0
     e30:	81 e4       	ldi	r24, 0x41	; 65
     e32:	e0 dd       	rcall	.-1088   	; 0x9f4 <GPIOtoPWM>
	GPIOtoPWM('B', 3, 0, 0, 100);
     e34:	20 e0       	ldi	r18, 0x00	; 0
     e36:	40 e0       	ldi	r20, 0x00	; 0
     e38:	63 e0       	ldi	r22, 0x03	; 3
     e3a:	82 e4       	ldi	r24, 0x42	; 66
     e3c:	db dd       	rcall	.-1098   	; 0x9f4 <GPIOtoPWM>
	GPIOtoPWM('E', 7, 0, 0, 100);
     e3e:	20 e0       	ldi	r18, 0x00	; 0
     e40:	40 e0       	ldi	r20, 0x00	; 0
     e42:	67 e0       	ldi	r22, 0x07	; 7
     e44:	85 e4       	ldi	r24, 0x45	; 69
     e46:	d6 dd       	rcall	.-1108   	; 0x9f4 <GPIOtoPWM>

	uint8_t duty = 0;
    while (1)
	{
		// RED
		for(duty=0; duty<100; duty++)
     e48:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('A', 0, duty);
     e4a:	0b c0       	rjmp	.+22     	; 0xe62 <main+0x3e>
     e4c:	4c 2f       	mov	r20, r28
     e4e:	60 e0       	ldi	r22, 0x00	; 0
     e50:	81 e4       	ldi	r24, 0x41	; 65
     e52:	2f df       	rcall	.-418    	; 0xcb2 <SET_DUTY>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e54:	8f ec       	ldi	r24, 0xCF	; 207
     e56:	97 e0       	ldi	r25, 0x07	; 7
     e58:	01 97       	sbiw	r24, 0x01	; 1
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <main+0x34>
     e5c:	00 c0       	rjmp	.+0      	; 0xe5e <main+0x3a>
     e5e:	00 00       	nop

	uint8_t duty = 0;
    while (1)
	{
		// RED
		for(duty=0; duty<100; duty++)
     e60:	cf 5f       	subi	r28, 0xFF	; 255
     e62:	c4 36       	cpi	r28, 0x64	; 100
		{
			SET_DUTY('A', 0, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('A', 0, 0);
     e64:	98 f3       	brcs	.-26     	; 0xe4c <main+0x28>
     e66:	40 e0       	ldi	r20, 0x00	; 0
     e68:	60 e0       	ldi	r22, 0x00	; 0
     e6a:	81 e4       	ldi	r24, 0x41	; 65
		
		// GREEN
		for(duty=0; duty<100; duty++)
     e6c:	22 df       	rcall	.-444    	; 0xcb2 <SET_DUTY>
     e6e:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('B', 3, duty);
     e70:	0b c0       	rjmp	.+22     	; 0xe88 <main+0x64>
     e72:	4c 2f       	mov	r20, r28
     e74:	63 e0       	ldi	r22, 0x03	; 3
     e76:	82 e4       	ldi	r24, 0x42	; 66
     e78:	1c df       	rcall	.-456    	; 0xcb2 <SET_DUTY>
     e7a:	8f ec       	ldi	r24, 0xCF	; 207
     e7c:	97 e0       	ldi	r25, 0x07	; 7
     e7e:	01 97       	sbiw	r24, 0x01	; 1
     e80:	f1 f7       	brne	.-4      	; 0xe7e <main+0x5a>
     e82:	00 c0       	rjmp	.+0      	; 0xe84 <main+0x60>
			_delay_ms(0.5);
		}
		SET_DUTY('A', 0, 0);
		
		// GREEN
		for(duty=0; duty<100; duty++)
     e84:	00 00       	nop
     e86:	cf 5f       	subi	r28, 0xFF	; 255
     e88:	c4 36       	cpi	r28, 0x64	; 100
		{
			SET_DUTY('B', 3, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('B', 3, 0);
     e8a:	98 f3       	brcs	.-26     	; 0xe72 <main+0x4e>
     e8c:	40 e0       	ldi	r20, 0x00	; 0
     e8e:	63 e0       	ldi	r22, 0x03	; 3
     e90:	82 e4       	ldi	r24, 0x42	; 66
		
		// BLUE
		for(duty=0; duty<100; duty++)
     e92:	0f df       	rcall	.-482    	; 0xcb2 <SET_DUTY>
     e94:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('E', 7, duty);
     e96:	0b c0       	rjmp	.+22     	; 0xeae <main+0x8a>
     e98:	4c 2f       	mov	r20, r28
     e9a:	67 e0       	ldi	r22, 0x07	; 7
     e9c:	85 e4       	ldi	r24, 0x45	; 69
     e9e:	09 df       	rcall	.-494    	; 0xcb2 <SET_DUTY>
     ea0:	8f ec       	ldi	r24, 0xCF	; 207
     ea2:	97 e0       	ldi	r25, 0x07	; 7
     ea4:	01 97       	sbiw	r24, 0x01	; 1
     ea6:	f1 f7       	brne	.-4      	; 0xea4 <main+0x80>
     ea8:	00 c0       	rjmp	.+0      	; 0xeaa <main+0x86>
			_delay_ms(0.5);
		}
		SET_DUTY('B', 3, 0);
		
		// BLUE
		for(duty=0; duty<100; duty++)
     eaa:	00 00       	nop
     eac:	cf 5f       	subi	r28, 0xFF	; 255
     eae:	c4 36       	cpi	r28, 0x64	; 100
		{
			SET_DUTY('E', 7, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('E', 7, 0);
     eb0:	98 f3       	brcs	.-26     	; 0xe98 <main+0x74>
     eb2:	40 e0       	ldi	r20, 0x00	; 0
     eb4:	67 e0       	ldi	r22, 0x07	; 7
     eb6:	85 e4       	ldi	r24, 0x45	; 69
		
		// YELLOW
		for(duty=0; duty<100; duty++)
     eb8:	fc de       	rcall	.-520    	; 0xcb2 <SET_DUTY>
     eba:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('A', 0, duty);
     ebc:	0f c0       	rjmp	.+30     	; 0xedc <main+0xb8>
     ebe:	4c 2f       	mov	r20, r28
     ec0:	60 e0       	ldi	r22, 0x00	; 0
     ec2:	81 e4       	ldi	r24, 0x41	; 65
     ec4:	f6 de       	rcall	.-532    	; 0xcb2 <SET_DUTY>
			SET_DUTY('B', 3, duty);
     ec6:	4c 2f       	mov	r20, r28
     ec8:	63 e0       	ldi	r22, 0x03	; 3
     eca:	82 e4       	ldi	r24, 0x42	; 66
     ecc:	f2 de       	rcall	.-540    	; 0xcb2 <SET_DUTY>
     ece:	8f ec       	ldi	r24, 0xCF	; 207
     ed0:	97 e0       	ldi	r25, 0x07	; 7
     ed2:	01 97       	sbiw	r24, 0x01	; 1
     ed4:	f1 f7       	brne	.-4      	; 0xed2 <main+0xae>
     ed6:	00 c0       	rjmp	.+0      	; 0xed8 <main+0xb4>
			_delay_ms(0.5);
		}
		SET_DUTY('E', 7, 0);
		
		// YELLOW
		for(duty=0; duty<100; duty++)
     ed8:	00 00       	nop
     eda:	cf 5f       	subi	r28, 0xFF	; 255
     edc:	c4 36       	cpi	r28, 0x64	; 100
		{
			SET_DUTY('A', 0, duty);
			SET_DUTY('B', 3, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('A', 0, 0);
     ede:	78 f3       	brcs	.-34     	; 0xebe <main+0x9a>
     ee0:	40 e0       	ldi	r20, 0x00	; 0
     ee2:	60 e0       	ldi	r22, 0x00	; 0
     ee4:	81 e4       	ldi	r24, 0x41	; 65
		SET_DUTY('B', 3, 0);
     ee6:	e5 de       	rcall	.-566    	; 0xcb2 <SET_DUTY>
     ee8:	40 e0       	ldi	r20, 0x00	; 0
     eea:	63 e0       	ldi	r22, 0x03	; 3
     eec:	82 e4       	ldi	r24, 0x42	; 66
		
		// CYAN
		for(duty=0; duty<100; duty++)
     eee:	e1 de       	rcall	.-574    	; 0xcb2 <SET_DUTY>
     ef0:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('B', 3, duty);
     ef2:	0f c0       	rjmp	.+30     	; 0xf12 <main+0xee>
     ef4:	4c 2f       	mov	r20, r28
     ef6:	63 e0       	ldi	r22, 0x03	; 3
     ef8:	82 e4       	ldi	r24, 0x42	; 66
     efa:	db de       	rcall	.-586    	; 0xcb2 <SET_DUTY>
			SET_DUTY('E', 7, duty);
     efc:	4c 2f       	mov	r20, r28
     efe:	67 e0       	ldi	r22, 0x07	; 7
     f00:	85 e4       	ldi	r24, 0x45	; 69
     f02:	d7 de       	rcall	.-594    	; 0xcb2 <SET_DUTY>
     f04:	8f ec       	ldi	r24, 0xCF	; 207
     f06:	97 e0       	ldi	r25, 0x07	; 7
     f08:	01 97       	sbiw	r24, 0x01	; 1
     f0a:	f1 f7       	brne	.-4      	; 0xf08 <main+0xe4>
     f0c:	00 c0       	rjmp	.+0      	; 0xf0e <main+0xea>
		}
		SET_DUTY('A', 0, 0);
		SET_DUTY('B', 3, 0);
		
		// CYAN
		for(duty=0; duty<100; duty++)
     f0e:	00 00       	nop
     f10:	cf 5f       	subi	r28, 0xFF	; 255
		{
			SET_DUTY('B', 3, duty);
			SET_DUTY('E', 7, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('B', 3, 0);
     f12:	c4 36       	cpi	r28, 0x64	; 100
     f14:	78 f3       	brcs	.-34     	; 0xef4 <main+0xd0>
     f16:	40 e0       	ldi	r20, 0x00	; 0
     f18:	63 e0       	ldi	r22, 0x03	; 3
		SET_DUTY('E', 7, 0);
     f1a:	82 e4       	ldi	r24, 0x42	; 66
     f1c:	ca de       	rcall	.-620    	; 0xcb2 <SET_DUTY>
     f1e:	40 e0       	ldi	r20, 0x00	; 0
     f20:	67 e0       	ldi	r22, 0x07	; 7
     f22:	85 e4       	ldi	r24, 0x45	; 69
		
		// MAGENTA
		for(duty=0; duty<100; duty++)
     f24:	c6 de       	rcall	.-628    	; 0xcb2 <SET_DUTY>
     f26:	c0 e0       	ldi	r28, 0x00	; 0
		{
			SET_DUTY('A', 0, duty);
     f28:	0f c0       	rjmp	.+30     	; 0xf48 <main+0x124>
     f2a:	4c 2f       	mov	r20, r28
     f2c:	60 e0       	ldi	r22, 0x00	; 0
     f2e:	81 e4       	ldi	r24, 0x41	; 65
			SET_DUTY('E', 7, duty);
     f30:	c0 de       	rcall	.-640    	; 0xcb2 <SET_DUTY>
     f32:	4c 2f       	mov	r20, r28
     f34:	67 e0       	ldi	r22, 0x07	; 7
     f36:	85 e4       	ldi	r24, 0x45	; 69
     f38:	bc de       	rcall	.-648    	; 0xcb2 <SET_DUTY>
     f3a:	8f ec       	ldi	r24, 0xCF	; 207
     f3c:	97 e0       	ldi	r25, 0x07	; 7
     f3e:	01 97       	sbiw	r24, 0x01	; 1
     f40:	f1 f7       	brne	.-4      	; 0xf3e <main+0x11a>
		}
		SET_DUTY('B', 3, 0);
		SET_DUTY('E', 7, 0);
		
		// MAGENTA
		for(duty=0; duty<100; duty++)
     f42:	00 c0       	rjmp	.+0      	; 0xf44 <main+0x120>
     f44:	00 00       	nop
		{
			SET_DUTY('A', 0, duty);
			SET_DUTY('E', 7, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('A', 0, 0);
     f46:	cf 5f       	subi	r28, 0xFF	; 255
     f48:	c4 36       	cpi	r28, 0x64	; 100
     f4a:	78 f3       	brcs	.-34     	; 0xf2a <main+0x106>
     f4c:	40 e0       	ldi	r20, 0x00	; 0
		SET_DUTY('E', 7, 0);
     f4e:	60 e0       	ldi	r22, 0x00	; 0
     f50:	81 e4       	ldi	r24, 0x41	; 65
     f52:	af de       	rcall	.-674    	; 0xcb2 <SET_DUTY>
     f54:	40 e0       	ldi	r20, 0x00	; 0
     f56:	67 e0       	ldi	r22, 0x07	; 7
		
		// WHITE
		for(duty=0; duty<100; duty++)
     f58:	85 e4       	ldi	r24, 0x45	; 69
     f5a:	ab de       	rcall	.-682    	; 0xcb2 <SET_DUTY>
		{
			SET_DUTY('A', 0, duty);
     f5c:	c0 e0       	ldi	r28, 0x00	; 0
     f5e:	13 c0       	rjmp	.+38     	; 0xf86 <main+0x162>
     f60:	4c 2f       	mov	r20, r28
     f62:	60 e0       	ldi	r22, 0x00	; 0
			SET_DUTY('B', 3, duty);
     f64:	81 e4       	ldi	r24, 0x41	; 65
     f66:	a5 de       	rcall	.-694    	; 0xcb2 <SET_DUTY>
     f68:	4c 2f       	mov	r20, r28
     f6a:	63 e0       	ldi	r22, 0x03	; 3
			SET_DUTY('E', 7, duty);
     f6c:	82 e4       	ldi	r24, 0x42	; 66
     f6e:	a1 de       	rcall	.-702    	; 0xcb2 <SET_DUTY>
     f70:	4c 2f       	mov	r20, r28
     f72:	67 e0       	ldi	r22, 0x07	; 7
     f74:	85 e4       	ldi	r24, 0x45	; 69
     f76:	9d de       	rcall	.-710    	; 0xcb2 <SET_DUTY>
     f78:	8f ec       	ldi	r24, 0xCF	; 207
     f7a:	97 e0       	ldi	r25, 0x07	; 7
     f7c:	01 97       	sbiw	r24, 0x01	; 1
     f7e:	f1 f7       	brne	.-4      	; 0xf7c <main+0x158>
		}
		SET_DUTY('A', 0, 0);
		SET_DUTY('E', 7, 0);
		
		// WHITE
		for(duty=0; duty<100; duty++)
     f80:	00 c0       	rjmp	.+0      	; 0xf82 <main+0x15e>
     f82:	00 00       	nop
     f84:	cf 5f       	subi	r28, 0xFF	; 255
			SET_DUTY('A', 0, duty);
			SET_DUTY('B', 3, duty);
			SET_DUTY('E', 7, duty);
			_delay_ms(0.5);
		}
		SET_DUTY('A', 0, 0);
     f86:	c4 36       	cpi	r28, 0x64	; 100
     f88:	58 f3       	brcs	.-42     	; 0xf60 <main+0x13c>
     f8a:	40 e0       	ldi	r20, 0x00	; 0
     f8c:	60 e0       	ldi	r22, 0x00	; 0
     f8e:	81 e4       	ldi	r24, 0x41	; 65
		SET_DUTY('B', 3, 0);
     f90:	90 de       	rcall	.-736    	; 0xcb2 <SET_DUTY>
     f92:	40 e0       	ldi	r20, 0x00	; 0
     f94:	63 e0       	ldi	r22, 0x03	; 3
     f96:	82 e4       	ldi	r24, 0x42	; 66
     f98:	8c de       	rcall	.-744    	; 0xcb2 <SET_DUTY>
		SET_DUTY('E', 7, 0);
     f9a:	40 e0       	ldi	r20, 0x00	; 0
     f9c:	67 e0       	ldi	r22, 0x07	; 7
     f9e:	85 e4       	ldi	r24, 0x45	; 69
     fa0:	88 de       	rcall	.-752    	; 0xcb2 <SET_DUTY>
     fa2:	52 cf       	rjmp	.-348    	; 0xe48 <main+0x24>

00000fa4 <__udivmodhi4>:
	}
     fa4:	aa 1b       	sub	r26, r26
     fa6:	bb 1b       	sub	r27, r27
     fa8:	51 e1       	ldi	r21, 0x11	; 17
     faa:	07 c0       	rjmp	.+14     	; 0xfba <__udivmodhi4_ep>

00000fac <__udivmodhi4_loop>:
     fac:	aa 1f       	adc	r26, r26
     fae:	bb 1f       	adc	r27, r27
     fb0:	a6 17       	cp	r26, r22
     fb2:	b7 07       	cpc	r27, r23
     fb4:	10 f0       	brcs	.+4      	; 0xfba <__udivmodhi4_ep>
     fb6:	a6 1b       	sub	r26, r22
     fb8:	b7 0b       	sbc	r27, r23

00000fba <__udivmodhi4_ep>:
     fba:	88 1f       	adc	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	5a 95       	dec	r21
     fc0:	a9 f7       	brne	.-22     	; 0xfac <__udivmodhi4_loop>
     fc2:	80 95       	com	r24
     fc4:	90 95       	com	r25
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	08 95       	ret

00000fcc <__udivmodsi4>:
     fcc:	a1 e2       	ldi	r26, 0x21	; 33
     fce:	1a 2e       	mov	r1, r26
     fd0:	aa 1b       	sub	r26, r26
     fd2:	bb 1b       	sub	r27, r27
     fd4:	fd 01       	movw	r30, r26
     fd6:	0d c0       	rjmp	.+26     	; 0xff2 <__udivmodsi4_ep>

00000fd8 <__udivmodsi4_loop>:
     fd8:	aa 1f       	adc	r26, r26
     fda:	bb 1f       	adc	r27, r27
     fdc:	ee 1f       	adc	r30, r30
     fde:	ff 1f       	adc	r31, r31
     fe0:	a2 17       	cp	r26, r18
     fe2:	b3 07       	cpc	r27, r19
     fe4:	e4 07       	cpc	r30, r20
     fe6:	f5 07       	cpc	r31, r21
     fe8:	20 f0       	brcs	.+8      	; 0xff2 <__udivmodsi4_ep>
     fea:	a2 1b       	sub	r26, r18
     fec:	b3 0b       	sbc	r27, r19
     fee:	e4 0b       	sbc	r30, r20
     ff0:	f5 0b       	sbc	r31, r21

00000ff2 <__udivmodsi4_ep>:
     ff2:	66 1f       	adc	r22, r22
     ff4:	77 1f       	adc	r23, r23
     ff6:	88 1f       	adc	r24, r24
     ff8:	99 1f       	adc	r25, r25
     ffa:	1a 94       	dec	r1
     ffc:	69 f7       	brne	.-38     	; 0xfd8 <__udivmodsi4_loop>
     ffe:	60 95       	com	r22
    1000:	70 95       	com	r23
    1002:	80 95       	com	r24
    1004:	90 95       	com	r25
    1006:	9b 01       	movw	r18, r22
    1008:	ac 01       	movw	r20, r24
    100a:	bd 01       	movw	r22, r26
    100c:	cf 01       	movw	r24, r30
    100e:	08 95       	ret

00001010 <__muluhisi3>:
    1010:	09 d0       	rcall	.+18     	; 0x1024 <__umulhisi3>
    1012:	a5 9f       	mul	r26, r21
    1014:	90 0d       	add	r25, r0
    1016:	b4 9f       	mul	r27, r20
    1018:	90 0d       	add	r25, r0
    101a:	a4 9f       	mul	r26, r20
    101c:	80 0d       	add	r24, r0
    101e:	91 1d       	adc	r25, r1
    1020:	11 24       	eor	r1, r1
    1022:	08 95       	ret

00001024 <__umulhisi3>:
    1024:	a2 9f       	mul	r26, r18
    1026:	b0 01       	movw	r22, r0
    1028:	b3 9f       	mul	r27, r19
    102a:	c0 01       	movw	r24, r0
    102c:	a3 9f       	mul	r26, r19
    102e:	70 0d       	add	r23, r0
    1030:	81 1d       	adc	r24, r1
    1032:	11 24       	eor	r1, r1
    1034:	91 1d       	adc	r25, r1
    1036:	b2 9f       	mul	r27, r18
    1038:	70 0d       	add	r23, r0
    103a:	81 1d       	adc	r24, r1
    103c:	11 24       	eor	r1, r1
    103e:	91 1d       	adc	r25, r1
    1040:	08 95       	ret

00001042 <_exit>:
    1042:	f8 94       	cli

00001044 <__stop_program>:
    1044:	ff cf       	rjmp	.-2      	; 0x1044 <__stop_program>
