V 51
K 7468887480 tst1
Y 0
D 0 0 1700 1100
Z 1
i 4890
N 4524
J 430 1020 2
J 465 1020 2
S 1 2
L 410 1020 12 0 3 0 1 0 CK80P_B
N 4526
J 430 995 2
J 460 995 3
J 460 1010 3
J 465 1010 2
S 1 2
L 410 995 12 0 3 0 1 0 CK80N_B
S 2 3
S 3 4
N 4523
J 580 1015 1
J 535 1015 2
S 2 1
L 530 1015 12 0 3 0 1 0 BREF_B
N 4866
J 1430 945 2
J 1440 945 2
S 1 2
N 4867
J 1550 965 2
J 1510 965 2
S 2 1
L 1530 965 14 0 3 0 1 1 PLD1
N 4868
J 1440 965 2
J 1430 965 2
S 2 1
N 4869
J 1440 985 2
J 1430 985 2
S 2 1
N 4870
J 1550 985 2
J 1510 985 2
S 2 1
L 1505 985 14 0 3 0 1 0 FSEL1_1
N 4871
J 1430 1005 2
J 1440 1005 2
S 1 2
N 4872
J 1510 1005 2
J 1550 1005 2
S 1 2
L 1505 1005 14 0 3 0 1 0 FSEL1_0
N 4873
J 1510 945 2
J 1550 945 2
S 1 2
L 1510 945 14 0 3 0 1 1 OSEN1
N 4874
J 1430 925 2
J 1440 925 2
S 1 2
N 4875
J 1510 925 2
J 1550 925 2
S 1 2
L 1530 925 14 0 3 0 1 0 SI1
I 4876 virtex:VCC 1 1430 965 1 1 '
C 4869 2 2 0
I 4877 virtex:OPAD 1 1550 915 0 1 '
C 4875 2 1 0
I 4878 virtex:OBUF 1 1440 915 0 1 '
A 1440 935 5 0 3 3 IOSTANDARD=LVCMOS33
C 4875 1 1 0
C 4874 2 2 0
I 4879 virtex:OPAD 1 1550 935 0 1 '
C 4873 2 1 0
I 4880 virtex:OBUF 1 1440 935 0 1 '
A 1440 955 5 0 3 3 IOSTANDARD=LVCMOS33
C 4873 1 1 0
C 4866 2 2 0
I 4881 virtex:VCC 1 1430 925 1 1 '
C 4866 1 2 0
I 4882 virtex:VCC 1 1430 945 1 1 '
C 4868 2 2 0
I 4883 virtex:OBUF 1 1440 995 0 1 '
A 1440 1015 5 0 3 3 IOSTANDARD=LVCMOS33
C 4872 1 1 0
C 4871 2 2 0
I 4884 virtex:OPAD 1 1550 995 0 1 '
C 4872 2 1 0
I 4885 virtex:OBUF 1 1440 975 0 1 '
A 1440 995 5 0 3 3 IOSTANDARD=LVCMOS33
C 4870 2 1 0
C 4869 1 2 0
I 4886 virtex:OPAD 1 1550 975 0 1 '
C 4870 1 1 0
I 4887 virtex:OPAD 1 1550 955 0 1 '
C 4867 1 1 0
I 4888 virtex:OBUF 1 1440 955 0 1 '
A 1440 975 5 0 3 3 IOSTANDARD=LVCMOS33
C 4867 2 1 0
C 4868 1 2 0
I 4889 virtex:VCC 1 1430 985 1 1 '
C 4871 1 2 0
I 4890 virtex:VCC 1 1430 905 1 1 '
C 4874 1 2 0
I 4865 virtex:OBUF 1 790 170 0 1 '
A 790 190 5 0 3 3 IOSTANDARD=LVCMOS33
C 4734 2 1 0
C 4738 1 2 0
I 4864 virtex:OBUF 1 790 200 0 1 '
A 790 220 5 0 3 3 IOSTANDARD=LVCMOS33
C 4737 1 2 0
C 4817 1 1 0
I 4863 virtex:OBUF 1 790 235 0 1 '
A 790 255 5 0 3 3 IOSTANDARD=LVCMOS33
C 4736 2 1 0
C 4812 1 2 0
I 4862 virtex:OBUF 1 250 200 0 1 '
A 250 220 5 0 3 3 IOSTANDARD=LVCMOS33
C 4735 2 2 0
C 4731 1 1 0
N 4753
J 1375 125 2
J 1320 125 2
S 2 1
L 1330 125 12 0 3 0 1 0 F7BUSY
N 4752
J 1320 110 2
J 1375 110 2
S 1 2
L 1330 110 12 0 3 0 1 0 F7WARN
N 4751
J 1375 95 2
J 1320 95 2
S 2 1
L 1330 95 12 0 3 0 1 0 F7SYNC
N 4739
J 1475 80 2
J 1445 80 2
S 2 1
L 1435 80 12 0 3 0 1 0 F7_ERROR
N 4742
J 1445 95 2
J 1475 95 2
S 1 2
L 1435 95 12 0 3 0 1 0 F7_SYNC
N 4754
J 1320 80 2
J 1375 80 2
S 1 2
L 1330 80 12 0 3 0 1 0 F7ERROR
N 4741
J 1475 110 2
J 1445 110 2
S 2 1
L 1435 110 12 0 3 0 1 0 F7_WARN
N 4740
J 1445 125 2
J 1475 125 2
S 1 2
L 1435 125 12 0 3 0 1 0 F7_BUSY
I 4858 virtex:OBUF 1 1375 85 0 1 '
A 1375 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 4751 1 2 0
C 4742 1 1 0
I 4859 virtex:OBUF 1 1375 70 0 1 '
A 1375 90 5 0 3 3 IOSTANDARD=LVCMOS33
C 4739 2 1 0
C 4754 2 2 0
I 4860 virtex:OBUF 1 1375 100 0 1 '
A 1375 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4752 2 2 0
C 4741 2 1 0
I 4861 virtex:OBUF 1 1375 115 0 1 '
A 1375 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 4740 1 1 0
C 4753 1 2 0
I 4854 virtex:OBUF 1 970 85 0 1 '
A 970 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 4755 2 2 0
C 4746 2 1 0
I 4855 virtex:OBUF 1 970 70 0 1 '
A 970 90 5 0 3 3 IOSTANDARD=LVCMOS33
C 4743 1 1 0
C 4758 1 2 0
I 4856 virtex:OBUF 1 970 100 0 1 '
A 970 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4756 1 2 0
C 4745 1 1 0
I 4857 virtex:OBUF 1 970 115 0 1 '
A 970 135 5 0 3 3 IOSTANDARD=LVCMOS33
C 4744 2 1 0
C 4757 2 2 0
I 4851 virtex:OBUF 1 420 105 0 1 '
A 420 125 5 0 3 3 IOSTANDARD=LVCMOS33
C 4760 2 2 0
C 4749 2 1 0
I 4852 virtex:OBUF 1 420 75 0 1 '
A 420 95 5 0 3 3 IOSTANDARD=LVCMOS33
C 4747 2 1 0
C 4762 2 2 0
I 4853 virtex:OBUF 1 420 90 0 1 '
A 420 110 5 0 3 3 IOSTANDARD=LVCMOS33
C 4759 1 2 0
C 4750 1 1 0
N 4735
J 220 210 2
J 250 210 2
S 1 2
L 210 210 12 0 3 0 1 0 RD1BUSY
N 4726
J 140 170 2
J 75 170 2
S 2 1
L 80 170 10 0 3 0 1 0 NONE_FREE1
N 4803
J 75 190 1
J 140 190 2
S 1 2
L 80 190 12 0 3 0 1 0 RDCTRL1RDY
N 4733
J 75 210 1
J 140 210 2
S 1 2
L 85 210 12 0 3 0 1 0 LOCK2
N 4732
J 140 230 2
J 75 230 1
S 2 1
L 85 230 12 0 3 0 1 0 LOCK1
N 4804
J 75 250 1
J 140 250 2
S 1 2
L 80 250 14 0 3 0 1 1 PWR-ON-RST
I 4848 virtex:OBUF 1 125 90 0 1 '
A 125 110 5 0 3 3 IOSTANDARD=LVCMOS33
C 4763 2 1 0
C 4770 2 2 0
I 4849 virtex:OBUF 1 125 75 0 1 '
A 125 95 5 0 3 3 IOSTANDARD=LVCMOS33
C 4767 1 2 0
C 4766 2 1 0
I 4847 virtex:OBUF 1 125 105 0 1 '
A 125 125 5 0 3 3 IOSTANDARD=LVCMOS33
C 4764 2 1 0
C 4769 1 2 0
I 4843 virtex:IBUF 1 145 960 0 1 '
A 190 975 5 0 3 3 IOSTANDARD=LVCMOS33
C 4703 1 2 0
C 4705 2 1 0
I 4840 IPAD1PD 1 30 1060 0 1 '
C 4421 1 1 0
N 4708
J 810 1000 7
J 880 1000 8
B 1 2
L 815 1005 14 0 3 0 1 0 D[35:0]
N 4403
J 880 960 2
J 860 960 1
S 2 1
L 865 960 10 0 3 0 1 0 CLK
N 4410
J 880 930 2
J 860 930 1
S 2 1
L 870 930 14 0 3 0 1 0 RST
N 4405
J 1060 1000 8
J 1000 1000 8
B 2 1
L 995 1005 14 0 3 0 1 0 DOUT[35:18]
I 4838 OPAD18 1 1060 990 0 1 '
C 4405 1 5 0
I 4839 OFDDR36C 1 880 920 0 1 '
C 4410 1 24 0
C 4403 1 2 0
C 4708 2 15 0
C 4405 2 3 0
N 4822
J 215 940 2
J 345 940 1
S 1 2
L 220 940 14 0 3 0 1 0 3-4_FULL1WARN
N 4823
J 145 940 2
J 120 940 2
S 2 1
L 115 940 14 0 3 0 1 1 HFA1IN
N 4826
J 1295 1050 1
J 1320 1050 2
S 1 2
L 1305 1050 12 0 3 0 1 0 FCK
N 4828
J 1495 1050 2
J 1550 1050 2
S 1 2
L 1495 1050 14 0 3 0 1 0 CLKOUTX1
N 4829
J 1425 1050 2
J 1390 1050 2
S 2 1
L 1380 1050 12 0 3 0 1 1 FCKX1
I 4821 virtex2p:OR3 1 610 205 0 1 '
C 4812 2 5 0
C 4729 1 3 0
C 4727 2 4 0
C 4728 1 2 0
N 4727
J 555 245 1
J 610 245 2
S 1 2
L 565 245 14 0 3 0 1 0 L1A1AF
N 4728
J 610 225 2
J 555 225 2
S 2 1
L 565 225 14 0 3 0 1 0 FAF1
N 4729
J 610 265 2
J 520 265 1
S 2 1
L 525 265 14 0 3 0 1 0 NEAR_FULL1WARN
N 4731
J 320 210 2
J 350 210 2
S 1 2
L 305 210 12 0 3 0 1 0 RD1_BUSY
N 4734
J 890 180 2
J 860 180 2
S 2 1
L 845 180 12 0 3 0 1 0 RD1_ERROR
N 4736
J 890 245 2
J 860 245 2
S 2 1
L 850 245 12 0 3 0 1 0 RD1_WARN
N 4737
J 790 210 2
J 745 210 2
S 2 1
L 735 210 12 0 3 0 1 0 RD1SYNC
N 4738
J 790 180 2
J 745 180 2
S 2 1
L 730 180 12 0 3 0 1 0 RD1ERROR
N 4743
J 1040 80 2
J 1070 80 2
S 1 2
L 1030 80 12 0 3 0 1 0 F6_ERROR
N 4744
J 1070 125 2
J 1040 125 2
S 2 1
L 1030 125 12 0 3 0 1 0 F6_BUSY
N 4745
J 1040 110 2
J 1070 110 2
S 1 2
L 1030 110 12 0 3 0 1 0 F6_WARN
N 4746
J 1070 95 2
J 1040 95 2
S 2 1
L 1030 95 12 0 3 0 1 0 F6_SYNC
N 4747
J 520 85 2
J 490 85 2
S 2 1
L 480 85 12 0 3 0 1 0 F5_ERROR
N 4748
J 490 130 2
J 520 130 2
S 1 2
L 480 130 12 0 3 0 1 0 F5_BUSY
N 4749
J 520 115 2
J 490 115 2
S 2 1
L 480 115 12 0 3 0 1 0 F5_WARN
N 4750
J 490 100 2
J 520 100 2
S 1 2
L 480 100 12 0 3 0 1 0 F5_SYNC
N 4755
J 915 95 2
J 970 95 2
S 1 2
L 925 95 12 0 3 0 1 0 F6SYNC
N 4756
J 970 110 2
J 915 110 2
S 2 1
L 925 110 12 0 3 0 1 0 F6WARN
N 4757
J 915 125 2
J 970 125 2
S 1 2
L 925 125 12 0 3 0 1 0 F6BUSY
N 4758
J 970 80 2
J 915 80 2
S 2 1
L 925 80 12 0 3 0 1 0 F6ERROR
N 4759
J 420 100 2
J 365 100 2
S 2 1
L 375 100 12 0 3 0 1 0 F5SYNC
N 4760
J 365 115 2
J 420 115 2
S 1 2
L 375 115 12 0 3 0 1 0 F5WARN
N 4761
J 420 130 2
J 365 130 2
S 2 1
L 375 130 12 0 3 0 1 0 F5BUSY
N 4762
J 365 85 2
J 420 85 2
S 1 2
L 375 85 12 0 3 0 1 0 F5ERROR
N 4763
J 225 100 2
J 195 100 2
S 2 1
L 185 100 12 0 3 0 1 0 F4_SYNC
N 4764
J 225 115 2
J 195 115 2
S 2 1
L 185 115 12 0 3 0 1 0 F4_WARN
N 4765
J 225 130 2
J 195 130 2
S 2 1
L 185 130 12 0 3 0 1 0 F4_BUSY
N 4766
J 225 85 2
J 195 85 2
S 2 1
L 185 85 12 0 3 0 1 0 F4_ERROR
N 4767
J 125 85 2
J 70 85 2
S 2 1
L 80 85 12 0 3 0 1 0 F4ERROR
N 4768
J 70 130 2
J 125 130 2
S 1 2
L 80 130 12 0 3 0 1 0 F4BUSY
N 4769
J 125 115 2
J 70 115 2
S 2 1
L 80 115 12 0 3 0 1 0 F4WARN
N 4770
J 70 100 2
J 125 100 2
S 1 2
L 80 100 12 0 3 0 1 0 F4SYNC
N 4812
J 790 245 2
J 690 245 2
S 2 1
L 680 245 12 0 3 0 1 0 RD1WARN
N 4817
J 860 210 2
J 890 210 2
S 1 2
L 845 210 12 0 3 0 1 0 RD1_SYNC
I 4709 virtex2p:GND 1 1280 115 3 1 '
C 4751 2 4 0
I 4710 virtex2p:GND 1 1280 100 3 1 '
C 4754 1 4 0
I 4711 virtex2p:GND 1 1280 130 3 1 '
C 4752 1 4 0
I 4712 virtex2p:GND 1 1280 145 3 1 '
C 4753 2 4 0
I 4713 virtex2p:GND 1 875 115 3 1 '
C 4755 1 4 0
I 4714 virtex2p:GND 1 875 100 3 1 '
C 4758 2 4 0
I 4715 virtex2p:GND 1 875 130 3 1 '
C 4756 2 4 0
I 4716 virtex2p:GND 1 325 120 3 1 '
C 4759 2 4 0
I 4717 virtex2p:GND 1 325 105 3 1 '
C 4762 1 4 0
I 4718 virtex2p:GND 1 325 135 3 1 '
C 4760 1 4 0
I 4719 virtex2p:GND 1 325 150 3 1 '
C 4761 2 4 0
I 4720 virtex2p:GND 1 30 120 3 1 '
C 4770 1 4 0
I 4721 virtex2p:GND 1 30 105 3 1 '
C 4767 2 4 0
I 4722 virtex2p:GND 1 30 135 3 1 '
C 4769 2 4 0
I 4723 virtex2p:GND 1 35 190 3 1 '
C 4726 2 4 0
I 4725 virtex2p:GND 1 30 150 3 1 '
C 4768 1 4 0
I 4771 virtex:OPAD 1 1475 115 0 1 '
C 4740 2 1 0
I 4772 virtex:OPAD 1 1475 100 0 1 '
C 4741 1 1 0
I 4773 virtex:OPAD 1 1475 85 0 1 '
C 4742 2 1 0
I 4774 virtex:OPAD 1 1475 70 0 1 '
C 4739 1 1 0
I 4779 virtex:OPAD 1 1070 115 0 1 '
C 4744 1 1 0
I 4780 virtex:OPAD 1 1070 100 0 1 '
C 4745 2 1 0
I 4781 virtex:OPAD 1 1070 85 0 1 '
C 4746 1 1 0
I 4782 virtex:OPAD 1 1070 70 0 1 '
C 4743 2 1 0
I 4787 virtex:OPAD 1 520 120 0 1 '
C 4748 2 1 0
I 4788 virtex:OPAD 1 520 105 0 1 '
C 4749 1 1 0
I 4789 virtex:OPAD 1 520 90 0 1 '
C 4750 2 1 0
I 4790 virtex:OPAD 1 520 75 0 1 '
C 4747 1 1 0
I 4795 virtex:OPAD 1 225 75 0 1 '
C 4766 1 1 0
I 4797 virtex:OPAD 1 225 90 0 1 '
C 4763 1 1 0
I 4799 virtex:OPAD 1 225 105 0 1 '
C 4764 1 1 0
I 4802 virtex:OPAD 1 225 120 0 1 '
C 4765 1 1 0
I 4807 virtex:OPAD 1 350 200 0 1 '
C 4731 2 1 0
I 4811 virtex:OPAD 1 890 235 0 1 '
C 4736 1 1 0
I 4814 virtex2p:GND 1 875 145 3 1 '
C 4757 1 4 0
I 4816 virtex:OPAD 1 890 170 0 1 '
C 4734 1 1 0
I 4818 virtex:OPAD 1 890 200 0 1 '
C 4817 2 1 0
I 4819 virtex2p:GND 1 705 200 3 1 '
C 4738 2 4 0
I 4820 virtex2p:GND 1 705 230 3 1 '
C 4737 2 4 0
N 4703
J 145 970 2
J 120 970 2
S 2 1
L 115 970 14 0 3 0 1 1 PAE1IN
N 4705
J 345 970 1
J 215 970 2
S 2 1
L 220 970 14 0 3 0 1 0 NEAR_FULL1WARN
N 4420
J 145 1045 2
J 120 1045 2
S 2 1
L 115 1045 14 0 3 0 1 1 PAF1IN
N 4421
J 120 1070 2
J 145 1070 2
S 1 2
L 115 1070 14 0 3 0 1 0 FF1IN
N 4423
J 365 1070 1
J 325 1070 2
S 2 1
L 310 1070 14 0 3 0 1 0 FF_F11
I 4428 virtex2p:BUF 1 255 1060 0 1 '
C 4423 2 1 0
C 4422 1 2 0
I 111 PAGE 1 0 0 0 1 '
N 4422
J 255 1070 2
J 215 1070 2
S 2 1
L 225 1070 14 0 3 0 1 0 FF1
I 4425 IPAD1PU 1 30 1035 0 1 '
C 4420 2 1 0
I 4707 virtex:INV 1 255 1035 0 1 '
C 4419 2 1 0
C 4418 2 2 0
N 4419
J 365 1045 1
J 325 1045 2
S 2 1
L 310 1045 14 0 3 0 1 0 FPAF5
I 4522 virtex:IPAD 1 340 985 0 1 '
C 4526 1 1 0
I 4525 virtex:IPAD 1 340 1010 0 1 '
C 4524 1 1 0
N 4418
J 215 1045 2
J 255 1045 2
S 1 2
L 220 1045 14 0 3 0 1 1 PAF1
I 4809 virtex2p:GND 1 515 245 3 1 '
C 4728 2 4 0
I 4825 IPAD1PU 1 30 930 0 1 '
C 4823 2 1 0
I 4824 IBUF_INV 1 145 930 0 1 '
C 4822 1 1 0
C 4823 1 2 0
I 4830 virtex:INV 1 1320 1040 0 1 '
C 4826 2 2 0
C 4829 2 1 0
I 4831 virtex:OPAD 1 1550 1040 0 1 '
C 4828 2 1 0
I 4702 IPAD1PD 1 30 960 0 1 '
C 4703 2 1 0
I 4841 virtex:IBUF 1 145 1060 0 1 '
A 190 1075 5 0 3 3 IOSTANDARD=LVCMOS33
C 4421 2 2 0
C 4422 2 1 0
I 4842 virtex:IBUF 1 145 1035 0 1 '
A 190 1050 5 0 3 3 IOSTANDARD=LVCMOS33
C 4418 1 1 0
C 4420 1 2 0
I 4846 virtex:OBUF 1 1425 1040 0 1 '
A 1455 1060 5 0 3 3 SLEW=FAST
A 1460 1055 5 0 3 3 DRIVE=16
A 1425 1060 5 0 3 3 IOSTANDARD=LVCMOS33
C 4828 1 1 0
C 4829 1 2 0
I 4845 virtex:OBUF 1 125 120 0 1 '
A 125 140 5 0 3 3 IOSTANDARD=LVCMOS33
C 4768 2 2 0
C 4765 2 1 0
I 4805 virtex2p:NAND5B1 1 140 150 0 1 '
C 4735 1 6 0
C 4804 2 7 0
C 4732 1 1 0
C 4733 2 3 0
C 4803 2 4 0
C 4726 1 5 0
I 4850 virtex:OBUF 1 420 120 0 1 '
A 420 140 5 0 3 3 IOSTANDARD=LVCMOS33
C 4748 1 1 0
C 4761 1 2 0
T 616 38 20 0 3 Test Input Control
Q 11 0 0
T 616 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1290 35 25 0 3 1
Q 11 0 0
T 1632 1 25 0 3 2
Q 11 0 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 616 18 20 0 3 DDU Input Controller Logic
Q 11 0 0
T 1530 30 25 0 3 D785D
Q 11 0 0
T 360 1070 24 0 3 --->Not useful, comes 3 words too late to stop data
Q 11 0 0
U 1510 0 20 0 9 3 @NAME=TEST_IN
U 1550 0 20 0 3 3 @SHEET=4
U 1310 5 20 0 9 3 @DATETIME=7-14-2005_14:26
I 4527 virtex2p:IBUFGDS 1 465 1005 0 1 '
C 4526 4 2 0
C 4524 2 5 0
C 4523 2 1 0
E
