{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758095566689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758095566690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 17 01:52:46 2025 " "Processing started: Wed Sep 17 01:52:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758095566690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095566690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095566690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758095567209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758095567209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "XOR.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "AND.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "OR.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Substractor " "Found entity 1: Full_Substractor" {  } { { "Full_Substractor.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.sv 1 1 " "Found 1 design units, including 1 entities, in source file not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "NOT.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ripple_carry_adder4 " "Found entity 1: Ripple_carry_adder4" {  } { { "Ripple_carry_adder4.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor4.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_subtractor4 " "Found entity 1: Full_subtractor4" {  } { { "Full_subtractor4.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file 7seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_display " "Found entity 1: seg7_display" {  } { { "7seg_display.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/7seg_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_control " "Found entity 1: Alu_control" {  } { { "Alu_control.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control2.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_control2 " "Found entity 1: Alu_control2" {  } { { "Alu_control2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb2 " "Found entity 1: tb2" {  } { { "tb2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Ripple_carry_adder32.sv(9) " "Verilog HDL Declaration information at Ripple_carry_adder32.sv(9): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Ripple_carry_adder32.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758095572779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ripple_carry_adder32 " "Found entity 1: Ripple_carry_adder32" {  } { { "Ripple_carry_adder32.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Full_substractor32.sv(9) " "Verilog HDL Declaration information at Full_substractor32.sv(9): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Full_substractor32.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758095572781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor32.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_subtractor32 " "Found entity 1: Full_subtractor32" {  } { { "Full_substractor32.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion32.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion32 " "Found entity 1: Multiplicacion32" {  } { { "Multiplicacion32.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095572782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095572782 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.sv(16) " "Verilog HDL Instantiation warning at ALU.sv(16): instance has no name" {  } { { "ALU.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758095572784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758095572830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_control Alu_control:alu1 " "Elaborating entity \"Alu_control\" for hierarchy \"Alu_control:alu1\"" {  } { { "ALU.sv" "alu1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ripple_carry_adder4 Alu_control:alu1\|Ripple_carry_adder4:suma " "Elaborating entity \"Ripple_carry_adder4\" for hierarchy \"Alu_control:alu1\|Ripple_carry_adder4:suma\"" {  } { { "Alu_control.sv" "suma" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\"" {  } { { "Ripple_carry_adder4.sv" "a0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|XOR_gate:xora " "Elaborating entity \"XOR_gate\" for hierarchy \"Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|XOR_gate:xora\"" {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|AND_gate:anda " "Elaborating entity \"AND_gate\" for hierarchy \"Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|AND_gate:anda\"" {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|OR_gate:ora " "Elaborating entity \"OR_gate\" for hierarchy \"Alu_control:alu1\|Ripple_carry_adder4:suma\|Full_Adder:a0\|OR_gate:ora\"" {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_subtractor4 Alu_control:alu1\|Full_subtractor4:suba " "Elaborating entity \"Full_subtractor4\" for hierarchy \"Alu_control:alu1\|Full_subtractor4:suba\"" {  } { { "Alu_control.sv" "suba" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Substractor Alu_control:alu1\|Full_subtractor4:suba\|Full_Substractor:s0 " "Elaborating entity \"Full_Substractor\" for hierarchy \"Alu_control:alu1\|Full_subtractor4:suba\|Full_Substractor:s0\"" {  } { { "Full_subtractor4.sv" "s0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate Alu_control:alu1\|Full_subtractor4:suba\|Full_Substractor:s0\|NOT_gate:nota " "Elaborating entity \"NOT_gate\" for hierarchy \"Alu_control:alu1\|Full_subtractor4:suba\|Full_Substractor:s0\|NOT_gate:nota\"" {  } { { "Full_Substractor.sv" "nota" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion Alu_control:alu1\|Multiplicacion:multi " "Elaborating entity \"Multiplicacion\" for hierarchy \"Alu_control:alu1\|Multiplicacion:multi\"" {  } { { "Alu_control.sv" "multi" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division Alu_control:alu1\|Division:diva " "Elaborating entity \"Division\" for hierarchy \"Alu_control:alu1\|Division:diva\"" {  } { { "Alu_control.sv" "diva" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo Alu_control:alu1\|Modulo:moda " "Elaborating entity \"Modulo\" for hierarchy \"Alu_control:alu1\|Modulo:moda\"" {  } { { "Alu_control.sv" "moda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left Alu_control:alu1\|shift_left:shiftl " "Elaborating entity \"shift_left\" for hierarchy \"Alu_control:alu1\|shift_left:shiftl\"" {  } { { "Alu_control.sv" "shiftl" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right Alu_control:alu1\|shift_right:shiftr " "Elaborating entity \"shift_right\" for hierarchy \"Alu_control:alu1\|shift_right:shiftr\"" {  } { { "Alu_control.sv" "shiftr" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_display seg7_display:comb_7 " "Elaborating entity \"seg7_display\" for hierarchy \"seg7_display:comb_7\"" {  } { { "ALU.sv" "comb_7" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095572872 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572888 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572888 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572888 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572889 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572890 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572891 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572892 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572893 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572894 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572895 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572895 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572896 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572897 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572898 "|ALU|Alu_control:alu1|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572899 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572899 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572900 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572901 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1758095572902 "|ALU|Alu_control:alu1|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu_control:alu1\|Division:diva\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu_control:alu1\|Division:diva\|Div0\"" {  } { { "Division.sv" "Div0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758095573230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu_control:alu1\|Modulo:moda\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu_control:alu1\|Modulo:moda\|Mod0\"" {  } { { "Modulo.sv" "Mod0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758095573230 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758095573230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu_control:alu1\|Division:diva\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Alu_control:alu1\|Division:diva\|lpm_divide:Div0\"" {  } { { "Division.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095573294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu_control:alu1\|Division:diva\|lpm_divide:Div0 " "Instantiated megafunction \"Alu_control:alu1\|Division:diva\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573294 ""}  } { { "Division.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758095573294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095573336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095573336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095573360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095573360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095573421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095573421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu_control:alu1\|Modulo:moda\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Alu_control:alu1\|Modulo:moda\|lpm_divide:Mod0\"" {  } { { "Modulo.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095573460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu_control:alu1\|Modulo:moda\|lpm_divide:Mod0 " "Instantiated megafunction \"Alu_control:alu1\|Modulo:moda\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758095573460 ""}  } { { "Modulo.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758095573460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758095573504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095573504 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758095573628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758095573859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/output_files/ALU.map.smsg " "Generated suppressed messages file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095574113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758095574215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758095574215 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ALU.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758095574245 "|ALU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758095574245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758095574246 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758095574246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758095574246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758095574246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758095574304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 17 01:52:54 2025 " "Processing ended: Wed Sep 17 01:52:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758095574304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758095574304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758095574304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758095574304 ""}
