git clone --depth 1 --no-tags https://github.com/leevick/axi_file_loader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263217332
git clone --depth 1 --no-tags https://github.com/studyHooligen/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257573864
git clone --depth 1 --no-tags https://github.com/EasonLin536/ICDL_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265433479
git clone --depth 1 --no-tags https://github.com/phani-sriram/Verilog_Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260261307
git clone --depth 1 --no-tags https://github.com/Kenji-Ishimaru/iv-pli-sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257224783
git clone --depth 1 --no-tags https://github.com/kartik6m/Serial_multiplier_using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261227704
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261611240
git clone --depth 1 --no-tags https://github.com/TheLeopardsH/USRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262940685
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263197801
git clone --depth 1 --no-tags https://github.com/JINGTC/dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263085138
git clone --depth 1 --no-tags https://github.com/andreasdotorg/orion-mk2-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259370562
git clone --depth 1 --no-tags https://github.com/Aprilskysky/mram_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264340690
git clone --depth 1 --no-tags https://github.com/hucader95016/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265876376
git clone --depth 1 --no-tags https://github.com/deni64k/fpga_miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257427742
git clone --depth 1 --no-tags https://github.com/randysaetern/ECE174Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264219023
git clone --depth 1 --no-tags https://github.com/lixuf/CPU_RICS16_base_on_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257765432
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/Guessing-Number-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265586043
git clone --depth 1 --no-tags https://github.com/LoneLiX/CPU_Design_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264387382
git clone --depth 1 --no-tags https://github.com/CJ6922G1CH/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265516849
git clone --depth 1 --no-tags https://github.com/dev-board-tech/arduFPGA-mega-design-template-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262121669
git clone --depth 1 --no-tags https://github.com/yasinadiyaman/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260206022
git clone --depth 1 --no-tags https://github.com/Nikola2444/UVM_verif_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262651031
git clone --depth 1 --no-tags https://github.com/RubyOcelot/COD-2020-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263507573
git clone --depth 1 --no-tags https://github.com/zhongethan/AsyncFifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263876860
git clone --depth 1 --no-tags https://github.com/opnesh/SIMD-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264378830
git clone --depth 1 --no-tags https://github.com/m3lissaeg/UnicycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265333491
git clone --depth 1 --no-tags https://github.com/rod41732/hw-syn-lab-undertale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265610006
git clone --depth 1 --no-tags https://github.com/LeiGujiong/FPGA-Stopwatch--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265424261
git clone --depth 1 --no-tags https://github.com/itssnehin/YODAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259912143
git clone --depth 1 --no-tags https://github.com/dls-controls/pcie_snifferFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263664735
git clone --depth 1 --no-tags https://github.com/gpmanly/DE0_FPGA_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259523120
git clone --depth 1 --no-tags https://github.com/Tachyon01/SCOAP_Analysis_Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260023500
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2018_univ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264987892
git clone --depth 1 --no-tags https://github.com/n-elhamawy/ueca-based-eceg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263290797
git clone --depth 1 --no-tags https://github.com/thadoe/Digital_projects_in_Verilog_SystemC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265354449
git clone --depth 1 --no-tags https://github.com/kkenshin1/HDLBits-Result.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260633999
git clone --depth 1 --no-tags https://github.com/chantmk/UnderPugs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262223428
git clone --depth 1 --no-tags https://github.com/Anjali-287/Sequence-Detector-using-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262604348
git clone --depth 1 --no-tags https://github.com/Abhishek9934/Fast_Adders_Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260368731
git clone --depth 1 --no-tags https://github.com/El-Mohr/MIPS-Processor-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262905932
git clone --depth 1 --no-tags https://github.com/Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257111637
git clone --depth 1 --no-tags https://github.com/aaumsq/470_r10k2way.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257731747
git clone --depth 1 --no-tags https://github.com/baina23/BWT-DNA-alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257881559
git clone --depth 1 --no-tags https://github.com/keesj/top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265041816
git clone --depth 1 --no-tags https://github.com/jonahswain/eee4120f-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259569981
git clone --depth 1 --no-tags https://github.com/enisbe1/AOK_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260907254
git clone --depth 1 --no-tags https://github.com/Chaeryeong/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261265248
git clone --depth 1 --no-tags https://github.com/hieudangba98/Practice_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260109296
git clone --depth 1 --no-tags https://github.com/fair80132/hw-verilog-seller-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261101872
git clone --depth 1 --no-tags https://github.com/noah-holland/sturdier-goggles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259131574
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259010655
git clone --depth 1 --no-tags https://github.com/IquanKoxinga/BCH-encoder-and-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257429486
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05-grupo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256911855
git clone --depth 1 --no-tags https://github.com/swadhinagrawal/Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259673724
git clone --depth 1 --no-tags https://github.com/aqweszxcd/.bmp_Verilog_IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263501939
git clone --depth 1 --no-tags https://github.com/Kiran760043/BCD-to-Excess-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262875798
git clone --depth 1 --no-tags https://github.com/Serena2766/MIPS-I-processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264795764
git clone --depth 1 --no-tags https://github.com/tangshi706/Digital-VLSI-Design-verilog-vlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264346990
git clone --depth 1 --no-tags https://github.com/molnara/helloworld_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265941406
git clone --depth 1 --no-tags https://github.com/ayazulla007/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263884196
git clone --depth 1 --no-tags https://github.com/jimmywang0913/CO-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263067942
git clone --depth 1 --no-tags https://github.com/BBwanaz/Speech-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263543835
git clone --depth 1 --no-tags https://github.com/Kiran760043/D-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258646407
git clone --depth 1 --no-tags https://github.com/sid-xyz/RNBIP_Pipelined-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258971056
git clone --depth 1 --no-tags https://github.com/msalvi123/SVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257120533
git clone --depth 1 --no-tags https://github.com/furrysalamander/ECE3740RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257962294
git clone --depth 1 --no-tags https://github.com/JINGTC/RxFIFO_TxFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263093244
git clone --depth 1 --no-tags https://github.com/moste00/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262483416
git clone --depth 1 --no-tags https://github.com/wylieza/revenge_of_the_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265775578
git clone --depth 1 --no-tags https://github.com/busamer/3-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265653762
git clone --depth 1 --no-tags https://github.com/starbr3aker/coa-A3A4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265629269
git clone --depth 1 --no-tags https://github.com/linln1/OpenMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258758816
git clone --depth 1 --no-tags https://github.com/madri19/FPGA-SDES-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261261250
git clone --depth 1 --no-tags https://github.com/Espinya/I2C_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261224579
git clone --depth 1 --no-tags https://github.com/nikhil0360/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260839779
git clone --depth 1 --no-tags https://github.com/NicholasTran/AstroParty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260306057
git clone --depth 1 --no-tags https://github.com/dhanush1708/digitalWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263298698
git clone --depth 1 --no-tags https://github.com/shaoyuchu/DSDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262802264
git clone --depth 1 --no-tags https://github.com/xx172/lud.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262457313
git clone --depth 1 --no-tags https://github.com/umamibeef/vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263086102
git clone --depth 1 --no-tags https://github.com/lordjuacs/ARCH-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257788164
git clone --depth 1 --no-tags https://github.com/lizhoubob/FPGA-Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258507977
git clone --depth 1 --no-tags https://github.com/weidem/calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257830467
git clone --depth 1 --no-tags https://github.com/sheftrip/CompArch-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257881348
git clone --depth 1 --no-tags https://github.com/GeorgJanowski/EEE4120F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259423180
git clone --depth 1 --no-tags https://github.com/souvicksaha95/16-bit-binary-to-BCD-conversion---Double-Dabble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258248923
git clone --depth 1 --no-tags https://github.com/chnjstyj/nscscc-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259020645
git clone --depth 1 --no-tags https://github.com/thiagobonfim0310/Elevador-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265130731
git clone --depth 1 --no-tags https://github.com/Eyal-S/HDL-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263410066
git clone --depth 1 --no-tags https://github.com/rohansharmaa/counters-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264477029
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Shift-and-Add-Three---Convert-binary-to-BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257153175
git clone --depth 1 --no-tags https://github.com/Kiran760043/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258644790
git clone --depth 1 --no-tags https://github.com/Kiran760043/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258645039
git clone --depth 1 --no-tags https://github.com/Abhishek9934/Whack-a-mole-Game-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260376800
git clone --depth 1 --no-tags https://github.com/alex7539021/my_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262560006
git clone --depth 1 --no-tags https://github.com/ss900405twtw/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262708779
git clone --depth 1 --no-tags https://github.com/moefh/fpga-vga-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265809744
