# End time: 20:11:46 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_barrelshifter16.all_fd54692e9cc3108fd2877e54a5465bee032e18cb/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_barrelshifter16(tb) -L vunit_lib -L lib -g/tb_barrelshifter16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_barrelshifter16.all_fd54692e9cc3108fd2877e54a5465bee032e18cb/,tb path : /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 20:11:46 on Mar 17,2022
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (3) for port "/tb_barrelshifter16/mapping/size".
#    Time: 0 ps  Iteration: 0  Instance: /tb_barrelshifter16/mapping File: /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
Error loading design
# End time: 20:11:46 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
