;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #19, <0
	SUB -7, -3
	SUB 29, @12
	SUB 29, @12
	DJN <6, 0
	DJN <6, -10
	DJN <6, -10
	SUB 207, -3
	SUB 6, 23
	SUB <0, 1
	SUB 207, -3
	JMP @12, #200
	SUB @-1, 0
	SUB #706, 23
	SPL 60, 210
	SUB 60, 210
	SUB -0, 0
	SUB 29, @12
	SUB -7, -3
	SLT 60, 200
	SLT 60, 200
	SUB 6, 23
	SUB 6, 23
	SPL 291, 120
	SUB 29, @62
	MOV -1, <-20
	JMP @270, @1
	ADD 270, 60
	SLT 60, 230
	SUB @121, 106
	SUB <0, 1
	CMP -70, 2
	SUB <0, 1
	SLT 60, 230
	JMP -107, -160
	JMP 100, -100
	ADD 60, @100
	CMP -207, <-128
	SUB #72, @280
	SUB #72, @280
	MOV -7, <-20
	ADD 60, @100
	SUB @0, @2
	SUB @0, @2
	SPL 20, <12
	CMP -207, <-128
	CMP -207, <-128
	ADD #19, <0
	MOV -7, <-20
	ADD 210, 30
