// Seed: 3826263581
module module_0 (
    output uwire id_0,
    input  tri   id_1
    , id_13,
    input  wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  wire  id_7,
    output tri0  id_8,
    output tri   id_9,
    input  tri0  id_10,
    output tri   id_11
);
  assign id_9 = id_3;
  wire id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wor id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12
);
  initial assume (id_12);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_5,
      id_11,
      id_9,
      id_7,
      id_12,
      id_6,
      id_8,
      id_5,
      id_0
  );
endmodule
