{
  "Top": "kernel_mhsa",
  "RtlTop": "kernel_mhsa",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_mhsa_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "current_token": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "current_token_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "current_token_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "position": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "position",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weights": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "key_cache": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "key_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "key_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "value_cache": {
      "index": "4",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "value_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "value_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_mhsa"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "28407703 ~ 38366563",
    "Latency": "28407702"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_mhsa",
    "Version": "1.0",
    "DisplayName": "Kernel_mhsa",
    "Revision": "2114283719",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_mhsa_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/kernel_MHSA.cpp",
      "..\/..\/kernel_MHSA.hpp",
      "..\/..\/kernel_Rope.cpp",
      "..\/..\/kernel_Rope.hpp",
      "..\/..\/kernel_MatMul.cpp",
      "..\/..\/kernel_MatMul.hpp",
      "..\/..\/kernel_Softmax.cpp",
      "..\/..\/kernel_Softmax.hpp",
      "..\/..\/kernel_RMS_Norm.cpp",
      "..\/..\/kernel_RMS_Norm.hpp",
      "..\/..\/tensor.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/kernel_mhsa_att_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_matmul.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_matmul_Pipeline_execute_dot_product.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1.vhd",
      "impl\/vhdl\/kernel_mhsa_control_s_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_ctlz_30_30_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_current_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d64_A.vhd",
      "impl\/vhdl\/kernel_mhsa_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/kernel_mhsa_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem1_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem2_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem3_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Outline_ATT_INIT.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_COMPUTE.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_126_1.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_128_1.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_softmax.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/kernel_mhsa_load_vec.vhd",
      "impl\/vhdl\/kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_13s_28_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_14ns_29_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_15ns_30_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_22ns_21s_43_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_22ns_22ns_44_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_25s_39ns_63_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_29ns_28ns_57_2_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_80s_24ns_80_2_1.vhd",
      "impl\/vhdl\/kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_11_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_17_3_1_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_25_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_33_4_1_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_33_6_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_65_6_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_compute_matmul_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_store_result_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_store_result.vhd",
      "impl\/vhdl\/kernel_mhsa.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_mhsa_att_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_compute_matmul.v",
      "impl\/verilog\/kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb.dat",
      "impl\/verilog\/kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb.v",
      "impl\/verilog\/kernel_mhsa_compute_matmul_Pipeline_execute_dot_product.v",
      "impl\/verilog\/kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1.v",
      "impl\/verilog\/kernel_mhsa_control_s_axi.v",
      "impl\/verilog\/kernel_mhsa_ctlz_30_30_1_1.v",
      "impl\/verilog\/kernel_mhsa_ctlz_32_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_current_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d64_A.v",
      "impl\/verilog\/kernel_mhsa_flow_control_loop_pipe.v",
      "impl\/verilog\/kernel_mhsa_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_gmem0_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem1_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem2_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem3_m_axi.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Outline_ATT_INIT.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_COMPUTE.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_126_1.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_128_1.v",
      "impl\/verilog\/kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT.v",
      "impl\/verilog\/kernel_mhsa_kernel_softmax.v",
      "impl\/verilog\/kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_load_mat.v",
      "impl\/verilog\/kernel_mhsa_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.v",
      "impl\/verilog\/kernel_mhsa_load_vec.v",
      "impl\/verilog\/kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_1.v",
      "impl\/verilog\/kernel_mhsa_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_13s_28_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_14ns_29_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_15ns_30_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_22ns_21s_43_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_22ns_22ns_44_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_25s_39ns_63_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_29ns_28ns_57_2_1.v",
      "impl\/verilog\/kernel_mhsa_mul_80s_24ns_80_2_1.v",
      "impl\/verilog\/kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi.dat",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j.dat",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j.v",
      "impl\/verilog\/kernel_mhsa_RoPE.v",
      "impl\/verilog\/kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_11_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_17_3_1_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_25_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_33_4_1_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_33_6_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_65_6_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_start_for_compute_matmul_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_store_result_U0.v",
      "impl\/verilog\/kernel_mhsa_store_result.v",
      "impl\/verilog\/kernel_mhsa.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.mdd",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.tcl",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.yaml",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa.c",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa.h",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_hw.h",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_linux.c",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_mhsa.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.C_Accum_Msb 45 CONFIG.C_Accum_Lsb -45 CONFIG.C_Accum_Input_Msb 45 CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator_Primitive CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.Has_RESULT_TREADY false CONFIG.c_latency 1 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Accumulator CONFIG.Add_Sub_Value Add CONFIG.C_Accum_Msb 45 CONFIG.C_Accum_Lsb -45 CONFIG.C_Accum_Input_Msb 45 CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.Has_ARESETN true CONFIG.Has_B_TLAST true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.Has_RESULT_TREADY false CONFIG.c_latency 1 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Subtract CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "current_token_1",
          "access": "W",
          "description": "Data signal of current_token",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "current_token",
              "access": "W",
              "description": "Bit 31 to 0 of current_token"
            }]
        },
        {
          "offset": "0x14",
          "name": "current_token_2",
          "access": "W",
          "description": "Data signal of current_token",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "current_token",
              "access": "W",
              "description": "Bit 63 to 32 of current_token"
            }]
        },
        {
          "offset": "0x1c",
          "name": "position",
          "access": "W",
          "description": "Data signal of position",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "position",
              "access": "W",
              "description": "Bit 31 to 0 of position"
            }]
        },
        {
          "offset": "0x24",
          "name": "weights_1",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 31 to 0 of weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "weights_2",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 63 to 32 of weights"
            }]
        },
        {
          "offset": "0x30",
          "name": "key_cache_1",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 31 to 0 of key_cache"
            }]
        },
        {
          "offset": "0x34",
          "name": "key_cache_2",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 63 to 32 of key_cache"
            }]
        },
        {
          "offset": "0x3c",
          "name": "value_cache_1",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 31 to 0 of value_cache"
            }]
        },
        {
          "offset": "0x40",
          "name": "value_cache_2",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 63 to 32 of value_cache"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "current_token"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "position"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "key_cache"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "value_cache"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "current_token"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "current_token"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "weights"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "key_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "key_cache"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "value_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "value_cache"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_mhsa",
      "BindInstances": "out_rms_vec_U out_rms_vec_1_U out_rms_vec_2_U out_rms_vec_3_U out_rms_vec_4_U out_rms_vec_5_U out_rms_vec_6_U out_rms_vec_7_U out_q_U out_q_1_U out_q_2_U out_q_3_U out_q_4_U out_q_5_U out_q_6_U out_q_7_U out_q_rope_U out_q_rope_1_U out_q_rope_2_U out_q_rope_3_U out_q_rope_4_U out_q_rope_5_U out_q_rope_6_U out_q_rope_7_U out_k_U out_k_1_U out_k_2_U out_k_3_U out_k_4_U out_k_5_U out_k_6_U out_k_7_U out_k_rope_U out_k_rope_1_U out_k_rope_2_U out_k_rope_3_U out_k_rope_4_U out_k_rope_5_U out_k_rope_6_U out_k_rope_7_U out_v_U out_v_1_U out_v_2_U out_v_3_U out_v_4_U out_v_5_U out_v_6_U out_v_7_U xb_U xb_1_U xb_2_U xb_3_U xb_4_U xb_5_U xb_6_U xb_7_U xb2_U xb2_1_U xb2_2_U xb2_3_U xb2_4_U xb2_5_U xb2_6_U xb2_7_U current_input_U current_input_8_U current_input_9_U current_input_10_U current_input_11_U current_input_12_U current_input_13_U current_input_14_U att_U att_1_U att_2_U att_3_U att_4_U att_5_U att_6_U att_7_U att_8_U att_9_U att_10_U att_11_U mul43_fu_2260_p2 add141_fu_2266_p2 add_ln53_fu_2274_p2 icmp_ln100_fu_2280_p2 select_ln100_fu_2286_p3 icmp_fu_2304_p2 umax_fu_2310_p3 add_ln53_5_fu_2332_p2 add_ln53_6_fu_2338_p2 icmp_ln53_fu_2344_p2 sub_ln53_fu_2467_p2 add_ln53_1_fu_2477_p2 add_ln53_2_fu_2378_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U657 fadd_32ns_32ns_32_1_primitive_dsp_1_U656 fsqrt_32ns_32ns_32_15_no_dsp_1_U658 fdiv_32ns_32ns_32_11_no_dsp_1_U657 add_ln53_3_fu_2502_p2 add_ln53_4_fu_2507_p2 add_ln62_fu_2444_p2 wv_fu_2485_p2 add_ln61_fu_2430_p2 wk_fu_2438_p2 add_ln60_fu_2416_p2 wq_fu_2424_p2 add_ln155_fu_2568_p2 icmp_ln155_fu_2574_p2 fmul_32ns_32ns_32_3_max_dsp_1_U660 wo_fu_2609_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U",
      "Instances": [
        {
          "ModuleName": "kernel_mhsa_Pipeline_INPUT_COPY",
          "InstanceName": "grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690",
          "BindInstances": "add_ln47_fu_218_p2 icmp_ln47_fu_224_p2"
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_VITIS_LOOP_19_1",
          "InstanceName": "grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705",
          "BindInstances": "add_ln19_fu_208_p2 icmp_ln19_fu_214_p2 sparsemux_17_3_32_1_1_U11 icmp_ln21_fu_278_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U12"
        },
        {
          "ModuleName": "kernel_mhsa_Outline_ATT_INIT",
          "InstanceName": "grp_kernel_mhsa_Outline_ATT_INIT_fu_1718",
          "BindInstances": "add_ln99_fu_105_p2 icmp_ln99_fu_111_p2",
          "Instances": [{
              "ModuleName": "kernel_mhsa_Pipeline_VITIS_LOOP_100_1",
              "InstanceName": "grp_kernel_mhsa_Pipeline_VITIS_LOOP_100_1_fu_66",
              "BindInstances": "add_ln100_fu_278_p2 icmp_ln100_fu_288_p2"
            }]
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_XB_INIT",
          "InstanceName": "grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736",
          "BindInstances": "add_ln147_fu_190_p2 icmp_ln147_fu_196_p2"
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_VITIS_LOOP_27_2",
          "InstanceName": "grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748",
          "BindInstances": "add_ln27_fu_354_p2 icmp_ln27_fu_360_p2 sparsemux_17_3_32_1_1_U26 fmul_32ns_32ns_32_1_primitive_dsp_1_U25"
        },
        {
          "ModuleName": "matmul_1",
          "InstanceName": "grp_matmul_1_fu_1772",
          "BindInstances": "vector_stream_U matrix_stream_U result_stream_U",
          "Instances": [
            {
              "ModuleName": "load_vec",
              "InstanceName": "load_vec_U0",
              "BindInstances": "add_ln12_fu_205_p2 icmp_ln12_fu_211_p2 sparsemux_17_3_32_1_1_U47"
            },
            {
              "ModuleName": "load_mat",
              "InstanceName": "load_mat_U0",
              "Instances": [{
                  "ModuleName": "load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1",
                  "InstanceName": "grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_59",
                  "BindInstances": "add_ln23_fu_91_p2 icmp_ln23_fu_97_p2"
                }]
            },
            {
              "ModuleName": "compute_matmul",
              "InstanceName": "compute_matmul_U0",
              "BindInstances": "compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U",
              "Instances": [
                {
                  "ModuleName": "compute_matmul_Pipeline_VITIS_LOOP_43_1",
                  "InstanceName": "grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30",
                  "BindInstances": "add_ln43_fu_127_p2 icmp_ln43_fu_133_p2"
                },
                {
                  "ModuleName": "compute_matmul_Pipeline_execute_dot_product",
                  "InstanceName": "grp_compute_matmul_Pipeline_execute_dot_product_fu_44",
                  "BindInstances": "add_ln50_fu_176_p2 icmp_ln50_fu_182_p2 icmp_ln53_fu_191_p2 select_ln50_fu_197_p3 grp_fu_151_p3 sparsemux_9_2_32_1_1_U69 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U68 add_ln53_fu_243_p2 icmp_ln53_1_fu_249_p2"
                }
              ]
            },
            {
              "ModuleName": "store_result",
              "InstanceName": "store_result_U0",
              "BindInstances": "add_ln66_fu_195_p2 icmp_ln66_fu_201_p2"
            }
          ]
        },
        {
          "ModuleName": "RoPE",
          "InstanceName": "grp_RoPE_fu_1803",
          "BindInstances": "sitofp_32ns_32_3_no_dsp_1_U132 icmp_ln16_fu_702_p2 sitofp_32ns_32_3_no_dsp_1_U132 fmul_32ns_32ns_32_1_primitive_dsp_1_U127 fmul_32ns_32ns_32_1_primitive_dsp_1_U128 fmul_32ns_32ns_32_1_primitive_dsp_1_U129 closepath_fu_775_p2 Ex_fu_923_p2 select_ln453_fu_928_p3 add_ln376_fu_781_p2 addr_fu_787_p3 shl_ln379_fu_821_p2 mul_80s_24ns_80_2_1_U136 k_fu_890_p3 Mx_bits_1_fu_901_p2 Mx_bits_3_fu_907_p3 ctlz_30_30_1_1_U137 shl_ln504_fu_954_p2 Ex_1_fu_963_p2 sub_ln506_fu_992_p2 select_ln506_fu_997_p3 lshr_ln506_fu_1010_p2 shl_ln506_fu_1016_p2 select_ln506_1_fu_1022_p3 mul_15ns_15ns_30_1_1_U138 mul_22ns_22ns_44_1_1_U139 mul_15ns_14ns_29_1_1_U140 cos_result_fu_1334_p2 mul_22ns_21s_43_1_1_U141 mul_15ns_13s_28_1_1_U142 add_ln80_fu_1280_p2 add_ln80_1_fu_1290_p2 mul_29ns_28ns_57_2_1_U135 ctlz_32_32_1_1_U143 ctlz_32_32_1_1_U146 shl_ln291_fu_1510_p2 icmp_ln292_fu_1519_p2 shift_1_fu_1524_p2 shl_ln291_1_fu_1534_p2 shift_2_fu_1540_p3 newexp_2_fu_1551_p2 significand_fu_1581_p3 ctlz_32_32_1_1_U144 ctlz_32_32_1_1_U145 shl_ln291_2_fu_1595_p2 icmp_ln292_1_fu_1604_p2 shift_4_fu_1609_p2 shl_ln291_3_fu_1618_p2 shift_5_fu_1623_p3 icmp_ln306_fu_1456_p2 or_ln306_fu_1654_p2 empty_491_fu_1683_p3 sparsemux_33_4_1_1_1_U147 sparsemux_33_4_1_1_1_U148 icmp_ln179_fu_854_p2 icmp_ln179_1_fu_859_p2 and_ln179_fu_864_p2 icmp_ln186_fu_987_p2 xor_ln186_fu_1841_p2 sin_results_sign_1_fu_1846_p2 select_ln186_fu_1852_p3 or_ln186_fu_1859_p2 sin_results_exp_fu_1864_p3 select_ln186_2_fu_1872_p3 sin_results_sig_fu_1879_p3 cos_results_sign_1_fu_1887_p2 sin_results_sign_2_fu_1893_p3 sin_results_exp_1_fu_1899_p3 sin_results_sig_1_fu_1906_p3 not_and_ln179_fu_1913_p2 cos_results_sign_2_fu_1918_p2 cos_results_exp_1_fu_1924_p3 empty_492_fu_1931_p2 cos_results_exp_2_fu_1935_p3 cos_results_sig_1_cast_fu_1943_p3 cos_results_sig_1_fu_1951_p3 sparsemux_17_3_1_1_1_U149 s_out_2_fu_2043_p3 c_out_2_fu_2050_p3 sparsemux_9_3_32_1_1_U151 sparsemux_9_3_32_1_1_U150 fmul_32ns_32ns_32_1_primitive_dsp_1_U130 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U134 fmul_32ns_32ns_32_1_primitive_dsp_1_U131 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U133 add_ln16_fu_708_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U",
          "Instances": [{
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_617",
              "BindInstances": "m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U115 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U117 mac_muladd_13s_12ns_16s_25_4_1_U117 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U114 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U118 mac_muladd_18ns_18ns_44ns_44_4_1_U118 mac_muladd_18ns_18ns_44ns_44_4_1_U118 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U116 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }]
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_CACHE_STORE",
          "InstanceName": "grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842",
          "BindInstances": "add_ln85_fu_370_p2 icmp_ln85_fu_376_p2 sparsemux_17_3_32_1_1_U191 sparsemux_17_3_32_1_1_U192"
        },
        {
          "ModuleName": "kernel_mhsa_Outline_HEAD_COMPUTE",
          "InstanceName": "grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868",
          "BindInstances": "add_ln108_fu_589_p2 icmp_ln108_fu_595_p2",
          "Instances": [
            {
              "ModuleName": "kernel_mhsa_Pipeline_Q_LOAD",
              "InstanceName": "grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398",
              "BindInstances": "add_ln115_fu_1152_p2 icmp_ln115_fu_1158_p2 add_ln117_fu_1186_p2 sparsemux_17_3_32_1_1_U241"
            },
            {
              "ModuleName": "kernel_mhsa_Pipeline_TOKEN_COMPUTE",
              "InstanceName": "grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483",
              "BindInstances": "add_ln121_2_fu_1211_p2 icmp_ln121_fu_1143_p2 sub_ln121_fu_1169_p2 add_ln121_fu_1179_p2 add_ln121_1_fu_1227_p2"
            }
          ]
        },
        {
          "ModuleName": "kernel_mhsa_Outline_SOFTMAX_HEADS",
          "InstanceName": "grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898",
          "BindInstances": "add_ln141_fu_130_p2 icmp_ln141_fu_136_p2",
          "Instances": [{
              "ModuleName": "kernel_softmax",
              "InstanceName": "grp_kernel_softmax_fu_104",
              "BindInstances": "vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U430 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U430 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U427 fexp_32ns_32ns_32_9_med_dsp_1_U431 fadd_32ns_32ns_32_1_primitive_dsp_1_U428 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U429"
            }]
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC",
          "InstanceName": "grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915",
          "BindInstances": "add_ln169_fu_1679_p2 icmp_ln169_fu_1685_p2 select_ln175_fu_1708_p3 add_ln169_1_fu_1716_p2 select_ln169_fu_1722_p3 first_iter_0_fu_1730_p2 add_ln172_1_fu_1781_p2 sparsemux_25_4_32_1_1_U462 sparsemux_65_6_32_1_1_U463 sparsemux_65_6_32_1_1_U464 add_ln175_fu_1880_p2"
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_ACCUM_WRITEBACK",
          "InstanceName": "grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002",
          "BindInstances": "sparsemux_33_6_32_1_1_U548 add_ln188_fu_841_p2 sparsemux_33_6_32_1_1_U549 sparsemux_33_6_32_1_1_U550 sparsemux_33_6_32_1_1_U551 icmp_ln188_fu_1084_p2 add_ln185_fu_1122_p2"
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_RESIDUAL",
          "InstanceName": "grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143",
          "BindInstances": "add_ln197_fu_341_p2 icmp_ln197_fu_347_p2 sparsemux_17_3_32_1_1_U627 sparsemux_17_3_32_1_1_U628"
        },
        {
          "ModuleName": "kernel_mhsa_Pipeline_OUTPUT_WRITE",
          "InstanceName": "grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163",
          "BindInstances": "add_ln204_fu_226_p2 icmp_ln204_fu_232_p2 sparsemux_17_3_32_1_1_U645"
        }
      ]
    },
    "Info": {
      "kernel_mhsa_Pipeline_INPUT_COPY": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_19_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_matmul_Pipeline_VITIS_LOOP_43_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_matmul_Pipeline_execute_dot_product": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_result": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_CACHE_STORE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_100_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Outline_ATT_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_Q_LOAD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_TOKEN_COMPUTE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Outline_HEAD_COMPUTE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_softmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Outline_SOFTMAX_HEADS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_XB_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_ACCUM_WRITEBACK": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_RESIDUAL": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_Pipeline_OUTPUT_WRITE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_mhsa_Pipeline_INPUT_COPY": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.240"
        },
        "Loops": [{
            "Name": "INPUT_COPY",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_19_1": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.868"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "95",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "253",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "775",
          "LatencyAvg": "775",
          "LatencyWorst": "775",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.884"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "768",
            "Latency": "773",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "307",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "281",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.562"
        },
        "Loops": [{
            "Name": "mem_rd",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "152",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1": {
        "Latency": {
          "LatencyBest": "589826",
          "LatencyAvg": "589826",
          "LatencyWorst": "589826",
          "PipelineII": "589825",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.521"
        },
        "Loops": [{
            "Name": "mem_rd_VITIS_LOOP_25_1",
            "TripCount": "589824",
            "Latency": "589824",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589838",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "100",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "267",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_matmul_Pipeline_VITIS_LOOP_43_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_matmul_Pipeline_execute_dot_product": {
        "Latency": {
          "LatencyBest": "589828",
          "LatencyAvg": "589828",
          "LatencyWorst": "589828",
          "PipelineII": "589825",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.274"
        },
        "Loops": [{
            "Name": "execute_dot_product",
            "TripCount": "589824",
            "Latency": "589826",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "143",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "290",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_matmul": {
        "Latency": {
          "LatencyBest": "590601",
          "LatencyAvg": "590601",
          "LatencyWorst": "590601",
          "PipelineII": "590601",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.274"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "302",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "914",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "store_result": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "mem_wr",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1": {
        "Latency": {
          "LatencyBest": "590611",
          "LatencyAvg": "590611",
          "LatencyWorst": "590611",
          "PipelineII": "590602",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.274"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "628",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1650",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.624"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "482",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2111",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE": {
        "Latency": {
          "LatencyBest": "424",
          "LatencyAvg": "424",
          "LatencyWorst": "424",
          "PipelineII": "424",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "384",
            "Latency": "420",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2668",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5166",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_CACHE_STORE": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.657"
        },
        "Loops": [{
            "Name": "CACHE_STORE",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_VITIS_LOOP_100_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "258",
          "LatencyWorst": "514",
          "PipelineIIMin": "2",
          "PipelineIIMax": "513",
          "PipelineII": "2 ~ 513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.208"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "512",
            "Latency": "1 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Outline_ATT_INIT": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "1573",
          "LatencyWorst": "6193",
          "PipelineIIMin": "25",
          "PipelineIIMax": "6193",
          "PipelineII": "25 ~ 6193",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.250"
        },
        "Loops": [{
            "Name": "ATT_INIT",
            "TripCount": "12",
            "LatencyMin": "24",
            "LatencyMax": "6192",
            "Latency": "24 ~ 6192",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "516",
            "PipelineDepth": "2 ~ 516"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_Q_LOAD": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.744"
        },
        "Loops": [{
            "Name": "Q_LOAD",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2067",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_TOKEN_COMPUTE": {
        "Latency": {
          "LatencyBest": "148",
          "LatencyAvg": "16468",
          "LatencyWorst": "32852",
          "PipelineIIMin": "128",
          "PipelineIIMax": "32832",
          "PipelineII": "128 ~ 32832",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.379"
        },
        "Loops": [{
            "Name": "TOKEN_COMPUTE",
            "TripCount": "",
            "LatencyMin": "146",
            "LatencyMax": "32850",
            "Latency": "146 ~ 32850",
            "PipelineII": "64",
            "PipelineDepth": "147"
          }],
        "Area": {
          "FF": "1782",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4621",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Outline_HEAD_COMPUTE": {
        "Latency": {
          "LatencyBest": "841",
          "LatencyAvg": "99649",
          "LatencyWorst": "395065",
          "PipelineIIMin": "841",
          "PipelineIIMax": "395065",
          "PipelineII": "841 ~ 395065",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.379"
        },
        "Loops": [{
            "Name": "HEAD_COMPUTE",
            "TripCount": "12",
            "LatencyMin": "840",
            "LatencyMax": "395064",
            "Latency": "840 ~ 395064",
            "PipelineII": "",
            "PipelineDepthMin": "70",
            "PipelineDepthMax": "32922",
            "PipelineDepth": "70 ~ 32922"
          }],
        "Area": {
          "FF": "3898",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4780",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_softmax": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "1569",
          "LatencyWorst": "3105",
          "PipelineIIMin": "38",
          "PipelineIIMax": "3105",
          "PipelineII": "38 ~ 3105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [
          {
            "Name": "load",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "768",
            "Latency": "1 ~ 768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "find_max",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "770",
            "Latency": "4 ~ 770",
            "PipelineII": "2",
            "PipelineDepth": "3"
          },
          {
            "Name": "compute",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "normalize",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "920",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1804",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Outline_SOFTMAX_HEADS": {
        "Latency": {
          "LatencyBest": "481",
          "LatencyAvg": "18853",
          "LatencyWorst": "37285",
          "PipelineIIMin": "481",
          "PipelineIIMax": "37285",
          "PipelineII": "481 ~ 37285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [{
            "Name": "SOFTMAX_HEADS",
            "TripCount": "12",
            "LatencyMin": "480",
            "LatencyMax": "37284",
            "Latency": "480 ~ 37284",
            "PipelineII": "",
            "PipelineDepthMin": "40",
            "PipelineDepthMax": "3107",
            "PipelineDepth": "40 ~ 3107"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "936",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2009",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_XB_INIT": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.142"
        },
        "Loops": [{
            "Name": "XB_INIT",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "16402",
          "LatencyWorst": "32786",
          "PipelineIIMin": "66",
          "PipelineIIMax": "32770",
          "PipelineII": "66 ~ 32770",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "TOKEN_STREAM_VALUE_MAC",
            "TripCount": "",
            "LatencyMin": "80",
            "LatencyMax": "32784",
            "Latency": "80 ~ 32784",
            "PipelineII": "2",
            "PipelineDepth": "19"
          }],
        "Area": {
          "FF": "3050",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4503",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_ACCUM_WRITEBACK": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.668"
        },
        "Loops": [{
            "Name": "ACCUM_WRITEBACK",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2722",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_RESIDUAL": {
        "Latency": {
          "LatencyBest": "773",
          "LatencyAvg": "773",
          "LatencyWorst": "773",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.158"
        },
        "Loops": [{
            "Name": "RESIDUAL",
            "TripCount": "768",
            "Latency": "771",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "238",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "382",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_Pipeline_OUTPUT_WRITE": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.657"
        },
        "Loops": [{
            "Name": "OUTPUT_WRITE",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa": {
        "Latency": {
          "LatencyBest": "28407702",
          "LatencyAvg": "31004562",
          "LatencyWorst": "38366562",
          "PipelineIIMin": "28407703",
          "PipelineIIMax": "38366563",
          "PipelineII": "28407703 ~ 38366563",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [{
            "Name": "LAYER_LOOP",
            "TripCount": "12",
            "LatencyMin": "28406136",
            "LatencyMax": "38364996",
            "Latency": "28406136 ~ 38364996",
            "PipelineII": "",
            "PipelineDepthMin": "2367178",
            "PipelineDepthMax": "3197083",
            "PipelineDepth": "2367178 ~ 3197083",
            "Loops": [{
                "Name": "HEAD_STREAM",
                "TripCount": "12",
                "LatencyMin": "252",
                "LatencyMax": "393708",
                "Latency": "252 ~ 393708",
                "PipelineII": "",
                "PipelineDepthMin": "21",
                "PipelineDepthMax": "32809",
                "PipelineDepth": "21 ~ 32809"
              }]
          }],
        "Area": {
          "BRAM_18K": "50",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "37",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "28175",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "43643",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-30 23:59:19 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
