============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:12:15 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:12:15 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:12:15 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (221 ps) Late External Delay Assertion at pin SUM[0]
          Group: I2O
     Startpoint: (R) P1[0]
          Clock: (R) VCLK
       Endpoint: (R) SUM[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     412                  
             Slack:=     221                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_127_1  
  output_delay             133             counter.sdc_line_14_3004_1 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  P1[0]          (u)     -       R     (arrival)          3  3.3     0     0     533    (-,-) 
  S1_0/g1/z      (u)     in_1->z R     unmapped_xor2      1  1.1     0    33     566    (-,-) 
  S1_0/g2/z      (u)     in_0->z R     unmapped_xor2      3  3.3     0    37     603    (-,-) 
  S1_0/g8/z      (u)     in_0->z R     unmapped_xor2      1  1.1     0    33     636    (-,-) 
  S1_0/g9/z      (u)     in_0->z R     unmapped_xor2      4  3.3     0    37     673    (-,-) 
  S2_L/g1/z      (u)     in_0->z R     unmapped_xor2      1  1.1     0    33     706    (-,-) 
  S2_L/g2/z      (u)     in_0->z R     unmapped_xor2      3  3.3     0    37     744    (-,-) 
  S2_L/g8/z      (u)     in_0->z R     unmapped_xor2      1  1.1     0    33     776    (-,-) 
  S2_L/g9/z      (u)     in_0->z R     unmapped_xor2      4  3.3     0    37     814    (-,-) 
  S3_FINAL/g1/z  (u)     in_0->z R     unmapped_xor2      1  1.1     0    33     847    (-,-) 
  S3_FINAL/g2/z  (u)     in_0->z R     unmapped_xor2      3  3.3     0    37     884    (-,-) 
  S3_FINAL/g8/z  (u)     in_0->z R     unmapped_xor2      1  1.1     0    33     917    (-,-) 
  S3_FINAL/g9/z  (u)     in_0->z R     unmapped_xor2      1  0.0     0    29     946    (-,-) 
  SUM[0]         -       -       R     (port)             -    -     -     0     946    (-,-) 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

