Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\external_error.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\v3_same_state_rom_tester.luc:
    Line 1530, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1, Column 7 : The module name "v3_same_state_mult_rom_tester" doesn't match the file name "v3_same_state_rom_tester"
    Line 56, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 91, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 126, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 161, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 196, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 231, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 266, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 302, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 337, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 372, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 407, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 442, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 477, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 512, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 548, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 583, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 618, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 653, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 688, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 723, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 758, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 793, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 828, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 863, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 898, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 933, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 968, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1003, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1038, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1073, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1108, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1143, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1178, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1213, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1248, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1283, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1317, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1352, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1388, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1424, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1460, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
    Line 1495, Column 33 : The signal "rom_answers.answers[27:20]" is wider than "alu16.alufn_signal" and the most significant bits will be dropped
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\alu.luc:
    Line 31, Column 14 : The signal "b" is wider than "shift.b" and the most significant bits will be dropped
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\add_sub_unit.luc:
    Line 5, Column 4 : "rst" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\shifter.luc:
    Line 2, Column 4 : "rst" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\boolean.luc:
    Line 2, Column 4 : "rst" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\comparator.luc:
    Line 2, Column 4 : "rst" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\autotest_rom_answers.luc:
    Line 81, Column 4 : "TESTSHIFT" was never used
Warnings in file C:\Users\dianm\Desktop\Alchitry\1D_ALU\source\multiplier.luc:
    Line 2, Column 4 : "rst" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\dianm\Desktop\Alchitry\1D_ALU\work\project.tcl}
# set projDir "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado"
# set projName "1D_ALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/au_top_0.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/reset_conditioner_1.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/button_conditioner_2.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/edge_detector_3.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/v3_same_state_rom_tester_4.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/manual_test_5.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/multi_seven_seg_6.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/pipeline_7.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/alu_8.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/external_error_9.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/counter_10.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/autotest_rom_answers_11.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/counter_12.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/seven_seg_13.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/decoder_14.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/comparator_15.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/add_sub_unit_16.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/shifter_17.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/boolean_18.v" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/verilog/multiplier_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc" "C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16

[Tue Mar 14 17:14:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar 14 17:14:51 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter IDLE_test_mode bound to: 2'b00 
	Parameter MANUAL_test_mode bound to: 2'b01 
	Parameter AUTOMATIC_test_mode bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (1#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'v3_same_state_mult_rom_tester_4' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:7]
	Parameter IDLE_test_states bound to: 3'b000 
	Parameter ADDSUB_test_states bound to: 3'b001 
	Parameter MULTDIV_test_states bound to: 3'b010 
	Parameter ERROR_test_states bound to: 3'b011 
	Parameter OVERFLOW_test_states bound to: 3'b100 
	Parameter DEBUG_test_states bound to: 3'b101 
	Parameter PASS_test_states bound to: 3'b110 
	Parameter FINISH_test_states bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'alu_8' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_15' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/comparator_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_15' (5#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/comparator_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub_unit_16' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/add_sub_unit_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_unit_16' (6#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/add_sub_unit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (7#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (8#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_19' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_19' (9#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_8' (10#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'external_error_9' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/external_error_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'external_error_9' (11#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/external_error_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (12#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'autotest_rom_answers_11' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/autotest_rom_answers_11.v:7]
	Parameter TESTADD1 bound to: 60'b000000000000000100000000000000010000000000000000000000100000 
	Parameter TESTADD2 bound to: 60'b000000000000000011111111111111110000000011111111111111110001 
	Parameter TESTADD3 bound to: 60'b011111111111111100000000000000010000000010000000000000000011 
	Parameter TESTADD4 bound to: 60'b100000000000000010000000000000000000000000000000000000000110 
	Parameter TESTSUB5 bound to: 60'b000000000000000100000000000000010000000100000000000000000100 
	Parameter TESTSUB6 bound to: 60'b111111111111111100000000000000000000000111111111111111110001 
	Parameter TESTSUB7 bound to: 60'b100000000000000001111111111111110000000100000000000000010011 
	Parameter TESTSUB8 bound to: 60'b011111111111111110000000000000000000000111111111111111110011 
	Parameter TESTMULT9 bound to: 60'b000000000000000000000000000000010000001000000000000000000100 
	Parameter TESTMULT10 bound to: 60'b111111111111111111111111111111110000001000000000000000010000 
	Parameter TESTMULT11 bound to: 60'b000000000000000100000000000000010000001000000000000000010000 
	Parameter TESTMULT12 bound to: 60'b000000000000000111111111111111110000001011111111111111110001 
	Parameter TESTMULT13 bound to: 60'b011111111111111101111111111111110000001000000000000000010010 
	Parameter TESTMULT14 bound to: 60'b000000000000001010000000000000000000001000000000000000000110 
	Parameter TESTBOOLAND15 bound to: 60'b000000000000000000000000000000000001100000000000000000000100 
	Parameter TESTBOOLAND16 bound to: 60'b000000000000000000000000000000010001100000000000000000000100 
	Parameter TESTBOOLAND17 bound to: 60'b000000000000000100000000000000010001100000000000000000010000 
	Parameter TESTBOOLOR18 bound to: 60'b000000000000000000000000000000000001111000000000000000000100 
	Parameter TESTBOOLOR19 bound to: 60'b000000000000000000000000000000010001111000000000000000010000 
	Parameter TESTBOOLOR20 bound to: 60'b000000000000000100000000000000010001111000000000000000010000 
	Parameter TESTBOOLXOR21 bound to: 60'b000000000000000000000000000000000001011000000000000000000100 
	Parameter TESTBOOLXOR22 bound to: 60'b000000000000000000000000000000010001011000000000000000010000 
	Parameter TESTBOOLXOR23 bound to: 60'b000000000000000100000000000000010001011000000000000000000100 
	Parameter TESTBOOLA24 bound to: 60'b000000000000000000000000000000000001101000000000000000000100 
	Parameter TESTBOOLA25 bound to: 60'b000000000000000000000000000000010001101000000000000000000100 
	Parameter TESTBOOLA26 bound to: 60'b000000000000000100000000000000000001101000000000000000010000 
	Parameter TESTBOOLA27 bound to: 60'b000000000000000100000000000000010001101000000000000000010000 
	Parameter TESTCMP28 bound to: 60'b000000000001000000000000000001110011010100000000000000000100 
	Parameter TESTCMP29 bound to: 60'b000000000000011100000000000011110011010100000000000000010000 
	Parameter TESTCMP30 bound to: 60'b000000000001000000000000000101000011011100000000000000010000 
	Parameter TESTCMP31 bound to: 60'b000000000001000000000000000100000011011100000000000000010000 
	Parameter TESTCMP32 bound to: 60'b000000000001010100000000000001000011011100000000000000000100 
	Parameter TESTCMP33 bound to: 60'b000000000000111100000000000011110011001100000000000000010000 
	Parameter TESTCMP34 bound to: 60'b000000000000010000000000000100000011001100000000000000000100 
	Parameter TESTSHIFTLEFT35 bound to: 60'b000000000000001000000000000000100010000000000000000010000000 
	Parameter TESTSHIFTLEFT36 bound to: 60'b000000000000001000000000000001000010000000000000001000000000 
	Parameter TESTSHIFTLEFT37 bound to: 60'b000000000000001000000000000001110010000000000001000000000000 
	Parameter TESTSHIFTRIGHT38 bound to: 60'b000000000100000000000000000000100010000100000000000100000000 
	Parameter TESTSHIFTRIGHT39 bound to: 60'b000000000100000000000000000001000010000100000000000001000000 
	Parameter TESTSHIFTRIGHT40 bound to: 60'b000000000100000000000000000001110010000100000000000000000000 
	Parameter TESTSHIFTRIGHTSIGNED41 bound to: 60'b100000000100000000000000000000100010001111100000000100000000 
	Parameter TESTSHIFTRIGHTSIGNED42 bound to: 60'b100000000100000000000000000001000010001111111000000001000000 
	Parameter TESTSHIFTRIGHTSIGNED43 bound to: 60'b100000000100000000000000000001110010001111111111000000000000 
	Parameter TESTSHIFT bound to: 540'b100000000100000000000000000001110010001111111111000000000000100000000100000000000000000001000010001111111000000001000000100000000100000000000000000000100010001111100000000100000000000000000100000000000000000001110010000100000000000000000000000000000100000000000000000001000010000100000000000001000000000000000100000000000000000000100010000100000000000100000000000000000000001000000000000001110010000000000001000000000000000000000000001000000000000001000010000000000000001000000000000000000000001000000000000000100010000000000000000010000000 
	Parameter TESTS bound to: 2580'b100000000100000000000000000001110010001111111111000000000000100000000100000000000000000001000010001111111000000001000000100000000100000000000000000000100010001111100000000100000000000000000100000000000000000001110010000100000000000000000000000000000100000000000000000001000010000100000000000001000000000000000100000000000000000000100010000100000000000100000000000000000000001000000000000001110010000000000001000000000000000000000000001000000000000001000010000000000000001000000000000000000000001000000000000000100010000000000000000010000000000000000000010000000000000100000011001100000000000000000100000000000000111100000000000011110011001100000000000000010000000000000001010100000000000001000011011100000000000000000100000000000001000000000000000100000011011100000000000000010000000000000001000000000000000101000011011100000000000000010000000000000000011100000000000011110011010100000000000000010000000000000001000000000000000001110011010100000000000000000100000000000000000100000000000000010001101000000000000000010000000000000000000100000000000000000001101000000000000000010000000000000000000000000000000000010001101000000000000000000100000000000000000000000000000000000001101000000000000000000100000000000000000100000000000000010001011000000000000000000100000000000000000000000000000000010001011000000000000000010000000000000000000000000000000000000001011000000000000000000100000000000000000100000000000000010001111000000000000000010000000000000000000000000000000000010001111000000000000000010000000000000000000000000000000000000001111000000000000000000100000000000000000100000000000000010001100000000000000000010000000000000000000000000000000000010001100000000000000000000100000000000000000000000000000000000001100000000000000000000100000000000000001010000000000000000000001000000000000000000110011111111111111101111111111111110000001000000000000000010010000000000000000111111111111111110000001011111111111111110001000000000000000100000000000000010000001000000000000000010000111111111111111111111111111111110000001000000000000000010000000000000000000000000000000000010000001000000000000000000100011111111111111110000000000000000000000111111111111111110011100000000000000001111111111111110000000100000000000000010011111111111111111100000000000000000000000111111111111111110001000000000000000100000000000000010000000100000000000000000100100000000000000010000000000000000000000000000000000000000110011111111111111100000000000000010000000010000000000000000011000000000000000011111111111111110000000011111111111111110001000000000000000100000000000000010000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'autotest_rom_answers_11' (13#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/autotest_rom_answers_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:97]
INFO: [Synth 8-6155] done synthesizing module 'v3_same_state_mult_rom_tester_4' (14#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'manual_test_5' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:7]
	Parameter IDLE_man_states bound to: 3'b000 
	Parameter WAITA_man_states bound to: 3'b001 
	Parameter WAITB_man_states bound to: 3'b010 
	Parameter WAITOP_man_states bound to: 3'b011 
	Parameter CHECKALU_man_states bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:67]
INFO: [Synth 8-6155] done synthesizing module 'manual_test_5' (15#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (16#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_13' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_13' (17#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (18#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (19#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:129]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 999.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_test_values_q_reg' in module 'v3_same_state_mult_rom_tester_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_man_states_q_reg' in module 'manual_test_5'
INFO: [Synth 8-802] inferred FSM for state register 'M_test_mode_q_reg' in module 'au_top_0'
WARNING: [Synth 8-327] inferring latch for variable 'err_reg' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000000 |                           000000
                 iSTATE0 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                iSTATE42 |                           000011 |                           000011
                iSTATE29 |                           000100 |                           000100
                iSTATE27 |                           000101 |                           000101
                iSTATE25 |                           000110 |                           000110
                iSTATE22 |                           000111 |                           000111
                iSTATE28 |                           001000 |                           001000
                iSTATE26 |                           001001 |                           001001
                iSTATE23 |                           001010 |                           001010
                iSTATE20 |                           001011 |                           001011
                iSTATE17 |                           001100 |                           001100
                iSTATE16 |                           001101 |                           001101
                iSTATE15 |                           001110 |                           001110
                iSTATE12 |                           001111 |                           001111
                iSTATE24 |                           010000 |                           010000
                iSTATE21 |                           010001 |                           010001
                iSTATE19 |                           010010 |                           010010
                iSTATE18 |                           010011 |                           010011
                iSTATE13 |                           010100 |                           010100
                 iSTATE9 |                           010101 |                           010101
                 iSTATE7 |                           010110 |                           010110
                 iSTATE4 |                           010111 |                           010111
                iSTATE10 |                           011000 |                           011000
                 iSTATE8 |                           011001 |                           011001
                 iSTATE5 |                           011010 |                           011010
                 iSTATE2 |                           011011 |                           011011
                iSTATE40 |                           011100 |                           011100
                iSTATE37 |                           011101 |                           011101
                iSTATE34 |                           011110 |                           011110
                iSTATE31 |                           011111 |                           011111
                iSTATE14 |                           100000 |                           100000
                iSTATE11 |                           100001 |                           100001
                 iSTATE6 |                           100010 |                           100010
                 iSTATE3 |                           100011 |                           100011
                iSTATE41 |                           100100 |                           100100
                iSTATE39 |                           100101 |                           100101
                iSTATE35 |                           100110 |                           100110
                iSTATE33 |                           100111 |                           100111
                iSTATE38 |                           101000 |                           101000
                iSTATE36 |                           101001 |                           101001
                iSTATE32 |                           101010 |                           101010
                iSTATE30 |                           101011 |                           101011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_test_values_q_reg' using encoding 'sequential' in module 'v3_same_state_mult_rom_tester_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         IDLE_man_states |                            00001 |                              000
        WAITA_man_states |                            00010 |                              001
        WAITB_man_states |                            00100 |                              010
       WAITOP_man_states |                            01000 |                              011
     CHECKALU_man_states |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_man_states_q_reg' using encoding 'one-hot' in module 'manual_test_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          IDLE_test_mode |                               00 |                               00
        MANUAL_test_mode |                               01 |                               01
     AUTOMATIC_test_mode |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_test_mode_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 12    
	   5 Input   16 Bit        Muxes := 48    
	  44 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  44 Input    6 Bit        Muxes := 2     
	  52 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 2     
	  44 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 2     
	  44 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/out0, operation Mode is: A*B.
DSP Report: operator mult/out0 is absorbed into DSP mult/out0.
DSP Report: Generating DSP man/alu16/mult/out0, operation Mode is: A*B.
DSP Report: operator man/alu16/mult/out0 is absorbed into DSP man/alu16/mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1002.805 ; gain = 2.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   205|
|3     |DSP48E1 |     2|
|4     |LUT1    |    31|
|5     |LUT2    |   245|
|6     |LUT3    |   320|
|7     |LUT4    |   421|
|8     |LUT5    |   134|
|9     |LUT6    |   702|
|10    |MUXF7   |     1|
|11    |FDRE    |   145|
|12    |FDSE    |     5|
|13    |IBUF    |    29|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1406.375 ; gain = 406.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1406.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1406.375 ; gain = 406.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 17:16:14 2023...
[Tue Mar 14 17:16:17 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1000.246 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 14 17:16:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Mar 14 17:16:17 2023] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 999.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.773 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 999.773 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19ed869a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.414 ; gain = 179.641

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1832fbed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 22 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1832fbed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: eb7a1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: eb7a1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eb7a1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eb7a1888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              22  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1389.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c564b5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1389.375 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c564b5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1389.375 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c564b5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.375 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.375 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c564b5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.375 ; gain = 389.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1389.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bcad8ebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1435.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14711a90f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f92c6166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f92c6166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f92c6166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21ed5b54d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 153af19c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 54 LUTNM shape to break, 45 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 50, total 54, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 74 nets or cells. Created 54 new cells, deleted 20 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.500 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           54  |             20  |                    74  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           54  |             20  |                    74  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1ef4ba868

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 21b25625d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21b25625d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a73ae649

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d50e5da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161ee2bce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16eda2988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 121b851af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e65a8b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a6a2c2b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1aa6727f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1939958c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1939958c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173c6ea3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.978 | TNS=-106.221 |
Phase 1 Physical Synthesis Initialization | Checksum: 87a97206

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 123065129

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 173c6ea3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-34.382. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ec16b4d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ec16b4d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ec16b4d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ec16b4d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.500 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15e4808b1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000
Ending Placer Task | Checksum: ff6a20c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.500 ; gain = 0.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1435.500 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.500 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.382 | TNS=-101.965 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f5ba875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.382 | TNS=-101.965 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13f5ba875

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.382 | TNS=-101.965 |
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_2
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_4_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_4
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.235 | TNS=-101.665 |
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_3
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_15_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_5
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_15_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.198 | TNS=-101.637 |
INFO: [Physopt 32-663] Processed net auto/rom_answers/M_test_states_q[1]_i_4_n_0.  Re-placed instance auto/rom_answers/M_test_states_q[1]_i_4
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.172 | TNS=-101.611 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_4_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_4
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q_reg[1]_1. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.160 | TNS=-101.601 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_10
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/slow_edge/M_last_q_reg_0.  Re-placed instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.100 | TNS=-101.495 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_15_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_5
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_15_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.044 | TNS=-101.339 |
INFO: [Physopt 32-662] Processed net auto/slow_edge/M_last_q_reg_2.  Did not re-place instance auto/slow_edge/M_test_states_q[2]_i_2
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_10_comp.
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.029 | TNS=-101.320 |
INFO: [Physopt 32-662] Processed net auto/slow_edge/M_last_q_reg_0.  Did not re-place instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.945 | TNS=-101.223 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_3
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/rom_answers/M_test_states_q[0]_i_5_n_0.  Re-placed instance auto/rom_answers/M_test_states_q[0]_i_5
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.936 | TNS=-101.214 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_5_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_5
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.933 | TNS=-100.935 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_14
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.884 | TNS=-100.886 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[2]_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[2]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/FSM_sequential_M_test_values_q_reg[5]_6.  Did not re-place instance auto/rom_answers/io_led_OBUF[0]_inst_i_4
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[2]_i_15_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[2]_i_15_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/FSM_sequential_M_test_values_q_reg[5]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.811 | TNS=-100.487 |
INFO: [Physopt 32-663] Processed net auto/slow_edge/M_last_q_reg_0.  Re-placed instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.685 | TNS=-100.361 |
INFO: [Physopt 32-662] Processed net auto/slow_edge/M_last_q_reg_0.  Did not re-place instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.660 | TNS=-100.250 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_9_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/FSM_sequential_M_test_values_q_reg[5]_6.  Did not re-place instance auto/rom_answers/io_led_OBUF[0]_inst_i_4
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_13_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/FSM_sequential_M_test_values_q_reg[5]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.561 | TNS=-100.115 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0.  Did not re-place instance auto/rom_answers/io_led_OBUF[0]_inst_i_9
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[2]_i_15_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[2]_i_15_comp_1.
INFO: [Physopt 32-735] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.534 | TNS=-99.493 |
INFO: [Physopt 32-663] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0.  Re-placed instance auto/rom_answers/io_led_OBUF[0]_inst_i_9
INFO: [Physopt 32-735] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.415 | TNS=-99.255 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0.  Did not re-place instance auto/rom_answers/io_led_OBUF[0]_inst_i_9
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.056 | TNS=-98.458 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.056 | TNS=-98.458 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.047 | TNS=-98.431 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/A[15].  Did not re-place instance auto/rom_answers/out0_i_59
INFO: [Physopt 32-572] Net auto/rom_answers/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_68_n_0.  Did not re-place instance auto/rom_answers/out0_i_68
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_68_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net auto/rom_answers/out0_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.046 | TNS=-98.428 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_68_n_0.  Did not re-place instance auto/rom_answers/out0_i_68
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_68_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net auto/rom_answers/out0_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.029 | TNS=-98.377 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/alu16/p_0_in[3].  Did not re-place instance auto/rom_answers/io_led_OBUF[15]_inst_i_116
INFO: [Physopt 32-702] Processed net auto/rom_answers/alu16/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_55_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_55_n_0.  Did not re-place instance auto/rom_answers/out0_i_55
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_127_n_0.  Did not re-place instance auto/rom_answers/out0_i_127
INFO: [Physopt 32-81] Processed net auto/rom_answers/out0_i_127_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net auto/rom_answers/out0_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.021 | TNS=-98.353 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_68_n_0.  Did not re-place instance auto/rom_answers/out0_i_68
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_68_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_156_n_0.  Did not re-place instance auto/rom_answers/out0_i_156
INFO: [Physopt 32-710] Processed net auto/rom_answers/out0_i_68_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/out0_i_68_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/out0_i_156_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.017 | TNS=-98.341 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/alu16/p_0_in[0].  Did not re-place instance auto/rom_answers/io_led_OBUF[15]_inst_i_119
INFO: [Physopt 32-702] Processed net auto/rom_answers/alu16/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_58_n_0.  Did not re-place instance auto/rom_answers/out0_i_58
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_48_n_0.  Did not re-place instance auto/rom_answers/out0_i_48
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_48_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_111_n_0.  Did not re-place instance auto/rom_answers/out0_i_111
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_111_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/answers3__2_i_4_n_0.  Did not re-place instance auto/rom_answers/answers3__2_i_4
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q_reg[1]_0.  Did not re-place instance auto/rom_answers/out0_i_54
INFO: [Physopt 32-710] Processed net auto/rom_answers/answers3__2_i_4_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/answers3__2_i_4_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.972 | TNS=-98.206 |
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q_reg[1]_0.  Did not re-place instance auto/rom_answers/out0_i_54
INFO: [Physopt 32-134] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q_reg[1]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.799 | TNS=-97.974 |
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0.  Re-placed instance auto/rom_answers/M_test_states_q[0]_i_3_comp
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.768 | TNS=-97.943 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_2_comp_1
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_14
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/slow_edge/M_last_q_reg_0.  Did not re-place instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-702] Processed net auto/slow_edge/M_last_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_9_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/alu16/p_0_in[0].  Did not re-place instance auto/rom_answers/io_led_OBUF[15]_inst_i_119
INFO: [Physopt 32-702] Processed net auto/rom_answers/alu16/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_58_n_0.  Did not re-place instance auto/rom_answers/out0_i_58
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_48_n_0.  Did not re-place instance auto/rom_answers/out0_i_48
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_111_n_0.  Did not re-place instance auto/rom_answers/out0_i_111
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q_reg[1]_0.  Did not re-place instance auto/rom_answers/out0_i_54
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.768 | TNS=-97.943 |
Phase 3 Critical Path Optimization | Checksum: 13f5ba875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1435.500 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.768 | TNS=-97.943 |
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_2_comp_1
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_14
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.740 | TNS=-97.835 |
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0.  Re-placed instance auto/rom_answers/M_test_states_q[1]_i_3_comp
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.660 | TNS=-97.688 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[0]_i_3_comp
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.646 | TNS=-97.674 |
INFO: [Physopt 32-663] Processed net auto/slow_edge/M_last_q_reg_0.  Re-placed instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.593 | TNS=-97.536 |
INFO: [Physopt 32-663] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0.  Re-placed instance auto/rom_answers/M_test_states_q[1]_i_10_comp_1
INFO: [Physopt 32-735] Processed net auto/rom_answers/M_test_states_q[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.536 | TNS=-97.479 |
INFO: [Physopt 32-663] Processed net auto/slow_edge/M_last_q_reg_2.  Re-placed instance auto/slow_edge/M_test_states_q[2]_i_2
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.508 | TNS=-97.278 |
INFO: [Physopt 32-662] Processed net auto/slow_edge/M_last_q_reg_0.  Did not re-place instance auto/slow_edge/M_test_states_q[1]_i_16
INFO: [Physopt 32-710] Processed net auto/rom_answers/M_test_states_q[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell auto/rom_answers/M_test_states_q[0]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net auto/slow_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.490 | TNS=-97.204 |
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_3_comp
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_9_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[15]_inst_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/alu16/p_0_in[0].  Did not re-place instance auto/rom_answers/io_led_OBUF[15]_inst_i_119
INFO: [Physopt 32-702] Processed net auto/rom_answers/alu16/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_58_n_0.  Did not re-place instance auto/rom_answers/out0_i_58
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_58_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_48_n_0.  Did not re-place instance auto/rom_answers/out0_i_48
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_48_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_111_n_0.  Did not re-place instance auto/rom_answers/out0_i_111
INFO: [Physopt 32-572] Net auto/rom_answers/out0_i_111_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q_reg[1]_0.  Did not re-place instance auto/rom_answers/out0_i_54
INFO: [Physopt 32-134] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net auto/rom_answers/M_test_states_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/M_test_states_q[0].  Did not re-place instance auto/M_test_states_q_reg[0]
INFO: [Physopt 32-702] Processed net auto/M_test_states_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0.  Did not re-place instance auto/rom_answers/M_test_states_q[1]_i_3_comp
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_9_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[11]_inst_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[12]_inst_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[13]_inst_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/alu16/p_0_in[0].  Did not re-place instance auto/rom_answers/io_led_OBUF[15]_inst_i_119
INFO: [Physopt 32-702] Processed net auto/rom_answers/alu16/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_58_n_0.  Did not re-place instance auto/rom_answers/out0_i_58
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_48_n_0.  Did not re-place instance auto/rom_answers/out0_i_48
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/out0_i_111_n_0.  Did not re-place instance auto/rom_answers/out0_i_111
INFO: [Physopt 32-702] Processed net auto/rom_answers/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/answers3__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/rom_answers/M_test_states_q_reg[1]_0.  Did not re-place instance auto/rom_answers/out0_i_54
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/rom_answers/M_test_states_q_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.490 | TNS=-97.204 |
Phase 4 Critical Path Optimization | Checksum: 13f5ba875

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1435.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-32.490 | TNS=-97.204 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.892  |          4.761  |            1  |              0  |                    34  |           0  |           2  |  00:00:16  |
|  Total          |          1.892  |          4.761  |            1  |              0  |                    34  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.500 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 201ed39e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
578 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1435.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1438.902 ; gain = 3.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ca63eb3f ConstDB: 0 ShapeSum: 9ca47687 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bc52f33f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.043 ; gain = 94.070
Post Restoration Checksum: NetGraph: 94880a07 NumContArr: 27cae938 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bc52f33f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.043 ; gain = 94.070

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bc52f33f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.043 ; gain = 100.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bc52f33f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.043 ; gain = 100.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9c06b75f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1555.457 ; gain = 107.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.272| TNS=-93.532| WHS=-0.066 | THS=-0.991 |

Phase 2 Router Initialization | Checksum: 151c62c43

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.504 ; gain = 117.531

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2065
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2065
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 151c62c43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.902 ; gain = 117.930
Phase 3 Initial Routing | Checksum: 21e68cb93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.902 ; gain = 117.930
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                             auto/M_test_states_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                                             auto/M_test_states_q_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 663
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.738| TNS=-103.946| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f5b14efd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.902 ; gain = 117.930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.082| TNS=-102.005| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d08c7d0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1565.902 ; gain = 117.930

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.099| TNS=-102.020| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 289ac2fa1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.902 ; gain = 117.930
Phase 4 Rip-up And Reroute | Checksum: 289ac2fa1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.902 ; gain = 117.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 257f104bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.902 ; gain = 117.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.003| TNS=-101.754| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 197b72ca3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197b72ca3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594
Phase 5 Delay and Skew Optimization | Checksum: 197b72ca3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0c26222

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.943| TNS=-101.574| WHS=0.103  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0c26222

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594
Phase 6 Post Hold Fix | Checksum: 1a0c26222

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02009 %
  Global Horizontal Routing Utilization  = 1.04021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13d83d86b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13d83d86b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e543363

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.566 ; gain = 119.594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-33.943| TNS=-101.574| WHS=0.103  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19e543363

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.566 ; gain = 119.594
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.566 ; gain = 119.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
598 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1567.566 ; gain = 128.664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1576.453 ; gain = 8.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
610 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/alu16/mult/out0 input auto/alu16/mult/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/alu16/mult/out0 input auto/alu16/mult/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP man/alu16/mult/out0 input man/alu16/mult/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP man/alu16/mult/out0 input man/alu16/mult/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP auto/alu16/mult/out0 output auto/alu16/mult/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP man/alu16/mult/out0 output man/alu16/mult/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP auto/alu16/mult/out0 multiplier stage auto/alu16/mult/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP man/alu16/mult/out0 multiplier stage man/alu16/mult/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13332256 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 14 17:17:57 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2053.402 ; gain = 449.941
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 17:17:57 2023...
[Tue Mar 14 17:18:03 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 1000.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 17:18:03 2023...
Vivado exited.

Finished building project.
