{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683391274977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683391274977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 22:11:14 2023 " "Processing started: Sat May 06 22:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683391274977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391274977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC-23 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC-23 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391274977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683391275224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683391275224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_appender_imm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_appender_imm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_Appender_Imm-Struct " "Found design unit 1: zero_Appender_Imm-Struct" {  } { { "zero_appender_Imm.vhd" "" { Text "D:/IITB-RISC-23/zero_appender_Imm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281800 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_Appender_Imm " "Found entity 1: zero_Appender_Imm" {  } { { "zero_appender_Imm.vhd" "" { Text "D:/IITB-RISC-23/zero_appender_Imm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_appender_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_appender_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_Appender_Carry-Struct " "Found design unit 1: zero_Appender_Carry-Struct" {  } { { "zero_appender_Carry.vhd" "" { Text "D:/IITB-RISC-23/zero_appender_Carry.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281802 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_Appender_Carry " "Found entity 1: zero_Appender_Carry" {  } { { "zero_appender_Carry.vhd" "" { Text "D:/IITB-RISC-23/zero_appender_Carry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_16-Struct " "Found design unit 1: XOR_16-Struct" {  } { { "XOR_16.vhd" "" { Text "D:/IITB-RISC-23/XOR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281804 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_16 " "Found entity 1: XOR_16" {  } { { "XOR_16.vhd" "" { Text "D:/IITB-RISC-23/XOR_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "D:/IITB-RISC-23/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "D:/IITB-RISC-23/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACT-Struct " "Found design unit 1: SUBTRACT-Struct" {  } { { "SUBTRACT.vhd" "" { Text "D:/IITB-RISC-23/SUBTRACT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281806 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT " "Found entity 1: SUBTRACT" {  } { { "SUBTRACT.vhd" "" { Text "D:/IITB-RISC-23/SUBTRACT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-Struct " "Found design unit 1: stage6-Struct" {  } { { "Stage6.vhd" "" { Text "D:/IITB-RISC-23/Stage6.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281808 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "Stage6.vhd" "" { Text "D:/IITB-RISC-23/Stage6.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-Struct " "Found design unit 1: stage5-Struct" {  } { { "Stage5.vhd" "" { Text "D:/IITB-RISC-23/Stage5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281809 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "Stage5.vhd" "" { Text "D:/IITB-RISC-23/Stage5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-struct " "Found design unit 1: stage4-struct" {  } { { "Stage4.vhd" "" { Text "D:/IITB-RISC-23/Stage4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281810 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "Stage4.vhd" "" { Text "D:/IITB-RISC-23/Stage4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-Struct " "Found design unit 1: stage3-Struct" {  } { { "stage3.vhd" "" { Text "D:/IITB-RISC-23/stage3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281812 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "stage3.vhd" "" { Text "D:/IITB-RISC-23/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-control_stage " "Found design unit 1: stage2-control_stage" {  } { { "Stage2.vhd" "" { Text "D:/IITB-RISC-23/Stage2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281814 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "Stage2.vhd" "" { Text "D:/IITB-RISC-23/Stage2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage1-Struct " "Found design unit 1: Stage1-Struct" {  } { { "Stage1.vhd" "" { Text "D:/IITB-RISC-23/Stage1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281815 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage1 " "Found entity 1: Stage1" {  } { { "Stage1.vhd" "" { Text "D:/IITB-RISC-23/Stage1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-extend_BITs " "Found design unit 1: SE9-extend_BITs" {  } { { "SE9.vhd" "" { Text "D:/IITB-RISC-23/SE9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhd" "" { Text "D:/IITB-RISC-23/SE9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-extend_BITs " "Found design unit 1: SE6-extend_BITs" {  } { { "SE6.vhd" "" { Text "D:/IITB-RISC-23/SE6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281818 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "D:/IITB-RISC-23/SE6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-Struct " "Found design unit 1: reg_file-Struct" {  } { { "Register_file.vhd" "" { Text "D:/IITB-RISC-23/Register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281820 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Register_file.vhd" "" { Text "D:/IITB-RISC-23/Register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_with_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_with_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_with_reset-arch_Reg " "Found design unit 1: reg_with_reset-arch_Reg" {  } { { "reg_with_reset.vhd" "" { Text "D:/IITB-RISC-23/reg_with_reset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281821 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_with_reset " "Found entity 1: reg_with_reset" {  } { { "reg_with_reset.vhd" "" { Text "D:/IITB-RISC-23/reg_with_reset.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Struct " "Found design unit 1: Processor-Struct" {  } { { "Processor.vhd" "" { Text "D:/IITB-RISC-23/Processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "D:/IITB-RISC-23/Processor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-Struct " "Found design unit 1: PriorityEncoder-Struct" {  } { { "Priority_encoder.vhd" "" { Text "D:/IITB-RISC-23/Priority_encoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281824 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "Priority_encoder.vhd" "" { Text "D:/IITB-RISC-23/Priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinereg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelineReg5-arch_Reg " "Found design unit 1: pipelineReg5-arch_Reg" {  } { { "pipelineReg5.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281826 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelineReg5 " "Found entity 1: pipelineReg5" {  } { { "pipelineReg5.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinereg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelineReg4-arch_Reg " "Found design unit 1: pipelineReg4-arch_Reg" {  } { { "pipelineReg4.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281828 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelineReg4 " "Found entity 1: pipelineReg4" {  } { { "pipelineReg4.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinereg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelineReg3-arch_Reg " "Found design unit 1: pipelineReg3-arch_Reg" {  } { { "pipelineReg3.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281829 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelineReg3 " "Found entity 1: pipelineReg3" {  } { { "pipelineReg3.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinereg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelineReg2-arch_Reg " "Found design unit 1: pipelineReg2-arch_Reg" {  } { { "pipelineReg2.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281831 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelineReg2 " "Found entity 1: pipelineReg2" {  } { { "pipelineReg2.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinereg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelineReg1-arch_Reg " "Found design unit 1: pipelineReg1-arch_Reg" {  } { { "pipelineReg1.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281832 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelineReg1 " "Found entity 1: pipelineReg1" {  } { { "pipelineReg1.vhd" "" { Text "D:/IITB-RISC-23/pipelineReg1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-Struct " "Found design unit 1: PC_Incrementer-Struct" {  } { { "PC_Incrementer.vhd" "" { Text "D:/IITB-RISC-23/PC_Incrementer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281833 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "PC_Incrementer.vhd" "" { Text "D:/IITB-RISC-23/PC_Incrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_zbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_zbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_ZBIT-Struct " "Found design unit 1: NOR_ZBIT-Struct" {  } { { "NOR_ZBIT.vhd" "" { Text "D:/IITB-RISC-23/NOR_ZBIT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281834 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOR_ZBIT " "Found entity 1: NOR_ZBIT" {  } { { "NOR_ZBIT.vhd" "" { Text "D:/IITB-RISC-23/NOR_ZBIT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_16-Struct " "Found design unit 1: NAND_16-Struct" {  } { { "NAND_16.vhd" "" { Text "D:/IITB-RISC-23/NAND_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281835 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_16 " "Found entity 1: NAND_16" {  } { { "NAND_16.vhd" "" { Text "D:/IITB-RISC-23/NAND_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1-Struct " "Found design unit 1: mux16to1-Struct" {  } { { "mux16to1.vhd" "" { Text "D:/IITB-RISC-23/mux16to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Found entity 1: mux16to1" {  } { { "mux16to1.vhd" "" { Text "D:/IITB-RISC-23/mux16to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_for_ble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1_for_ble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_for_BLE-archmux " "Found design unit 1: mux4to1_for_BLE-archmux" {  } { { "mux4to1_for_BLE.vhd" "" { Text "D:/IITB-RISC-23/mux4to1_for_BLE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_for_BLE " "Found entity 1: mux4to1_for_BLE" {  } { { "mux4to1_for_BLE.vhd" "" { Text "D:/IITB-RISC-23/mux4to1_for_BLE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_3bits-arch_mux4to1_3bits " "Found design unit 1: mux4to1_3bits-arch_mux4to1_3bits" {  } { { "mux4to1_3bits.vhd" "" { Text "D:/IITB-RISC-23/mux4to1_3bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_3bits " "Found entity 1: mux4to1_3bits" {  } { { "mux4to1_3bits.vhd" "" { Text "D:/IITB-RISC-23/mux4to1_3bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-arch_mux4to1 " "Found design unit 1: mux4to1-arch_mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/IITB-RISC-23/mux4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/IITB-RISC-23/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-arch_mux2to1 " "Found design unit 1: mux2to1-arch_mux2to1" {  } { { "mux2x1_16.vhd" "" { Text "D:/IITB-RISC-23/mux2x1_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2x1_16.vhd" "" { Text "D:/IITB-RISC-23/mux2x1_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_16bits-arch_mux2to1_16bits " "Found design unit 1: mux2to1_16bits-arch_mux2to1_16bits" {  } { { "mux2to1_16bits.vhd" "" { Text "D:/IITB-RISC-23/mux2to1_16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281841 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16bits " "Found entity 1: mux2to1_16bits" {  } { { "mux2to1_16bits.vhd" "" { Text "D:/IITB-RISC-23/mux2to1_16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bits-arch_mux2to1_3bits " "Found design unit 1: mux2to1_3bits-arch_mux2to1_3bits" {  } { { "mux2to1_3bits.vhd" "" { Text "D:/IITB-RISC-23/mux2to1_3bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bits " "Found entity 1: mux2to1_3bits" {  } { { "mux2to1_3bits.vhd" "" { Text "D:/IITB-RISC-23/mux2to1_3bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8To1-Struct " "Found design unit 1: MUX_8To1-Struct" {  } { { "MUX_8To1.vhd" "" { Text "D:/IITB-RISC-23/MUX_8To1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8To1 " "Found entity 1: MUX_8To1" {  } { { "MUX_8To1.vhd" "" { Text "D:/IITB-RISC-23/MUX_8To1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_8-arch_mux2to1 " "Found design unit 1: mux_2to1_8-arch_mux2to1" {  } { { "mux_2to1_8.vhd" "" { Text "D:/IITB-RISC-23/mux_2to1_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281843 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_8 " "Found entity 1: mux_2to1_8" {  } { { "mux_2to1_8.vhd" "" { Text "D:/IITB-RISC-23/mux_2to1_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrMemory-Struct " "Found design unit 1: InstrMemory-Struct" {  } { { "InstructionMemory.vhd" "" { Text "D:/IITB-RISC-23/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281844 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrMemory " "Found entity 1: InstrMemory" {  } { { "InstructionMemory.vhd" "" { Text "D:/IITB-RISC-23/InstructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-Behavourial " "Found design unit 1: hazard_unit-Behavourial" {  } { { "hazard_unit.vhd" "" { Text "D:/IITB-RISC-23/hazard_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281846 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.vhd" "" { Text "D:/IITB-RISC-23/hazard_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "D:/IITB-RISC-23/Gates.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281849 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8to1-demuxed " "Found design unit 1: demux_8to1-demuxed" {  } { { "demux_8to1.vhd" "" { Text "D:/IITB-RISC-23/demux_8to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281850 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_8to1 " "Found entity 1: demux_8to1" {  } { { "demux_8to1.vhd" "" { Text "D:/IITB-RISC-23/demux_8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-data " "Found design unit 1: DataMemory-data" {  } { { "data_memory.vhd" "" { Text "D:/IITB-RISC-23/data_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281851 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "data_memory.vhd" "" { Text "D:/IITB-RISC-23/data_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_logic-controller " "Found design unit 1: controller_logic-controller" {  } { { "controller.vhd" "" { Text "D:/IITB-RISC-23/controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281852 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_logic " "Found entity 1: controller_logic" {  } { { "controller.vhd" "" { Text "D:/IITB-RISC-23/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementer-Struct " "Found design unit 1: Complementer-Struct" {  } { { "complementer.vhd" "" { Text "D:/IITB-RISC-23/complementer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementer " "Found entity 1: Complementer" {  } { { "complementer.vhd" "" { Text "D:/IITB-RISC-23/complementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitReg-arch_Reg " "Found design unit 1: bitReg-arch_Reg" {  } { { "bitRegister.vhd" "" { Text "D:/IITB-RISC-23/bitRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281855 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitReg " "Found entity 1: bitReg" {  } { { "bitRegister.vhd" "" { Text "D:/IITB-RISC-23/bitRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "D:/IITB-RISC-23/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/IITB-RISC-23/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file add_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER1-Struct " "Found design unit 1: FULL_ADDER1-Struct" {  } { { "ADD_4BIT.vhd" "" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADD_4BIT-Struct " "Found design unit 2: ADD_4BIT-Struct" {  } { { "ADD_4BIT.vhd" "" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281857 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER1 " "Found entity 1: FULL_ADDER1" {  } { { "ADD_4BIT.vhd" "" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281857 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD_4BIT " "Found entity 2: ADD_4BIT" {  } { { "ADD_4BIT.vhd" "" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-Struct " "Found design unit 1: ADD-Struct" {  } { { "ADD.vhd" "" { Text "D:/IITB-RISC-23/ADD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "D:/IITB-RISC-23/ADD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683391281858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391281858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683391281892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:add_instance " "Elaborating entity \"Processor\" for hierarchy \"Processor:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB-RISC-23/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281893 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Carry Processor.vhd(10) " "VHDL Signal Declaration warning at Processor.vhd(10): used implicit default value for signal \"Carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processor.vhd" "" { Text "D:/IITB-RISC-23/Processor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683391281895 "|DUT|Processor:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zero Processor.vhd(10) " "VHDL Signal Declaration warning at Processor.vhd(10): used implicit default value for signal \"Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processor.vhd" "" { Text "D:/IITB-RISC-23/Processor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683391281895 "|DUT|Processor:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1 Processor:add_instance\|Stage1:st1 " "Elaborating entity \"Stage1\" for hierarchy \"Processor:add_instance\|Stage1:st1\"" {  } { { "Processor.vhd" "st1" { Text "D:/IITB-RISC-23/Processor.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Processor:add_instance\|Stage1:st1\|mux2to1:mux1 " "Elaborating entity \"mux2to1\" for hierarchy \"Processor:add_instance\|Stage1:st1\|mux2to1:mux1\"" {  } { { "Stage1.vhd" "mux1" { Text "D:/IITB-RISC-23/Stage1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Incrementer Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc " "Elaborating entity \"PC_Incrementer\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\"" {  } { { "Stage1.vhd" "PC_inc" { Text "D:/IITB-RISC-23/Stage1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out PC_Incrementer.vhd(17) " "Verilog HDL or VHDL warning at PC_Incrementer.vhd(17): object \"C_out\" assigned a value but never read" {  } { { "PC_Incrementer.vhd" "" { Text "D:/IITB-RISC-23/PC_Incrementer.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683391281899 "|DUT|Processor:add_instance|Stage1:st1|PC_Incrementer:PC_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_4BIT Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1 " "Elaborating entity \"ADD_4BIT\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\"" {  } { { "PC_Incrementer.vhd" "Adder1" { Text "D:/IITB-RISC-23/PC_Incrementer.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER1 Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1 " "Elaborating entity \"FULL_ADDER1\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\"" {  } { { "ADD_4BIT.vhd" "FA1" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|XOR_2:X1 " "Elaborating entity \"XOR_2\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|XOR_2:X1\"" {  } { { "ADD_4BIT.vhd" "X1" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|AND_2:A1 " "Elaborating entity \"AND_2\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|AND_2:A1\"" {  } { { "ADD_4BIT.vhd" "A1" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|OR_2:O1 " "Elaborating entity \"OR_2\" for hierarchy \"Processor:add_instance\|Stage1:st1\|PC_Incrementer:PC_inc\|ADD_4BIT:Adder1\|FULL_ADDER1:FA1\|OR_2:O1\"" {  } { { "ADD_4BIT.vhd" "O1" { Text "D:/IITB-RISC-23/ADD_4BIT.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMemory Processor:add_instance\|Stage1:st1\|InstrMemory:inst1 " "Elaborating entity \"InstrMemory\" for hierarchy \"Processor:add_instance\|Stage1:st1\|InstrMemory:inst1\"" {  } { { "Stage1.vhd" "inst1" { Text "D:/IITB-RISC-23/Stage1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_with_reset Processor:add_instance\|Stage1:st1\|reg_with_reset:PC_d " "Elaborating entity \"reg_with_reset\" for hierarchy \"Processor:add_instance\|Stage1:st1\|reg_with_reset:PC_d\"" {  } { { "Stage1.vhd" "PC_d" { Text "D:/IITB-RISC-23/Stage1.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1 Processor:add_instance\|Stage1:st1\|mux16to1:mux2 " "Elaborating entity \"mux16to1\" for hierarchy \"Processor:add_instance\|Stage1:st1\|mux16to1:mux2\"" {  } { { "Stage1.vhd" "mux2" { Text "D:/IITB-RISC-23/Stage1.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineReg1 Processor:add_instance\|pipelineReg1:pipReg1 " "Elaborating entity \"pipelineReg1\" for hierarchy \"Processor:add_instance\|pipelineReg1:pipReg1\"" {  } { { "Processor.vhd" "pipReg1" { Text "D:/IITB-RISC-23/Processor.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 Processor:add_instance\|stage2:st2 " "Elaborating entity \"stage2\" for hierarchy \"Processor:add_instance\|stage2:st2\"" {  } { { "Processor.vhd" "st2" { Text "D:/IITB-RISC-23/Processor.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_logic Processor:add_instance\|stage2:st2\|controller_logic:Controller " "Elaborating entity \"controller_logic\" for hierarchy \"Processor:add_instance\|stage2:st2\|controller_logic:Controller\"" {  } { { "Stage2.vhd" "Controller" { Text "D:/IITB-RISC-23/Stage2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_8 Processor:add_instance\|stage2:st2\|mux_2to1_8:MUX " "Elaborating entity \"mux_2to1_8\" for hierarchy \"Processor:add_instance\|stage2:st2\|mux_2to1_8:MUX\"" {  } { { "Stage2.vhd" "MUX" { Text "D:/IITB-RISC-23/Stage2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder Processor:add_instance\|stage2:st2\|PriorityEncoder:PEN " "Elaborating entity \"PriorityEncoder\" for hierarchy \"Processor:add_instance\|stage2:st2\|PriorityEncoder:PEN\"" {  } { { "Stage2.vhd" "PEN" { Text "D:/IITB-RISC-23/Stage2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineReg2 Processor:add_instance\|pipelineReg2:pipReg2 " "Elaborating entity \"pipelineReg2\" for hierarchy \"Processor:add_instance\|pipelineReg2:pipReg2\"" {  } { { "Processor.vhd" "pipReg2" { Text "D:/IITB-RISC-23/Processor.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 Processor:add_instance\|stage3:st3 " "Elaborating entity \"stage3\" for hierarchy \"Processor:add_instance\|stage3:st3\"" {  } { { "Processor.vhd" "st3" { Text "D:/IITB-RISC-23/Processor.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16bits Processor:add_instance\|stage3:st3\|mux2to1_16bits:mux1 " "Elaborating entity \"mux2to1_16bits\" for hierarchy \"Processor:add_instance\|stage3:st3\|mux2to1_16bits:mux1\"" {  } { { "stage3.vhd" "mux1" { Text "D:/IITB-RISC-23/stage3.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_3bits Processor:add_instance\|stage3:st3\|mux4to1_3bits:mux2 " "Elaborating entity \"mux4to1_3bits\" for hierarchy \"Processor:add_instance\|stage3:st3\|mux4to1_3bits:mux2\"" {  } { { "stage3.vhd" "mux2" { Text "D:/IITB-RISC-23/stage3.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bits Processor:add_instance\|stage3:st3\|mux2to1_3bits:mux3 " "Elaborating entity \"mux2to1_3bits\" for hierarchy \"Processor:add_instance\|stage3:st3\|mux2to1_3bits:mux3\"" {  } { { "stage3.vhd" "mux3" { Text "D:/IITB-RISC-23/stage3.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file Processor:add_instance\|stage3:st3\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"Processor:add_instance\|stage3:st3\|reg_file:RF\"" {  } { { "stage3.vhd" "RF" { Text "D:/IITB-RISC-23/stage3.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineReg3 Processor:add_instance\|pipelineReg3:pipReg3 " "Elaborating entity \"pipelineReg3\" for hierarchy \"Processor:add_instance\|pipelineReg3:pipReg3\"" {  } { { "Processor.vhd" "pipReg3" { Text "D:/IITB-RISC-23/Processor.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 Processor:add_instance\|stage4:st4 " "Elaborating entity \"stage4\" for hierarchy \"Processor:add_instance\|stage4:st4\"" {  } { { "Processor.vhd" "st4" { Text "D:/IITB-RISC-23/Processor.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementer Processor:add_instance\|stage4:st4\|Complementer:comp " "Elaborating entity \"Complementer\" for hierarchy \"Processor:add_instance\|stage4:st4\|Complementer:comp\"" {  } { { "Stage4.vhd" "comp" { Text "D:/IITB-RISC-23/Stage4.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281957 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "allone complementer.vhd(13) " "VHDL Signal Declaration warning at complementer.vhd(13): used explicit default value for signal \"allone\" because signal was never assigned a value" {  } { { "complementer.vhd" "" { Text "D:/IITB-RISC-23/complementer.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683391281958 "|DUT|Processor:add_instance|stage4:st4|Complementer:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_Appender_Carry Processor:add_instance\|stage4:st4\|zero_Appender_Carry:carry_append " "Elaborating entity \"zero_Appender_Carry\" for hierarchy \"Processor:add_instance\|stage4:st4\|zero_Appender_Carry:carry_append\"" {  } { { "Stage4.vhd" "carry_append" { Text "D:/IITB-RISC-23/Stage4.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 Processor:add_instance\|stage4:st4\|SE6:SE_6 " "Elaborating entity \"SE6\" for hierarchy \"Processor:add_instance\|stage4:st4\|SE6:SE_6\"" {  } { { "Stage4.vhd" "SE_6" { Text "D:/IITB-RISC-23/Stage4.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 Processor:add_instance\|stage4:st4\|SE9:SE_9 " "Elaborating entity \"SE9\" for hierarchy \"Processor:add_instance\|stage4:st4\|SE9:SE_9\"" {  } { { "Stage4.vhd" "SE_9" { Text "D:/IITB-RISC-23/Stage4.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitReg Processor:add_instance\|stage4:st4\|bitReg:bit_C_reg " "Elaborating entity \"bitReg\" for hierarchy \"Processor:add_instance\|stage4:st4\|bitReg:bit_C_reg\"" {  } { { "Stage4.vhd" "bit_C_reg" { Text "D:/IITB-RISC-23/Stage4.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8To1 Processor:add_instance\|stage4:st4\|MUX_8To1:mux_5 " "Elaborating entity \"MUX_8To1\" for hierarchy \"Processor:add_instance\|stage4:st4\|MUX_8To1:mux_5\"" {  } { { "Stage4.vhd" "mux_5" { Text "D:/IITB-RISC-23/Stage4.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 Processor:add_instance\|stage4:st4\|mux4to1:mux_7 " "Elaborating entity \"mux4to1\" for hierarchy \"Processor:add_instance\|stage4:st4\|mux4to1:mux_7\"" {  } { { "Stage4.vhd" "mux_7" { Text "D:/IITB-RISC-23/Stage4.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD Processor:add_instance\|stage4:st4\|ADD:ADDER2 " "Elaborating entity \"ADD\" for hierarchy \"Processor:add_instance\|stage4:st4\|ADD:ADDER2\"" {  } { { "Stage4.vhd" "ADDER2" { Text "D:/IITB-RISC-23/Stage4.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391281967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:add_instance\|stage4:st4\|ALU:ALU3 " "Elaborating entity \"ALU\" for hierarchy \"Processor:add_instance\|stage4:st4\|ALU:ALU3\"" {  } { { "Stage4.vhd" "ALU3" { Text "D:/IITB-RISC-23/Stage4.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_16 Processor:add_instance\|stage4:st4\|ALU:ALU3\|NAND_16:NAND1 " "Elaborating entity \"NAND_16\" for hierarchy \"Processor:add_instance\|stage4:st4\|ALU:ALU3\|NAND_16:NAND1\"" {  } { { "ALU.vhd" "NAND1" { Text "D:/IITB-RISC-23/ALU.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_16 Processor:add_instance\|stage4:st4\|ALU:ALU3\|XOR_16:XOR1 " "Elaborating entity \"XOR_16\" for hierarchy \"Processor:add_instance\|stage4:st4\|ALU:ALU3\|XOR_16:XOR1\"" {  } { { "ALU.vhd" "XOR1" { Text "D:/IITB-RISC-23/ALU.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT Processor:add_instance\|stage4:st4\|ALU:ALU3\|SUBTRACT:Sub1 " "Elaborating entity \"SUBTRACT\" for hierarchy \"Processor:add_instance\|stage4:st4\|ALU:ALU3\|SUBTRACT:Sub1\"" {  } { { "ALU.vhd" "Sub1" { Text "D:/IITB-RISC-23/ALU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_ZBIT Processor:add_instance\|stage4:st4\|ALU:ALU3\|NOR_ZBIT:N1 " "Elaborating entity \"NOR_ZBIT\" for hierarchy \"Processor:add_instance\|stage4:st4\|ALU:ALU3\|NOR_ZBIT:N1\"" {  } { { "ALU.vhd" "N1" { Text "D:/IITB-RISC-23/ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_for_BLE Processor:add_instance\|stage4:st4\|mux4to1_for_BLE:mux_9 " "Elaborating entity \"mux4to1_for_BLE\" for hierarchy \"Processor:add_instance\|stage4:st4\|mux4to1_for_BLE:mux_9\"" {  } { { "Stage4.vhd" "mux_9" { Text "D:/IITB-RISC-23/Stage4.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_Appender_Imm Processor:add_instance\|stage4:st4\|zero_Appender_Imm:zapc " "Elaborating entity \"zero_Appender_Imm\" for hierarchy \"Processor:add_instance\|stage4:st4\|zero_Appender_Imm:zapc\"" {  } { { "Stage4.vhd" "zapc" { Text "D:/IITB-RISC-23/Stage4.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit Processor:add_instance\|stage4:st4\|hazard_unit:hazard " "Elaborating entity \"hazard_unit\" for hierarchy \"Processor:add_instance\|stage4:st4\|hazard_unit:hazard\"" {  } { { "Stage4.vhd" "hazard" { Text "D:/IITB-RISC-23/Stage4.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineReg4 Processor:add_instance\|pipelineReg4:pipReg4 " "Elaborating entity \"pipelineReg4\" for hierarchy \"Processor:add_instance\|pipelineReg4:pipReg4\"" {  } { { "Processor.vhd" "pipReg4" { Text "D:/IITB-RISC-23/Processor.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 Processor:add_instance\|stage5:st5 " "Elaborating entity \"stage5\" for hierarchy \"Processor:add_instance\|stage5:st5\"" {  } { { "Processor.vhd" "st5" { Text "D:/IITB-RISC-23/Processor.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Processor:add_instance\|stage5:st5\|DataMemory:datamem " "Elaborating entity \"DataMemory\" for hierarchy \"Processor:add_instance\|stage5:st5\|DataMemory:datamem\"" {  } { { "Stage5.vhd" "datamem" { Text "D:/IITB-RISC-23/Stage5.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineReg5 Processor:add_instance\|pipelineReg5:pipReg5 " "Elaborating entity \"pipelineReg5\" for hierarchy \"Processor:add_instance\|pipelineReg5:pipReg5\"" {  } { { "Processor.vhd" "pipReg5" { Text "D:/IITB-RISC-23/Processor.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage6 Processor:add_instance\|stage6:st6 " "Elaborating entity \"stage6\" for hierarchy \"Processor:add_instance\|stage6:st6\"" {  } { { "Processor.vhd" "st6" { Text "D:/IITB-RISC-23/Processor.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683391282640 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] GND " "Pin \"output_vector\[1\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683391282640 "|DUT|output_vector[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683391282640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683391282782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683391282782 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683391282803 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhd" "" { Text "D:/IITB-RISC-23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683391282803 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683391282803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683391282803 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683391282803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683391282803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683391282822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 22:11:22 2023 " "Processing ended: Sat May 06 22:11:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683391282822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683391282822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683391282822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683391282822 ""}
