INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/midterm/midterm.sim/sim_1/impl/timing/xsim/mid_counter_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2LED
INFO: [VRFC 10-311] analyzing module mid_counter
INFO: [VRFC 10-311] analyzing module mid_counter_fpga
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/midterm/midterm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mid_counter
