{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678370917046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678370917047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 08:08:36 2023 " "Processing started: Thu Mar 09 08:08:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678370917047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678370917047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_PW -c FSM_PW --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_PW -c FSM_PW --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678370917047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678370918103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678370918104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/7 segmentos/seven7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/7 segmentos/seven7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven7 " "Found entity 1: seven7" {  } { { "../7 segmentos/seven7.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/7 segmentos/seven7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "../Debouncer/ff_d.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../Debouncer/debouncer.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/counterdebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/debouncer/counterdebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterDebouncer " "Found entity 1: counterDebouncer" {  } { { "../Debouncer/counterDebouncer.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/counterDebouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_PW.v(63) " "Verilog HDL information at FSM_PW.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_PW.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_PW.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1678370929763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_pw.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_pw.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_PW " "Found entity 1: FSM_PW" {  } { { "FSM_PW.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_PW.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_pw_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_pw_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_PW_tb " "Found entity 1: FSM_PW_tb" {  } { { "FSM_PW_tb.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_PW_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_with_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_with_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_with_debouncer " "Found entity 1: FSM_with_debouncer" {  } { { "FSM_with_debouncer.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_with_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678370929778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678370929778 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_PW FSM_PW.v(32) " "Verilog HDL Parameter Declaration warning at FSM_PW.v(32): Parameter Declaration in module \"FSM_PW\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FSM_PW.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_PW.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1678370929779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678370930009 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] wrapper.v(8) " "Output port \"LEDR\[8..1\]\" at wrapper.v(8) has no driver" {  } { { "wrapper.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/wrapper.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678370930076 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_with_debouncer FSM_with_debouncer:WRAPPER " "Elaborating entity \"FSM_with_debouncer\" for hierarchy \"FSM_with_debouncer:WRAPPER\"" {  } { { "wrapper.v" "WRAPPER" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/wrapper.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer FSM_with_debouncer:WRAPPER\|debouncer:DEB " "Elaborating entity \"debouncer\" for hierarchy \"FSM_with_debouncer:WRAPPER\|debouncer:DEB\"" {  } { { "FSM_with_debouncer.v" "DEB" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_with_debouncer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDebouncer FSM_with_debouncer:WRAPPER\|debouncer:DEB\|counterDebouncer:CONTEO_DEBOUNCER " "Elaborating entity \"counterDebouncer\" for hierarchy \"FSM_with_debouncer:WRAPPER\|debouncer:DEB\|counterDebouncer:CONTEO_DEBOUNCER\"" {  } { { "../Debouncer/debouncer.v" "CONTEO_DEBOUNCER" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/debouncer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 counterDebouncer.v(24) " "Verilog HDL assignment warning at counterDebouncer.v(24): truncated value with size 32 to match size of target (19)" {  } { { "../Debouncer/counterDebouncer.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/counterDebouncer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678370930201 "|wrapper|FSM_with_debouncer:WRAPPER|debouncer:DEB|counterDebouncer:CONTEO_DEBOUNCER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d FSM_with_debouncer:WRAPPER\|debouncer:DEB\|ff_d:REGISTRO_GUARDAR " "Elaborating entity \"ff_d\" for hierarchy \"FSM_with_debouncer:WRAPPER\|debouncer:DEB\|ff_d:REGISTRO_GUARDAR\"" {  } { { "../Debouncer/debouncer.v" "REGISTRO_GUARDAR" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Debouncer/debouncer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_PW FSM_with_debouncer:WRAPPER\|FSM_PW:MAQUINA_ESTADOS " "Elaborating entity \"FSM_PW\" for hierarchy \"FSM_with_debouncer:WRAPPER\|FSM_PW:MAQUINA_ESTADOS\"" {  } { { "FSM_with_debouncer.v" "MAQUINA_ESTADOS" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_with_debouncer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven7 FSM_with_debouncer:WRAPPER\|seven7:DISPLAY_ESTADOS " "Elaborating entity \"seven7\" for hierarchy \"FSM_with_debouncer:WRAPPER\|seven7:DISPLAY_ESTADOS\"" {  } { { "FSM_with_debouncer.v" "DISPLAY_ESTADOS" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_with_debouncer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678370930313 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1678370930544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/output_files/FSM_PW.map.smsg " "Generated suppressed messages file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/output_files/FSM_PW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1678370930698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678370930725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 08:08:50 2023 " "Processing ended: Thu Mar 09 08:08:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678370930725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678370930725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678370930725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678370930725 ""}
