{
  "Top": "DigitRec",
  "RtlTop": "DigitRec",
  "RtlPrefix": "",
  "RtlSubPrefix": "DigitRec_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "training_samples": {
      "index": "0",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "training_samples_address0",
          "name": "training_samples_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_samples_ce0",
          "name": "training_samples_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_samples_q0",
          "name": "training_samples_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "training_samples_address1",
          "name": "training_samples_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_samples_ce1",
          "name": "training_samples_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_samples_q1",
          "name": "training_samples_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "test_set": {
      "index": "1",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "test_set_address0",
          "name": "test_set_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_set_ce0",
          "name": "test_set_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_set_q0",
          "name": "test_set_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "test_set_address1",
          "name": "test_set_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_set_ce1",
          "name": "test_set_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_set_q1",
          "name": "test_set_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "training_labels": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "training_labels_address0",
          "name": "training_labels_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_labels_ce0",
          "name": "training_labels_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "training_labels_q0",
          "name": "training_labels_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "results": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "results_address0",
          "name": "results_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "results_ce0",
          "name": "results_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "results_we0",
          "name": "results_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "results_d0",
          "name": "results_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "DirectiveTcl": ["set_directive_top DigitRec -name DigitRec"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "DigitRec"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "6030002",
    "Latency": "6030001"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DigitRec",
    "Version": "1.0",
    "DisplayName": "Digitrec",
    "Revision": "2113671824",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_DigitRec_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/benchmarks\/rosetta\/digit-recognition\/src\/digitrec.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_3.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_SET_KNN_SET.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_TRAINING_LOOP.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1.vhd",
      "impl\/vhdl\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2.vhd",
      "impl\/vhdl\/DigitRec_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/DigitRec_mux_3_2_4_1_1.vhd",
      "impl\/vhdl\/DigitRec_votes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/DigitRec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_3.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_SET_KNN_SET.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_TRAINING_LOOP.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1.v",
      "impl\/verilog\/DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2.v",
      "impl\/verilog\/DigitRec_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/DigitRec_mux_3_2_4_1_1.v",
      "impl\/verilog\/DigitRec_votes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/DigitRec.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/DigitRec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "training_samples_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"training_samples_address0": "DATA"},
      "ports": ["training_samples_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_samples"
        }]
    },
    "training_samples_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"training_samples_q0": "DATA"},
      "ports": ["training_samples_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_samples"
        }]
    },
    "training_samples_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"training_samples_address1": "DATA"},
      "ports": ["training_samples_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_samples"
        }]
    },
    "training_samples_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"training_samples_q1": "DATA"},
      "ports": ["training_samples_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_samples"
        }]
    },
    "test_set_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"test_set_address0": "DATA"},
      "ports": ["test_set_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "test_set"
        }]
    },
    "test_set_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"test_set_q0": "DATA"},
      "ports": ["test_set_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "test_set"
        }]
    },
    "test_set_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"test_set_address1": "DATA"},
      "ports": ["test_set_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "test_set"
        }]
    },
    "test_set_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"test_set_q1": "DATA"},
      "ports": ["test_set_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "test_set"
        }]
    },
    "training_labels_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"training_labels_address0": "DATA"},
      "ports": ["training_labels_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_labels"
        }]
    },
    "training_labels_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"training_labels_q0": "DATA"},
      "ports": ["training_labels_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "training_labels"
        }]
    },
    "results_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"results_address0": "DATA"},
      "ports": ["results_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "results"
        }]
    },
    "results_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"results_d0": "DATA"},
      "ports": ["results_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "results"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "training_samples_address0": {
      "dir": "out",
      "width": "14"
    },
    "training_samples_ce0": {
      "dir": "out",
      "width": "1"
    },
    "training_samples_q0": {
      "dir": "in",
      "width": "64"
    },
    "training_samples_address1": {
      "dir": "out",
      "width": "14"
    },
    "training_samples_ce1": {
      "dir": "out",
      "width": "1"
    },
    "training_samples_q1": {
      "dir": "in",
      "width": "64"
    },
    "test_set_address0": {
      "dir": "out",
      "width": "11"
    },
    "test_set_ce0": {
      "dir": "out",
      "width": "1"
    },
    "test_set_q0": {
      "dir": "in",
      "width": "64"
    },
    "test_set_address1": {
      "dir": "out",
      "width": "11"
    },
    "test_set_ce1": {
      "dir": "out",
      "width": "1"
    },
    "test_set_q1": {
      "dir": "in",
      "width": "64"
    },
    "training_labels_address0": {
      "dir": "out",
      "width": "12"
    },
    "training_labels_ce0": {
      "dir": "out",
      "width": "1"
    },
    "training_labels_q0": {
      "dir": "in",
      "width": "8"
    },
    "results_address0": {
      "dir": "out",
      "width": "9"
    },
    "results_ce0": {
      "dir": "out",
      "width": "1"
    },
    "results_we0": {
      "dir": "out",
      "width": "1"
    },
    "results_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DigitRec",
      "Instances": [
        {
          "ModuleName": "DigitRec_Pipeline_SET_KNN_SET",
          "InstanceName": "grp_DigitRec_Pipeline_SET_KNN_SET_fu_156"
        },
        {
          "ModuleName": "DigitRec_Pipeline_3",
          "InstanceName": "grp_DigitRec_Pipeline_3_fu_172"
        },
        {
          "ModuleName": "DigitRec_Pipeline_TRAINING_LOOP",
          "InstanceName": "grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_69_1",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201"
        },
        {
          "ModuleName": "DigitRec_Pipeline_VITIS_LOOP_72_2",
          "InstanceName": "grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209"
        }
      ]
    },
    "Info": {
      "DigitRec_Pipeline_SET_KNN_SET": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_TRAINING_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_69_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_Pipeline_VITIS_LOOP_72_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "DigitRec_Pipeline_SET_KNN_SET": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.036"
        },
        "Loops": [{
            "Name": "SET_KNN_SET",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "196",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_TRAINING_LOOP": {
        "Latency": {
          "LatencyBest": "12011",
          "LatencyAvg": "12011",
          "LatencyWorst": "12011",
          "PipelineII": "12011",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.842"
        },
        "Loops": [{
            "Name": "TRAINING_LOOP",
            "TripCount": "3000",
            "Latency": "12009",
            "PipelineII": "4",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "2344",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3083",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_3": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.911"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_69_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.741"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_1",
            "TripCount": "3",
            "Latency": "12",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec_Pipeline_VITIS_LOOP_72_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.911"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_2",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "202",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "DigitRec": {
        "Latency": {
          "LatencyBest": "6030001",
          "LatencyAvg": "6030001",
          "LatencyWorst": "6030001",
          "PipelineII": "6030002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.036"
        },
        "Loops": [{
            "Name": "TEST_LOOP",
            "TripCount": "500",
            "Latency": "6030000",
            "PipelineII": "",
            "PipelineDepth": "12060"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "3160",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3828",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-02 01:44:10 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
