# The MIT License (MIT)
# Copyright (c) 2016 Intel Corporation
# 
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
# 
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
# 
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.


#Add Components
add_instance alt_vip_itc_0 alt_vip_itc 
set_instance_parameter_value alt_vip_itc_0 {NUMBER_OF_COLOUR_PLANES} {4}
set_instance_parameter_value alt_vip_itc_0 {COLOUR_PLANES_ARE_IN_PARALLEL} {1}
set_instance_parameter_value alt_vip_itc_0 {BPS} {8}
set_instance_parameter_value alt_vip_itc_0 {INTERLACED} {0}
set_instance_parameter_value alt_vip_itc_0 {H_ACTIVE_PIXELS} {1920}
set_instance_parameter_value alt_vip_itc_0 {V_ACTIVE_LINES} {1080}
set_instance_parameter_value alt_vip_itc_0 {ACCEPT_COLOURS_IN_SEQ} {0}
set_instance_parameter_value alt_vip_itc_0 {FIFO_DEPTH} {1920}
set_instance_parameter_value alt_vip_itc_0 {CLOCKS_ARE_SAME} {0}
set_instance_parameter_value alt_vip_itc_0 {USE_CONTROL} {1}
set_instance_parameter_value alt_vip_itc_0 {NO_OF_MODES} {8}
set_instance_parameter_value alt_vip_itc_0 {THRESHOLD} {1919}
set_instance_parameter_value alt_vip_itc_0 {STD_WIDTH} {1}
set_instance_parameter_value alt_vip_itc_0 {GENERATE_SYNC} {0}
set_instance_parameter_value alt_vip_itc_0 {USE_EMBEDDED_SYNCS} {0}
set_instance_parameter_value alt_vip_itc_0 {AP_LINE} {0}
set_instance_parameter_value alt_vip_itc_0 {V_BLANK} {0}
set_instance_parameter_value alt_vip_itc_0 {H_BLANK} {0}
set_instance_parameter_value alt_vip_itc_0 {H_SYNC_LENGTH} {136}
set_instance_parameter_value alt_vip_itc_0 {H_FRONT_PORCH} {24}
set_instance_parameter_value alt_vip_itc_0 {H_BACK_PORCH} {160}
set_instance_parameter_value alt_vip_itc_0 {V_SYNC_LENGTH} {6}
set_instance_parameter_value alt_vip_itc_0 {V_FRONT_PORCH} {3}
set_instance_parameter_value alt_vip_itc_0 {V_BACK_PORCH} {29}
set_instance_parameter_value alt_vip_itc_0 {F_RISING_EDGE} {0}
set_instance_parameter_value alt_vip_itc_0 {F_FALLING_EDGE} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_V_RISING_EDGE} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_V_BLANK} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_V_SYNC_LENGTH} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_V_FRONT_PORCH} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_V_BACK_PORCH} {0}
set_instance_parameter_value alt_vip_itc_0 {ANC_LINE} {0}
set_instance_parameter_value alt_vip_itc_0 {FIELD0_ANC_LINE} {0}

add_instance alt_vip_vfr_hdmi alt_vip_vfr 
set_instance_parameter_value alt_vip_vfr_hdmi {BITS_PER_PIXEL_PER_COLOR_PLANE} {8}
set_instance_parameter_value alt_vip_vfr_hdmi {NUMBER_OF_CHANNELS_IN_PARALLEL} {4}
set_instance_parameter_value alt_vip_vfr_hdmi {NUMBER_OF_CHANNELS_IN_SEQUENCE} {1}
set_instance_parameter_value alt_vip_vfr_hdmi {MAX_IMAGE_WIDTH} {1920}
set_instance_parameter_value alt_vip_vfr_hdmi {MAX_IMAGE_HEIGHT} {1080}
set_instance_parameter_value alt_vip_vfr_hdmi {MEM_PORT_WIDTH} {128}
set_instance_parameter_value alt_vip_vfr_hdmi {RMASTER_FIFO_DEPTH} {64}
set_instance_parameter_value alt_vip_vfr_hdmi {RMASTER_BURST_TARGET} {32}
set_instance_parameter_value alt_vip_vfr_hdmi {CLOCKS_ARE_SEPARATE} {1}

add_instance pll_stream altera_pll 
set_instance_parameter_value pll_stream {debug_print_output} {0}
set_instance_parameter_value pll_stream {debug_use_rbc_taf_method} {0}
set_instance_parameter_value pll_stream {gui_device_speed_grade} {2}
set_instance_parameter_value pll_stream {gui_pll_mode} {Integer-N PLL}
set_instance_parameter_value pll_stream {gui_reference_clock_frequency} {50.0}
set_instance_parameter_value pll_stream {gui_channel_spacing} {0.0}
set_instance_parameter_value pll_stream {gui_operation_mode} {direct}
set_instance_parameter_value pll_stream {gui_feedback_clock} {Global Clock}
set_instance_parameter_value pll_stream {gui_fractional_cout} {32}
set_instance_parameter_value pll_stream {gui_dsm_out_sel} {1st_order}
set_instance_parameter_value pll_stream {gui_use_locked} {1}
set_instance_parameter_value pll_stream {gui_en_adv_params} {0}
set_instance_parameter_value pll_stream {gui_number_of_clocks} {2}
set_instance_parameter_value pll_stream {gui_multiply_factor} {1}
set_instance_parameter_value pll_stream {gui_frac_multiply_factor} {1.0}
set_instance_parameter_value pll_stream {gui_divide_factor_n} {1}
set_instance_parameter_value pll_stream {gui_cascade_counter0} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency0} {130.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c0} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency0} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units0} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift0} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg0} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift0} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle0} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter1} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency1} {65.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c1} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency1} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units1} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift1} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg1} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift1} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle1} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter2} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency2} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c2} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency2} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units2} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift2} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg2} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift2} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle2} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter3} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency3} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c3} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency3} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units3} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift3} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg3} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift3} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle3} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter4} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency4} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c4} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency4} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units4} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift4} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg4} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift4} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle4} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter5} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency5} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c5} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency5} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units5} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift5} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg5} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift5} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle5} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter6} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency6} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c6} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency6} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units6} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift6} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg6} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift6} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle6} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter7} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency7} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c7} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency7} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units7} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift7} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg7} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift7} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle7} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter8} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency8} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c8} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency8} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units8} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift8} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg8} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift8} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle8} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter9} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency9} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c9} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency9} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units9} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift9} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg9} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift9} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle9} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter10} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency10} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c10} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency10} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units10} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift10} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg10} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift10} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle10} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter11} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency11} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c11} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency11} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units11} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift11} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg11} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift11} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle11} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter12} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency12} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c12} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency12} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units12} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift12} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg12} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift12} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle12} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter13} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency13} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c13} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency13} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units13} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift13} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg13} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift13} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle13} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter14} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency14} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c14} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency14} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units14} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift14} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg14} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift14} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle14} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter15} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency15} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c15} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency15} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units15} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift15} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg15} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift15} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle15} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter16} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency16} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c16} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency16} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units16} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift16} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg16} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift16} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle16} {50}
set_instance_parameter_value pll_stream {gui_cascade_counter17} {0}
set_instance_parameter_value pll_stream {gui_output_clock_frequency17} {100.0}
set_instance_parameter_value pll_stream {gui_divide_factor_c17} {1}
set_instance_parameter_value pll_stream {gui_actual_output_clock_frequency17} {0 MHz}
set_instance_parameter_value pll_stream {gui_ps_units17} {ps}
set_instance_parameter_value pll_stream {gui_phase_shift17} {0}
set_instance_parameter_value pll_stream {gui_phase_shift_deg17} {0.0}
set_instance_parameter_value pll_stream {gui_actual_phase_shift17} {0}
set_instance_parameter_value pll_stream {gui_duty_cycle17} {50}
set_instance_parameter_value pll_stream {gui_pll_auto_reset} {Off}
set_instance_parameter_value pll_stream {gui_pll_bandwidth_preset} {Auto}
set_instance_parameter_value pll_stream {gui_en_reconf} {1}
set_instance_parameter_value pll_stream {gui_en_dps_ports} {0}
set_instance_parameter_value pll_stream {gui_en_phout_ports} {0}
set_instance_parameter_value pll_stream {gui_phout_division} {1}
set_instance_parameter_value pll_stream {gui_mif_generate} {0}
set_instance_parameter_value pll_stream {gui_enable_mif_dps} {0}
set_instance_parameter_value pll_stream {gui_dps_cntr} {C0}
set_instance_parameter_value pll_stream {gui_dps_num} {1}
set_instance_parameter_value pll_stream {gui_dps_dir} {Positive}
set_instance_parameter_value pll_stream {gui_refclk_switch} {0}
set_instance_parameter_value pll_stream {gui_refclk1_frequency} {100.0}
set_instance_parameter_value pll_stream {gui_switchover_mode} {Automatic Switchover}
set_instance_parameter_value pll_stream {gui_switchover_delay} {0}
set_instance_parameter_value pll_stream {gui_active_clk} {0}
set_instance_parameter_value pll_stream {gui_clk_bad} {0}
set_instance_parameter_value pll_stream {gui_enable_cascade_out} {0}
set_instance_parameter_value pll_stream {gui_cascade_outclk_index} {0}
set_instance_parameter_value pll_stream {gui_enable_cascade_in} {0}
set_instance_parameter_value pll_stream {gui_pll_cascading_mode} {Create an adjpllin signal to connect with an upstream PLL}

add_instance pll_stream_reconfig altera_pll_reconfig 
set_instance_parameter_value pll_stream_reconfig {ENABLE_MIF} {0}
set_instance_parameter_value pll_stream_reconfig {MIF_FILE_NAME} {}
set_instance_parameter_value pll_stream_reconfig {ENABLE_BYTEENABLE} {1}

# MM Connectivity
add_connection lw_mm_bridge.m0 pll_stream_reconfig.mgmt_avalon_slave
set_connection_parameter_value lw_mm_bridge.m0/pll_stream_reconfig.mgmt_avalon_slave arbitrationPriority {1}
set_connection_parameter_value lw_mm_bridge.m0/pll_stream_reconfig.mgmt_avalon_slave baseAddress {0x8000}
set_connection_parameter_value lw_mm_bridge.m0/pll_stream_reconfig.mgmt_avalon_slave defaultConnection {0}

add_connection lw_mm_bridge.m0 alt_vip_vfr_hdmi.avalon_slave
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_vfr_hdmi.avalon_slave arbitrationPriority {1}
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_vfr_hdmi.avalon_slave baseAddress {0x9000}
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_vfr_hdmi.avalon_slave defaultConnection {0}

add_connection lw_mm_bridge.m0 alt_vip_itc_0.control
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_itc_0.control arbitrationPriority {1}
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_itc_0.control baseAddress {0xa000}
set_connection_parameter_value lw_mm_bridge.m0/alt_vip_itc_0.control defaultConnection {0}

add_connection alt_vip_vfr_hdmi.avalon_master axi_bridge_for_acp_128_0.s0 avalon
set_connection_parameter_value alt_vip_vfr_hdmi.avalon_master/axi_bridge_for_acp_128_0.s0 arbitrationPriority {1}
set_connection_parameter_value alt_vip_vfr_hdmi.avalon_master/axi_bridge_for_acp_128_0.s0 baseAddress {0x0000}
set_connection_parameter_value alt_vip_vfr_hdmi.avalon_master/axi_bridge_for_acp_128_0.s0 defaultConnection {0}

# ST Connectivity
add_connection alt_vip_vfr_hdmi.avalon_streaming_source alt_vip_itc_0.din
add_connection pll_stream.reconfig_to_pll pll_stream_reconfig.reconfig_to_pll
set_connection_parameter_value pll_stream.reconfig_to_pll/pll_stream_reconfig.reconfig_to_pll endPort {}
set_connection_parameter_value pll_stream.reconfig_to_pll/pll_stream_reconfig.reconfig_to_pll endPortLSB {0}
set_connection_parameter_value pll_stream.reconfig_to_pll/pll_stream_reconfig.reconfig_to_pll startPort {}
set_connection_parameter_value pll_stream.reconfig_to_pll/pll_stream_reconfig.reconfig_to_pll startPortLSB {0}
set_connection_parameter_value pll_stream.reconfig_to_pll/pll_stream_reconfig.reconfig_to_pll width {0}

add_connection pll_stream_reconfig.reconfig_from_pll pll_stream.reconfig_from_pll
set_connection_parameter_value pll_stream_reconfig.reconfig_from_pll/pll_stream.reconfig_from_pll endPort {}
set_connection_parameter_value pll_stream_reconfig.reconfig_from_pll/pll_stream.reconfig_from_pll endPortLSB {0}
set_connection_parameter_value pll_stream_reconfig.reconfig_from_pll/pll_stream.reconfig_from_pll startPort {}
set_connection_parameter_value pll_stream_reconfig.reconfig_from_pll/pll_stream.reconfig_from_pll startPortLSB {0}
set_connection_parameter_value pll_stream_reconfig.reconfig_from_pll/pll_stream.reconfig_from_pll width {0}

# Interrupts
add_connection hps_0.f2h_irq0 alt_vip_itc_0.status_update_irq
set_connection_parameter_value hps_0.f2h_irq0/alt_vip_itc_0.status_update_irq irqNumber {9}
add_connection hps_0.f2h_irq0 alt_vip_vfr_hdmi.interrupt_sender
set_connection_parameter_value hps_0.f2h_irq0/alt_vip_vfr_hdmi.interrupt_sender irqNumber {10}
add_connection intr_capturer_0.interrupt_receiver alt_vip_vfr_hdmi.interrupt_sender
set_connection_parameter_value intr_capturer_0.interrupt_receiver/alt_vip_vfr_hdmi.interrupt_sender irqNumber {10}
add_connection intr_capturer_0.interrupt_receiver alt_vip_itc_0.status_update_irq
set_connection_parameter_value intr_capturer_0.interrupt_receiver/alt_vip_itc_0.status_update_irq irqNumber {9}

# Clocks
add_connection pll_stream.outclk0 alt_vip_vfr_hdmi.clock_reset
add_connection pll_stream.outclk0 alt_vip_itc_0.is_clk_rst
add_connection hps_0.h2f_user0_clock alt_vip_vfr_hdmi.clock_master
add_connection hps_0.h2f_user0_clock pll_stream_reconfig.mgmt_clk
add_connection clk_0.clk pll_stream.refclk

# Resets
add_connection clk_0.clk_reset alt_vip_itc_0.is_clk_rst_reset
add_connection clk_0.clk_reset alt_vip_vfr_hdmi.clock_reset_reset
add_connection clk_0.clk_reset alt_vip_vfr_hdmi.clock_master_reset
add_connection clk_0.clk_reset pll_stream_reconfig.mgmt_reset
add_connection clk_0.clk_reset pll_stream.reset

# exported interfaces
add_interface alt_vip_itc_0_clocked_video conduit end
set_interface_property alt_vip_itc_0_clocked_video EXPORT_OF alt_vip_itc_0.clocked_video
add_interface clk_hdmi clock source
set_interface_property clk_hdmi EXPORT_OF pll_stream.outclk1

add_interface hps_0_i2c2 conduit end
set_interface_property hps_0_i2c2 EXPORT_OF hps_0.i2c2
add_interface hps_0_i2c2_clk clock source
set_interface_property hps_0_i2c2_clk EXPORT_OF hps_0.i2c2_clk
add_interface hps_0_i2c2_scl_in clock sink
set_interface_property hps_0_i2c2_scl_in EXPORT_OF hps_0.i2c2_scl_in

