git clone --depth 1 --no-tags https://github.com/wickerwaka/nec_core.git f:/verilog_sva_gh_scraper/data/full_repos/744352167
git clone --depth 1 --no-tags https://github.com/iJustLeyxo/Sprout.git f:/verilog_sva_gh_scraper/data/full_repos/743570189
git clone --depth 1 --no-tags https://github.com/BillyScreezo/DSP-tools.git f:/verilog_sva_gh_scraper/data/full_repos/741961803
git clone --depth 1 --no-tags https://github.com/04amrita/100codesOfsystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/733957610
git clone --depth 1 --no-tags https://github.com/BillyScreezo/Peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/742000698
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/FIFO-Verification-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/746798676
git clone --depth 1 --no-tags https://github.com/wptaylor/RV32I_piped.git f:/verilog_sva_gh_scraper/data/full_repos/738795378
git clone --depth 1 --no-tags https://github.com/HPC-SDC/PEA.git f:/verilog_sva_gh_scraper/data/full_repos/735766610
git clone --depth 1 --no-tags https://github.com/TnnsBeast/HSM.git f:/verilog_sva_gh_scraper/data/full_repos/732573052
git clone --depth 1 --no-tags https://github.com/argrabowski/fpga-light-sensor.git f:/verilog_sva_gh_scraper/data/full_repos/737247642
git clone --depth 1 --no-tags https://github.com/meeeeet/VIP-AHBLite-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/739481121
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/project.git f:/verilog_sva_gh_scraper/data/full_repos/734523462
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_UART.git f:/verilog_sva_gh_scraper/data/full_repos/740919401
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/739594823
git clone --depth 1 --no-tags https://github.com/Dragon-Git/uvm_syoscb.git f:/verilog_sva_gh_scraper/data/full_repos/740025582
git clone --depth 1 --no-tags https://github.com/oskarwires/sdram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/738661015
git clone --depth 1 --no-tags https://github.com/tclin0122/GNSS_Layer_1-2.git f:/verilog_sva_gh_scraper/data/full_repos/737911061
git clone --depth 1 --no-tags https://github.com/MarcoMassetti/radix-8-modified-booth-encoding-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/739324411
git clone --depth 1 --no-tags https://github.com/sharathat45/nuwanda.git f:/verilog_sva_gh_scraper/data/full_repos/747902432
git clone --depth 1 --no-tags https://github.com/Pietro4F/RISC-V-lite.git f:/verilog_sva_gh_scraper/data/full_repos/739340752
git clone --depth 1 --no-tags https://github.com/Dragon-Git/cdns_interface_registry.git f:/verilog_sva_gh_scraper/data/full_repos/739765454
git clone --depth 1 --no-tags https://github.com/tom-urkin/Round-Robin.git f:/verilog_sva_gh_scraper/data/full_repos/743917781
git clone --depth 1 --no-tags https://github.com/MrWonder323/Digital-Design-Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/737004351
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/AXI_verification.git f:/verilog_sva_gh_scraper/data/full_repos/743879912
git clone --depth 1 --no-tags https://github.com/MyWurger/4.1.-OCP-PIO-timer.git f:/verilog_sva_gh_scraper/data/full_repos/748384558
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Serial-transmitter-circuit-with-sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/741935490
git clone --depth 1 --no-tags https://github.com/Bubi2001/rtl_utils.git f:/verilog_sva_gh_scraper/data/full_repos/736804400
git clone --depth 1 --no-tags https://github.com/MeanPaper/Pipeline-RV32i-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732770502
git clone --depth 1 --no-tags https://github.com/yizhou82/ARM32CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737431937
git clone --depth 1 --no-tags https://github.com/dolce-project/gelato.git f:/verilog_sva_gh_scraper/data/full_repos/735651527
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-RAM-using-System-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/745768156
git clone --depth 1 --no-tags https://github.com/SumaiyaTariqueLabiba/VeriRISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/738559684
git clone --depth 1 --no-tags https://github.com/holyuming/vitis-rtl-kernel.git f:/verilog_sva_gh_scraper/data/full_repos/747666069
git clone --depth 1 --no-tags https://github.com/ODraa/Elaborato_Architettura.git f:/verilog_sva_gh_scraper/data/full_repos/734439619
git clone --depth 1 --no-tags https://github.com/BillyScreezo/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/742456485
git clone --depth 1 --no-tags https://github.com/soc-hub-fi/rt-ibex.git f:/verilog_sva_gh_scraper/data/full_repos/743947670
git clone --depth 1 --no-tags https://github.com/Pochepayka/SistemVerilogLaba2.git f:/verilog_sva_gh_scraper/data/full_repos/736054719
git clone --depth 1 --no-tags https://github.com/Pochepayka/SistemVerilogLaba1.git f:/verilog_sva_gh_scraper/data/full_repos/736015380
git clone --depth 1 --no-tags https://github.com/argrabowski/fpga-vga-display.git f:/verilog_sva_gh_scraper/data/full_repos/737244791
git clone --depth 1 --no-tags https://github.com/OYounis/GAP.git f:/verilog_sva_gh_scraper/data/full_repos/739565697
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Flip-Flop-generate-and-development.git f:/verilog_sva_gh_scraper/data/full_repos/741931543
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/741929042
git clone --depth 1 --no-tags https://github.com/berkayouzhan/8-Bit-Alu.git f:/verilog_sva_gh_scraper/data/full_repos/741578901
git clone --depth 1 --no-tags https://github.com/deepthipsu/Asynch_FIFO_ECE593.git f:/verilog_sva_gh_scraper/data/full_repos/745727568
git clone --depth 1 --no-tags https://github.com/v-deep/verification-environment.git f:/verilog_sva_gh_scraper/data/full_repos/747280375
git clone --depth 1 --no-tags https://github.com/v-deep/memory_model.git f:/verilog_sva_gh_scraper/data/full_repos/747294601
git clone --depth 1 --no-tags https://github.com/Vishnutpgit/VLSI---ROUTER-1X3--Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/741513927
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/748143153
git clone --depth 1 --no-tags https://github.com/Max-Y-Ma/MNIST-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/745991707
git clone --depth 1 --no-tags https://github.com/houdonghui1/open-source-secure-IP-library.git f:/verilog_sva_gh_scraper/data/full_repos/736921350
git clone --depth 1 --no-tags https://github.com/flyingbrids/ImageKernelFilter.git f:/verilog_sva_gh_scraper/data/full_repos/735792201
git clone --depth 1 --no-tags https://github.com/sathyanarayanat/verification-projects.git f:/verilog_sva_gh_scraper/data/full_repos/736397410
git clone --depth 1 --no-tags https://github.com/rohangowdamr/FIFO_MEMORY.git f:/verilog_sva_gh_scraper/data/full_repos/739786161
git clone --depth 1 --no-tags https://github.com/attar8/Single-port-Ram.git f:/verilog_sva_gh_scraper/data/full_repos/732616918
git clone --depth 1 --no-tags https://github.com/sigasi/veresta-doc.git f:/verilog_sva_gh_scraper/data/full_repos/733505037
git clone --depth 1 --no-tags https://github.com/Evap1/Numerical-systems-and-the-structure-of-the-computer.git f:/verilog_sva_gh_scraper/data/full_repos/734356879
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Design_and_UVM_Verification_for_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/734705326
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/eth-axis.git f:/verilog_sva_gh_scraper/data/full_repos/735365631
git clone --depth 1 --no-tags https://github.com/Sloechka/apb_spi.git f:/verilog_sva_gh_scraper/data/full_repos/735135859
git clone --depth 1 --no-tags https://github.com/By41k/Sapr2.git f:/verilog_sva_gh_scraper/data/full_repos/736566543
git clone --depth 1 --no-tags https://github.com/ashiaotw/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/734165247
git clone --depth 1 --no-tags https://github.com/Isaiah1810/RSSB-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/735160060
git clone --depth 1 --no-tags https://github.com/okenna10/Simon32-64-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/737324999
git clone --depth 1 --no-tags https://github.com/Anunalla/AHB-MUX-Verif.git f:/verilog_sva_gh_scraper/data/full_repos/739833066
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/CoCotb_AES128_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/740918023
git clone --depth 1 --no-tags https://github.com/ngkhatu/LC3_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/742136442
git clone --depth 1 --no-tags https://github.com/startiantian/verification_tb.git f:/verilog_sva_gh_scraper/data/full_repos/736476888
git clone --depth 1 --no-tags https://github.com/BlueDagger05/Sv_Complete_TB.git f:/verilog_sva_gh_scraper/data/full_repos/742414829
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/apb_3_uvm_tb.git f:/verilog_sva_gh_scraper/data/full_repos/744481650
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/dff_tb_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/744470887
git clone --depth 1 --no-tags https://github.com/NagaSubrahmanyam/git_sample.git f:/verilog_sva_gh_scraper/data/full_repos/744928728
git clone --depth 1 --no-tags https://github.com/nikul09/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/745464474
git clone --depth 1 --no-tags https://github.com/Mew463/ECE-111.git f:/verilog_sva_gh_scraper/data/full_repos/742527240
git clone --depth 1 --no-tags https://github.com/jokerwyt/SpMM.git f:/verilog_sva_gh_scraper/data/full_repos/745391570
git clone --depth 1 --no-tags https://github.com/tarush-s/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/746930838
git clone --depth 1 --no-tags https://github.com/Fliegende-Rehe/fpga_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/733265708
git clone --depth 1 --no-tags https://github.com/roa-jaser/Advance_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/748302445
git clone --depth 1 --no-tags https://github.com/ninghaomiao2002/Verilog-Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/735627874
git clone --depth 1 --no-tags https://github.com/MyWurger/4.2.-RAM-Design-and-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/748386916
git clone --depth 1 --no-tags https://github.com/Tan-YiFan/rvcpu.git f:/verilog_sva_gh_scraper/data/full_repos/748075614
git clone --depth 1 --no-tags https://github.com/jona250210/tt05_systemc.git f:/verilog_sva_gh_scraper/data/full_repos/748392312
git clone --depth 1 --no-tags https://github.com/PacktPublishing/Mastering-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/745399504
git clone --depth 1 --no-tags https://github.com/Spirithead/Stream-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/742067366
git clone --depth 1 --no-tags https://github.com/flaviens/icarus-b2.git f:/verilog_sva_gh_scraper/data/full_repos/744154534
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/all_gate_uvm_tb.git f:/verilog_sva_gh_scraper/data/full_repos/744468634
git clone --depth 1 --no-tags https://github.com/bryanjangeesingh/Environmental-Noise-Cancellation.git f:/verilog_sva_gh_scraper/data/full_repos/745365916
git clone --depth 1 --no-tags https://github.com/Shalu2613/AHB2APB-Bridge-IP-Core-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/742862902
git clone --depth 1 --no-tags https://github.com/fedejone/3.1.-2.-Quolity-of-Service-QoS-.git f:/verilog_sva_gh_scraper/data/full_repos/733645840
git clone --depth 1 --no-tags https://github.com/theashix/worldshardestgame.git f:/verilog_sva_gh_scraper/data/full_repos/745691487
git clone --depth 1 --no-tags https://github.com/Skrollek/Logika-Cyfrowa.git f:/verilog_sva_gh_scraper/data/full_repos/745551837
git clone --depth 1 --no-tags https://github.com/timotheeCloup/ascon128.git f:/verilog_sva_gh_scraper/data/full_repos/744546368
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b2.git f:/verilog_sva_gh_scraper/data/full_repos/745967358
git clone --depth 1 --no-tags https://github.com/AmaanSingh/SHA-256-Bitcoin.git f:/verilog_sva_gh_scraper/data/full_repos/735014843
git clone --depth 1 --no-tags https://github.com/husrev/SHA3-core-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/736778272
git clone --depth 1 --no-tags https://github.com/Hira-Firdous/3-Stage-Pipeline-Project.git f:/verilog_sva_gh_scraper/data/full_repos/737291898
git clone --depth 1 --no-tags https://github.com/Kader-Khafif/Programmable-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/737404397
git clone --depth 1 --no-tags https://github.com/hicodev-rw/Simulation-sv.git f:/verilog_sva_gh_scraper/data/full_repos/738617516
git clone --depth 1 --no-tags https://github.com/leonardhamana/altera.git f:/verilog_sva_gh_scraper/data/full_repos/738654247
git clone --depth 1 --no-tags https://github.com/78dfjl/sv_string.git f:/verilog_sva_gh_scraper/data/full_repos/741050686
git clone --depth 1 --no-tags https://github.com/StavPinhas/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/737223272
