Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Dec 11 16:38:31 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file crystnotes_timing_summary_routed.rpt -rpx crystnotes_timing_summary_routed.rpx
| Design       : crystnotes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: note_reg_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: note_reg_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: note_reg_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.401        0.000                      0                   64        0.254        0.000                      0                   64        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.401        0.000                      0                   64        0.254        0.000                      0                   64        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.014ns (20.222%)  route 4.000ns (79.778%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.956    10.172    counter_reg[31]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.014ns (20.222%)  route 4.000ns (79.778%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.956    10.172    counter_reg[31]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.014ns (20.222%)  route 4.000ns (79.778%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.956    10.172    counter_reg[31]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.014ns (20.222%)  route 4.000ns (79.778%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.956    10.172    counter_reg[31]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_R)       -0.524    14.573    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.014ns (20.265%)  route 3.990ns (79.735%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.945    10.161    counter_reg[31]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[5]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.014ns (20.265%)  route 3.990ns (79.735%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.945    10.161    counter_reg[31]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.014ns (20.265%)  route 3.990ns (79.735%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.945    10.161    counter_reg[31]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.014ns (20.265%)  route 3.990ns (79.735%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.945    10.161    counter_reg[31]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y40         FDRE (Setup_fdre_C_R)       -0.524    14.598    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.014ns (20.222%)  route 4.000ns (79.778%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.956    10.172    counter_reg[31]_i_1_n_0
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y39         FDRE (Setup_fdre_C_R)       -0.429    14.668    counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.014ns (20.852%)  route 3.849ns (79.148%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  counter_reg_reg[8]/Q
                         net (fo=7, routed)           1.118     6.793    counter_reg[8]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.917 r  JC1_reg_i_31/O
                         net (fo=1, routed)           0.642     7.559    JC1_reg_i_31_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.683 f  JC1_reg_i_16/O
                         net (fo=1, routed)           0.804     8.487    JC1_reg_i_16_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.611 f  JC1_reg_i_6/O
                         net (fo=2, routed)           0.481     9.092    JC1_reg_i_6_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  counter_reg[31]_i_1/O
                         net (fo=32, routed)          0.804    10.020    counter_reg[31]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y41         FDRE (Setup_fdre_C_R)       -0.524    14.574    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  counter_reg_reg[3]/Q
                         net (fo=1, routed)           0.114     1.755    counter_reg[3]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    plusOp[3]
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.610    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  counter_reg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.784    counter_reg[0]
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    counter_reg[0]_i_1_n_0
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.091     1.567    counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.125     1.768    counter_reg[23]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    plusOp[23]
    SLICE_X64Y44         FDRE                                         r  counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  counter_reg_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.126     1.768    counter_reg[27]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  counter_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    plusOp[27]
    SLICE_X64Y45         FDRE                                         r  counter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  counter_reg_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.127     1.769    counter_reg[19]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  counter_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    plusOp[19]
    SLICE_X64Y43         FDRE                                         r  counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  counter_reg_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg_reg[31]/Q
                         net (fo=2, routed)           0.127     1.769    counter_reg[31]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  counter_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.879    plusOp[31]
    SLICE_X64Y46         FDRE                                         r  counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  counter_reg_reg[31]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  counter_reg_reg[7]/Q
                         net (fo=7, routed)           0.127     1.768    counter_reg[7]
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    plusOp[7]
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134     1.611    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  counter_reg_reg[11]/Q
                         net (fo=9, routed)           0.139     1.780    counter_reg[11]
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  counter_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    plusOp[11]
    SLICE_X64Y41         FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.134     1.611    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.744    counter_reg[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.902 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    plusOp[1]
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.623    counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  counter_reg_reg[3]/Q
                         net (fo=1, routed)           0.114     1.755    counter_reg[3]
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.901 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    plusOp[4]
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134     1.610    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y39   counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   counter_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y43   counter_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   counter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   counter_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   counter_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   counter_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   counter_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   counter_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   counter_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   counter_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   counter_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counter_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counter_reg_reg[26]/C



