Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: example.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "example.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "example"
Output Format                      : NGC
Target Device                      : xc3s1000-4-fg320

---- Source Options
Top Module Name                    : example
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../firmware/modules/utils/bus_to_ip.v" in library work
Compiling verilog file "../../../firmware/modules/utils/reset_gen.v" in library work
Module <bus_to_ip> compiled
Compiling verilog file "../../../firmware/modules/utils/fx2_to_bus.v" in library work
Module <reset_gen> compiled
Compiling verilog file "../../../firmware/modules/gpio/gpio.v" in library work
Module <fx2_to_bus> compiled
Compiling verilog file "../src/example.v" in library work
Module <gpio> compiled
Module <example> compiled
No errors in compilation
Analysis of file <"example.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <example> in library <work> with parameters.
	GPIO_BASEADDR = "0000000000000000"
	GPIO_HIGHADDR = "0000000000001111"

Analyzing hierarchy for module <fx2_to_bus> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <reset_gen> in library <work> with parameters.
	CNT = "10000000"

Analyzing hierarchy for module <gpio> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000000000"
	HIGHADDR = "0000000000001111"
	IO_BYTES = "00000000000000000000000000000001"
	IO_DIRECTION = "00011111"
	IO_TRI = "00000000000000000000000000000000"
	IO_WIDTH = "00000000000000000000000000001000"
	VERSION = "00000000000000000000000000000000"

Analyzing hierarchy for module <bus_to_ip> in library <work> with parameters.
	ABUSWIDTH = "00000000000000000000000000010000"
	BASEADDR = "0000000000000000"
	DBUSWIDTH = "00000000000000000000000000001000"
	HIGHADDR = "0000000000001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <example>.
	GPIO_BASEADDR = 16'b0000000000000000
	GPIO_HIGHADDR = 16'b0000000000001111
Module <example> is correct for synthesis.
 
Analyzing module <fx2_to_bus> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <fx2_to_bus> is correct for synthesis.
 
Analyzing module <reset_gen> in library <work>.
	CNT = 8'b10000000
Module <reset_gen> is correct for synthesis.
 
Analyzing module <gpio> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000000000
	HIGHADDR = 16'b0000000000001111
	IO_BYTES = 32'sb00000000000000000000000000000001
	IO_DIRECTION = 8'b00011111
	IO_TRI = 32'sb00000000000000000000000000000000
	IO_WIDTH = 32'sb00000000000000000000000000001000
	VERSION = 32'sb00000000000000000000000000000000
Module <gpio> is correct for synthesis.
 
Analyzing module <bus_to_ip> in library <work>.
	ABUSWIDTH = 32'sb00000000000000000000000000010000
	BASEADDR = 16'b0000000000000000
	DBUSWIDTH = 32'sb00000000000000000000000000001000
	HIGHADDR = 16'b0000000000001111
Module <bus_to_ip> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <SDA> in unit <example> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <SCL> in unit <example> is removed.
INFO:Xst:2679 - Register <bi> in unit <gpio> has a constant value of 0001 during circuit operation. The register is replaced by logic.

Synthesizing Unit <fx2_to_bus>.
    Related source file is "../../../firmware/modules/utils/fx2_to_bus.v".
    Found 16-bit subtractor for signal <BUS_ADD>.
    Found 1-bit register for signal <RD_B_FF>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fx2_to_bus> synthesized.


Synthesizing Unit <reset_gen>.
    Related source file is "../../../firmware/modules/utils/reset_gen.v".
    Found 8-bit down counter for signal <rst_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <reset_gen> synthesized.


Synthesizing Unit <bus_to_ip>.
    Related source file is "../../../firmware/modules/utils/bus_to_ip.v".
    Found 16-bit comparator lessequal for signal <CS>.
    Found 8-bit tristate buffer for signal <TMP>.
    Summary:
	inferred   1 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_to_ip> synthesized.


Synthesizing Unit <gpio>.
    Related source file is "../../../firmware/modules/gpio/gpio.v".
    Found 18-bit subtractor for signal <$sub0000> created at line 80.
    Found 18-bit subtractor for signal <$sub0001> created at line 82.
    Found 18-bit subtractor for signal <$sub0002> created at line 84.
    Found 8-bit register for signal <DIRECTION_DATA<0>>.
    Found 8-bit register for signal <IP_DATA_OUT>.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0000> created at line 84.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0001> created at line 82.
    Found 18-bit comparator greatequal for signal <IP_DATA_OUT$cmp_ge0002> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0000> created at line 80.
    Found 18-bit comparator less for signal <IP_DATA_OUT$cmp_lt0001> created at line 82.
    Found 8-bit register for signal <OUTPUT_DATA<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <gpio> synthesized.


Synthesizing Unit <example>.
    Related source file is "../src/example.v".
WARNING:Xst:2565 - Inout <FD<0>> is never assigned.
WARNING:Xst:2565 - Inout <FD<1>> is never assigned.
WARNING:Xst:2565 - Inout <FD<2>> is never assigned.
WARNING:Xst:2565 - Inout <FD<3>> is never assigned.
WARNING:Xst:2565 - Inout <FD<4>> is never assigned.
WARNING:Xst:2565 - Inout <FD<5>> is never assigned.
WARNING:Xst:2565 - Inout <FD<6>> is never assigned.
WARNING:Xst:2565 - Inout <FD<7>> is never assigned.
WARNING:Xst:647 - Input <FSTROBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FREAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <SDA> is never assigned.
WARNING:Xst:2565 - Inout <SCL> is never assigned.
WARNING:Xst:647 - Input <FMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <example> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit subtractor                                     : 1
 18-bit subtractor                                     : 3
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 4
 1-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 6
 16-bit comparator lessequal                           : 1
 18-bit comparator greatequal                          : 3
 18-bit comparator less                                : 2
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit subtractor                                     : 1
 18-bit subtractor                                     : 3
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 6
 16-bit comparator lessequal                           : 1
 18-bit comparator greatequal                          : 3
 18-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <example> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block example, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : example.ngr
Top Level Output File Name         : example
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 62

Cell Usage :
# BELS                             : 250
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 3
#      LUT2                        : 50
#      LUT3                        : 3
#      LUT3_L                      : 2
#      LUT4                        : 33
#      LUT4_D                      : 2
#      MUXCY                       : 78
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 33
#      FD                          : 1
#      FDE                         : 16
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 19
#      IOBUF                       : 8
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000fg320-4 

 Number of Slices:                       64  out of   7680     0%  
 Number of Slice Flip Flops:             33  out of  15360     0%  
 Number of 4 input LUTs:                104  out of  15360     0%  
 Number of IOs:                          62
 Number of bonded IOBs:                  49  out of    221    22%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FCLK_IN                            | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.128ns (Maximum Frequency: 163.185MHz)
   Minimum input arrival time before clock: 16.314ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 13.211ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FCLK_IN'
  Clock period: 6.128ns (frequency: 163.185MHz)
  Total number of paths / destination ports: 254 / 48
-------------------------------------------------------------------------
Delay:               6.128ns (Levels of Logic = 2)
  Source:            i_reset_gen/rst_cnt_1 (FF)
  Destination:       i_gpio/OUTPUT_DATA_0_7 (FF)
  Source Clock:      FCLK_IN rising
  Destination Clock: FCLK_IN rising

  Data Path: i_reset_gen/rst_cnt_1 to i_gpio/OUTPUT_DATA_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  i_reset_gen/rst_cnt_1 (i_reset_gen/rst_cnt_1)
     LUT4_D:I0->O          1   0.551   0.827  i_reset_gen/RST9 (i_reset_gen/RST9)
     LUT4:I3->O           16   0.551   1.237  i_gpio/RST1 (i_gpio/RST)
     FDRE:R                    1.026          i_gpio/DIRECTION_DATA_0_0
    ----------------------------------------
    Total                      6.128ns (2.848ns logic, 3.280ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FCLK_IN'
  Total number of paths / destination ports: 171363 / 65
-------------------------------------------------------------------------
Offset:              16.314ns (Levels of Logic = 24)
  Source:            ADD<4> (PAD)
  Destination:       i_gpio/DIRECTION_DATA_0_7 (FF)
  Destination Clock: FCLK_IN rising

  Data Path: ADD<4> to i_gpio/DIRECTION_DATA_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  ADD_4_IBUF (ADD_4_IBUF)
     LUT4:I0->O            1   0.551   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_lut<0> (i_gpio/i_bus_to_ip/Mcompar_CS_lut<0>)
     MUXCY:S->O            1   0.500   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_cy<0> (i_gpio/i_bus_to_ip/Mcompar_CS_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_cy<1> (i_gpio/i_bus_to_ip/Mcompar_CS_cy<1>)
     MUXCY:CI->O          57   0.303   2.335  i_gpio/i_bus_to_ip/Mcompar_CS_cy<2> (i_gpio/i_bus_to_ip/CS)
     LUT2:I0->O            1   0.551   0.000  i_gpio/i_bus_to_ip/IP_ADD<1>12 (i_gpio/i_bus_to_ip/IP_ADD<1>11)
     MUXCY:S->O            1   0.500   0.000  i_gpio/Msub__sub0001_cy<1> (i_gpio/Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<2> (i_gpio/Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<3> (i_gpio/Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<4> (i_gpio/Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<5> (i_gpio/Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<6> (i_gpio/Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<7> (i_gpio/Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<8> (i_gpio/Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<9> (i_gpio/Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<10> (i_gpio/Msub__sub0001_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<11> (i_gpio/Msub__sub0001_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/Msub__sub0001_cy<12> (i_gpio/Msub__sub0001_cy<12>)
     XORCY:CI->O           1   0.904   1.140  i_gpio/Msub__sub0001_xor<13> (i_gpio/_sub0001<13>)
     LUT4:I0->O            1   0.551   0.000  i_gpio/Mcompar_IP_DATA_OUT_cmp_ge0001_lut<4> (i_gpio/Mcompar_IP_DATA_OUT_cmp_ge0001_lut<4>)
     MUXCY:S->O            1   0.500   0.000  i_gpio/Mcompar_IP_DATA_OUT_cmp_ge0001_cy<4> (i_gpio/Mcompar_IP_DATA_OUT_cmp_ge0001_cy<4>)
     MUXCY:CI->O           6   0.303   1.342  i_gpio/Mcompar_IP_DATA_OUT_cmp_ge0001_cy<5> (i_gpio/IP_DATA_OUT_cmp_ge0001)
     LUT2:I0->O            6   0.551   1.198  i_gpio/IP_DATA_OUT_mux0000<3>11 (N0)
     LUT4:I1->O            8   0.551   1.083  i_gpio/DIRECTION_DATA_0_not00011 (i_gpio/DIRECTION_DATA_0_not0001)
     FDRE:CE                   0.602          i_gpio/DIRECTION_DATA_0_0
    ----------------------------------------
    Total                     16.314ns (7.956ns logic, 8.358ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FCLK_IN'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            i_gpio/OUTPUT_DATA_0_0 (FF)
  Destination:       LED1 (PAD)
  Source Clock:      FCLK_IN rising

  Data Path: i_gpio/OUTPUT_DATA_0_0 to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.720   0.907  i_gpio/OUTPUT_DATA_0_0 (i_gpio/OUTPUT_DATA_0_0)
     OBUF:I->O                 5.644          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Delay:               13.211ns (Levels of Logic = 7)
  Source:            ADD<4> (PAD)
  Destination:       BUS_DATA<7> (PAD)

  Data Path: ADD<4> to BUS_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  ADD_4_IBUF (ADD_4_IBUF)
     LUT4:I0->O            1   0.551   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_lut<0> (i_gpio/i_bus_to_ip/Mcompar_CS_lut<0>)
     MUXCY:S->O            1   0.500   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_cy<0> (i_gpio/i_bus_to_ip/Mcompar_CS_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  i_gpio/i_bus_to_ip/Mcompar_CS_cy<1> (i_gpio/i_bus_to_ip/Mcompar_CS_cy<1>)
     MUXCY:CI->O          57   0.303   2.191  i_gpio/i_bus_to_ip/Mcompar_CS_cy<2> (i_gpio/i_bus_to_ip/CS)
     LUT2:I1->O            8   0.551   1.083  i_gpio/i_bus_to_ip/TMP_or00001 (i_gpio/i_bus_to_ip/TMP_IP_DATA_OUT_not0000_inv)
     IOBUF:T->IO               5.887          BUS_DATA_7_IOBUF (BUS_DATA<7>)
    ----------------------------------------
    Total                     13.211ns (8.677ns logic, 4.534ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.75 secs
 
--> 

Total memory usage is 259556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

