
IEEE 695 OMF Linker Version 6.25 (19073001)
Copyright (C) 1999-2008 Zilog, Inc. All Rights Reserved

LINK MAP:

DATE:      Tue Sep 16 22:43:57 2025
PROCESSOR: assembler
FILES:     .\init.obj             .\main.obj             


COMMAND LIST:
=============
/* Linker Command File - 2048 Release */

/* Generated by: */
/*  ZDS II - eZ80Acclaim! 5.3.5 (Build 23020901) */
/*  IDE component: d:5.3.0:23020901 */
/* assembler options */
/* -define:_EZ80ACCLAIM!=1 -define:_SIMULATE=1 */
/* -include:"\"..;D:\agon\MOS\src;C:\Zilog\ZDSII_eZ80Acclaim!_5.3.5\include\std;C:\Zilog\ZDSII_eZ80Acclaim!_5.3.5\include\zilog\"" */
/* -list -NOlistmac -name -pagelen:0 -pagewidth:132 -quiet -NOsdiopt */
/* -warn -NOdebug -NOigcase -cpu:eZ80F92 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -quiet -warnoverlap -xref -unresolved=fatal
-sort NAME=ascending -warn -NOdebug -NOigcase

RANGE ROM $000000 : $01FFFF
RANGE RAM $040000 : $0BFFFF
RANGE EXTIO $000000 : $00FFFF
RANGE INTIO $000000 : $0000FF

DEFINE __crtl = 0
DEFINE __CS0_LBR_INIT_PARAM = $02
DEFINE __CS0_UBR_INIT_PARAM = $09
DEFINE __CS0_CTL_INIT_PARAM = $08
DEFINE __CS0_BMC_INIT_PARAM = $01
DEFINE __CS1_LBR_INIT_PARAM = $c0
DEFINE __CS1_UBR_INIT_PARAM = $c7
DEFINE __CS1_CTL_INIT_PARAM = $28
DEFINE __CS1_BMC_INIT_PARAM = $02
DEFINE __CS2_LBR_INIT_PARAM = $80
DEFINE __CS2_UBR_INIT_PARAM = $bf
DEFINE __CS2_CTL_INIT_PARAM = $28
DEFINE __CS2_BMC_INIT_PARAM = $81
DEFINE __CS3_LBR_INIT_PARAM = $00
DEFINE __CS3_UBR_INIT_PARAM = $00
DEFINE __CS3_CTL_INIT_PARAM = $00
DEFINE __CS3_BMC_INIT_PARAM = $02
DEFINE __RAM_CTL_INIT_PARAM = $80
DEFINE __RAM_ADDR_U_INIT_PARAM = $FF
DEFINE __FLASH_CTL_INIT_PARAM = $28
DEFINE __FLASH_ADDR_U_INIT_PARAM = $00

define _SYS_CLK_FREQ = 18432000


/* additional user-defined directives */
SEQUENCE __VECTORS, CODE, LORAM
COPY __VECTORS RAM
COPY CODE RAM
COPY LORAM RAM

/* end additional user-defined directives */

"D:\agon\agon-projects-main\ASM\2048\Release\2048"=  ".\init.obj",  ".\main.obj"


SPACE ALLOCATION:
=================

Space                     Base         Top      Size      Used    Unused
------------------ ----------- ----------- --------- --------- ---------
RAM                   D:040000    D:040967    80000H      968H    7F698H
                                          (   524288      2408    521880)
ROM                   C:000000    C:000967    20000H      968H    1F698H
                                          (   131072      2408    128664)


SEGMENTS WITHIN SPACE:
======================

RAM                               Type        Base         Top      Size
------------------ ------------------- ----------- ----------- ---------
__VECTORS          * segment copy *       D:040000    D:04004D       4eh
CODE               * segment copy *       D:04004E    D:040967      91ah


ROM                               Type        Base         Top      Size
------------------ ------------------- ----------- ----------- ---------
__VECTORS          normal data            C:000000    C:00004D       4eh
CODE               normal data            C:00004E    C:000967      91ah

SEGMENTS WITHIN MODULES:
========================

Module: D:\agon\agon-projects-main\ASM\2048\init.asm (File: init.obj) Version: 1:0 09/16/2025 22:43:57

    Name                                           Base         Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: __VECTORS                         C:000000    C:00004D       4eh
    Segment: CODE                              C:00004E    C:000141       f4h


Module: D:\agon\agon-projects-main\ASM\2048\main.asm (File: main.obj) Version: 1:0 09/16/2025 22:43:57

    Name                                           Base         Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                              C:000142    C:000967      826h

EXTERNAL DEFINITIONS:
=====================

Symbol                               Address Module          Segment
-------------------------------- ----------- --------------- --------------------------------
__crtl                              00000000 (User Defined)
__CS0_BMC_INIT_PARAM                00000001 (User Defined)
__CS0_CTL_INIT_PARAM                00000008 (User Defined)
__CS0_LBR_INIT_PARAM                00000002 (User Defined)
__CS0_UBR_INIT_PARAM                00000009 (User Defined)
__CS1_BMC_INIT_PARAM                00000002 (User Defined)
__CS1_CTL_INIT_PARAM                00000028 (User Defined)
__CS1_LBR_INIT_PARAM                000000C0 (User Defined)
__CS1_UBR_INIT_PARAM                000000C7 (User Defined)
__CS2_BMC_INIT_PARAM                00000081 (User Defined)
__CS2_CTL_INIT_PARAM                00000028 (User Defined)
__CS2_LBR_INIT_PARAM                00000080 (User Defined)
__CS2_UBR_INIT_PARAM                000000BF (User Defined)
__CS3_BMC_INIT_PARAM                00000002 (User Defined)
__CS3_CTL_INIT_PARAM                00000000 (User Defined)
__CS3_LBR_INIT_PARAM                00000000 (User Defined)
__CS3_UBR_INIT_PARAM                00000000 (User Defined)
__FLASH_ADDR_U_INIT_PARAM           00000000 (User Defined)
__FLASH_CTL_INIT_PARAM              00000028 (User Defined)
__RAM_ADDR_U_INIT_PARAM             000000FF (User Defined)
__RAM_CTL_INIT_PARAM                00000080 (User Defined)
_main                               C:000179 main            CODE                            
_SYS_CLK_FREQ                       01194000 (User Defined)

23 external symbol(s).

SYMBOL CROSS REFERENCE:
=======================
Name                              Use         Module
--------------------------------- ----------- -------------------------
__crtl                            Defined     LINKER
__CS0_BMC_INIT_PARAM              Defined     LINKER
__CS0_CTL_INIT_PARAM              Defined     LINKER
__CS0_LBR_INIT_PARAM              Defined     LINKER
__CS0_UBR_INIT_PARAM              Defined     LINKER
__CS1_BMC_INIT_PARAM              Defined     LINKER
__CS1_CTL_INIT_PARAM              Defined     LINKER
__CS1_LBR_INIT_PARAM              Defined     LINKER
__CS1_UBR_INIT_PARAM              Defined     LINKER
__CS2_BMC_INIT_PARAM              Defined     LINKER
__CS2_CTL_INIT_PARAM              Defined     LINKER
__CS2_LBR_INIT_PARAM              Defined     LINKER
__CS2_UBR_INIT_PARAM              Defined     LINKER
__CS3_BMC_INIT_PARAM              Defined     LINKER
__CS3_CTL_INIT_PARAM              Defined     LINKER
__CS3_LBR_INIT_PARAM              Defined     LINKER
__CS3_UBR_INIT_PARAM              Defined     LINKER
__FLASH_ADDR_U_INIT_PARAM         Defined     LINKER
__FLASH_CTL_INIT_PARAM            Defined     LINKER
__RAM_ADDR_U_INIT_PARAM           Defined     LINKER
__RAM_CTL_INIT_PARAM              Defined     LINKER
_main                             Defined     D:\agon\agon-projects-main\ASM\2048\main.asm
                                  Referenced  D:\agon\agon-projects-main\ASM\2048\init.asm
_SYS_CLK_FREQ                     Defined     LINKER

OUTPUT CHECKSUM
===============
2048.hex             030EEA
2048.lod             030EEA



END OF LINK MAP:
================
0 Errors
0 Warnings
