
ece350_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033cc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800356c  0800356c  0000456c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037ec  080037ec  0000506c  2**0
                  CONTENTS
  4 .ARM          00000008  080037ec  080037ec  000047ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037f4  080037f4  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037f4  080037f4  000047f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037f8  080037f8  000047f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080037fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  2000006c  08003868  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00008000  200003b0  08003868  000053b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008226  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a75  00000000  00000000  0000d2c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  0000ed38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059f  00000000  00000000  0000f4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016840  00000000  00000000  0000fa6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e68  00000000  00000000  000262af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087836  00000000  00000000  00030117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b794d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002474  00000000  00000000  000b7990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000b9e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003554 	.word	0x08003554

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08003554 	.word	0x08003554

080001e0 <PendSV_Handler>:
  .global PendSV_Handler

  .thumb_func	// forces it all to be all 32 bit functions -> for alignment
  PendSV_Handler:

    MRS R0, PSP          	// store into R0 the program stack pointer
 80001e0:	f3ef 8009 	mrs	r0, PSP
    STMDB R0!, {R4, R11}    // store r4 to r11 into the memory spaces above r0
 80001e4:	e920 0810 	stmdb	r0!, {r4, fp}
    MSR PSP, R0             // move the value in R0 into the PSP
 80001e8:	f380 8809 	msr	PSP, r0
    BL scheduler            // branch to the scheduler function
 80001ec:	f000 fa66 	bl	80006bc <scheduler>
    MRS R0, PSP             // move into R0 the PSP
 80001f0:	f3ef 8009 	mrs	r0, PSP
    LDMIA R0!, {R4, R11}    // load r4 to r11 from the memory spaces above r0
 80001f4:	e8b0 0810 	ldmia.w	r0!, {r4, fp}
    MSR PSP, R0             // move the value in R0 into the PSP
 80001f8:	f380 8809 	msr	PSP, r0
    MOV LR, 0xFFFFFFFD      // move the magic number into LR
 80001fc:	f06f 0e02 	mvn.w	lr, #2
    BX LR                   // branch to LR
 8000200:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <stack_starting_address>:
// state 3 ->

TCB task_queue[MAX_TASKS];


int stack_starting_address(int thread_number){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  int our_address_value;
  if(thread_number == 1){
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d104      	bne.n	80005b8 <stack_starting_address+0x18>
    return (int)MSP_INIT_VAL - MAIN_STACK_SIZE;
 80005ae:	4b0a      	ldr	r3, [pc, #40]	@ (80005d8 <stack_starting_address+0x38>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80005b6:	e00b      	b.n	80005d0 <stack_starting_address+0x30>
  }
  else{
    int retrieved_address_value = stack_starting_address(thread_number--);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	1e5a      	subs	r2, r3, #1
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ffee 	bl	80005a0 <stack_starting_address>
 80005c4:	60f8      	str	r0, [r7, #12]
    our_address_value = retrieved_address_value - THREAD_STACK_SIZE;
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80005cc:	60bb      	str	r3, [r7, #8]
  }
  return our_address_value;
 80005ce:	68bb      	ldr	r3, [r7, #8]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000088 	.word	0x20000088

080005dc <assign_TID>:

void assign_TID(TCB* task){
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  // iterate through the atomic array
  for(int i = 1; i < 16; i++){
 80005e4:	2301      	movs	r3, #1
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	e011      	b.n	800060e <assign_TID+0x32>
    if(states[i] == 0){
 80005ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000620 <assign_TID+0x44>)
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d108      	bne.n	8000608 <assign_TID+0x2c>
      task->tid = i;
 80005f6:	68fa      	ldr	r2, [r7, #12]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	609a      	str	r2, [r3, #8]
      states[i] = 1;
 80005fc:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <assign_TID+0x44>)
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2101      	movs	r1, #1
 8000602:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      return;
 8000606:	e005      	b.n	8000614 <assign_TID+0x38>
  for(int i = 1; i < 16; i++){
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	3301      	adds	r3, #1
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	ddea      	ble.n	80005ea <assign_TID+0xe>
    }
  }
}
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000098 	.word	0x20000098

08000624 <is_empty>:

int is_empty(){
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
	for (int i = 0; i < 16; i++){
 800062a:	2300      	movs	r3, #0
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	e00a      	b.n	8000646 <is_empty+0x22>
		if (states[i]) return 0;
 8000630:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <is_empty+0x38>)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <is_empty+0x1c>
 800063c:	2300      	movs	r3, #0
 800063e:	e006      	b.n	800064e <is_empty+0x2a>
	for (int i = 0; i < 16; i++){
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b0f      	cmp	r3, #15
 800064a:	ddf1      	ble.n	8000630 <is_empty+0xc>
	}
	return 1;
 800064c:	2301      	movs	r3, #1
}
 800064e:	4618      	mov	r0, r3
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000098 	.word	0x20000098

08000660 <find_TCB>:

TCB * find_TCB(task_t tid_input){
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	for (int i = 1; i < MAX_TASKS; i++) {
 8000668:	2301      	movs	r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	e016      	b.n	800069c <find_TCB+0x3c>
		if (task_queue[i].tid == tid_input)
 800066e:	4911      	ldr	r1, [pc, #68]	@ (80006b4 <find_TCB+0x54>)
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	4613      	mov	r3, r2
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	4413      	add	r3, r2
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	440b      	add	r3, r1
 800067c:	3308      	adds	r3, #8
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	429a      	cmp	r2, r3
 8000684:	d107      	bne.n	8000696 <find_TCB+0x36>
			return &task_queue[i];
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	4613      	mov	r3, r2
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	4413      	add	r3, r2
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	4a08      	ldr	r2, [pc, #32]	@ (80006b4 <find_TCB+0x54>)
 8000692:	4413      	add	r3, r2
 8000694:	e009      	b.n	80006aa <find_TCB+0x4a>
	for (int i = 1; i < MAX_TASKS; i++) {
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3301      	adds	r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	2b0f      	cmp	r3, #15
 80006a0:	dde5      	ble.n	800066e <find_TCB+0xe>
	}
	printf("uh oh!");
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <find_TCB+0x58>)
 80006a4:	f002 f88a 	bl	80027bc <iprintf>
	return NULL;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	200000d8 	.word	0x200000d8
 80006b8:	0800356c 	.word	0x0800356c

080006bc <scheduler>:

void scheduler(){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
  if(!is_empty()){
 80006c2:	f7ff ffaf 	bl	8000624 <is_empty>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d111      	bne.n	80006f0 <scheduler+0x34>
    current_task = find_TCB(current_task->next);         // pop off a task from the task queue and set that as the currently running task
 80006cc:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <scheduler+0x3c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	691b      	ldr	r3, [r3, #16]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff ffc4 	bl	8000660 <find_TCB>
 80006d8:	4603      	mov	r3, r0
 80006da:	4a07      	ldr	r2, [pc, #28]	@ (80006f8 <scheduler+0x3c>)
 80006dc:	6013      	str	r3, [r2, #0]
    __set_PSP(*current_task->stack_high);
 80006de:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <scheduler+0x3c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f383 8809 	msr	PSP, r3
}
 80006ee:	bf00      	nop
  }
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	2000008c 	.word	0x2000008c

080006fc <osKernelStart>:

int osKernelStart(){
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  if (first_run && initialized){
 8000700:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <osKernelStart+0x34>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d00c      	beq.n	8000722 <osKernelStart+0x26>
 8000708:	4b0a      	ldr	r3, [pc, #40]	@ (8000734 <osKernelStart+0x38>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d008      	beq.n	8000722 <osKernelStart+0x26>
    first_run = 0;
 8000710:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <osKernelStart+0x34>)
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
    __asm("SVC #0");
 8000716:	df00      	svc	0
    printf("kernel start finished ok!\r\n");
 8000718:	4807      	ldr	r0, [pc, #28]	@ (8000738 <osKernelStart+0x3c>)
 800071a:	f002 f8b7 	bl	800288c <puts>
    return RTX_OK;
 800071e:	2300      	movs	r3, #0
 8000720:	e004      	b.n	800072c <osKernelStart+0x30>
  }
  else {
	  printf("panic: start failed\r\n");
 8000722:	4806      	ldr	r0, [pc, #24]	@ (800073c <osKernelStart+0x40>)
 8000724:	f002 f8b2 	bl	800288c <puts>

	  return RTX_ERR;
 8000728:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800072c:	4618      	mov	r0, r3
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000000 	.word	0x20000000
 8000734:	20000090 	.word	0x20000090
 8000738:	08003574 	.word	0x08003574
 800073c:	08003590 	.word	0x08003590

08000740 <osKernelInit>:

void osKernelInit(){
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  printf("inside kernelinit!\r\n");
 8000744:	4808      	ldr	r0, [pc, #32]	@ (8000768 <osKernelInit+0x28>)
 8000746:	f002 f8a1 	bl	800288c <puts>
  //initialize variables
  MSP_INIT_VAL = *(U32**)0x0;
 800074a:	2300      	movs	r3, #0
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a07      	ldr	r2, [pc, #28]	@ (800076c <osKernelInit+0x2c>)
 8000750:	6013      	str	r3, [r2, #0]
  current_task = NULL;
 8000752:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <osKernelInit+0x30>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]

  initialized = 1;
 8000758:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <osKernelInit+0x34>)
 800075a:	2201      	movs	r2, #1
 800075c:	601a      	str	r2, [r3, #0]
  osKernelStart();
 800075e:	f7ff ffcd 	bl	80006fc <osKernelStart>
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	080035a8 	.word	0x080035a8
 800076c:	20000088 	.word	0x20000088
 8000770:	2000008c 	.word	0x2000008c
 8000774:	20000090 	.word	0x20000090

08000778 <osTaskInfo>:

int osTaskInfo(task_t TID, TCB* task_copy){
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  if (TID < 0 || TID >= MAX_TASKS) { //check if the TID is valid
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b0f      	cmp	r3, #15
 8000786:	d902      	bls.n	800078e <osTaskInfo+0x16>
        return RTX_ERR;
 8000788:	f04f 33ff 	mov.w	r3, #4294967295
 800078c:	e001      	b.n	8000792 <osTaskInfo+0x1a>
		        task_copy = &task_queue[i];		//address of the task copy pointer now points to the found TCB
		        return RTX_OK;
		      }
	  }
  }
  return RTX_ERR;
 800078e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000792:	4618      	mov	r0, r3
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <osCreateTask>:
  }
  else return RTX_ERR; 
}


int osCreateTask(TCB* task){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
if (task != NULL && task_counter < MAX_TASKS && task->stack_size < STACK_SIZE){
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d042      	beq.n	8000834 <osCreateTask+0x94>
 80007ae:	4b24      	ldr	r3, [pc, #144]	@ (8000840 <osCreateTask+0xa0>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b0f      	cmp	r3, #15
 80007b4:	dc3e      	bgt.n	8000834 <osCreateTask+0x94>
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	89db      	ldrh	r3, [r3, #14]
 80007ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007be:	d239      	bcs.n	8000834 <osCreateTask+0x94>
 assign_TID(task);
 80007c0:	6878      	ldr	r0, [r7, #4]
 80007c2:	f7ff ff0b 	bl	80005dc <assign_TID>
 *task->stack_high = stack_starting_address(task->tid);
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	689b      	ldr	r3, [r3, #8]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff fee8 	bl	80005a0 <stack_starting_address>
 80007d0:	4602      	mov	r2, r0
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	601a      	str	r2, [r3, #0]
 *(--task->stack_high) = 1<<24; //This is xPSR, setting the chip to Thumb mode
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	1f1a      	subs	r2, r3, #4
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80007ea:	601a      	str	r2, [r3, #0]
 *(--task->stack_high) = (uint32_t)(task->ptask); //the function name
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6819      	ldr	r1, [r3, #0]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	1f1a      	subs	r2, r3, #4
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	460a      	mov	r2, r1
 8000800:	601a      	str	r2, [r3, #0]
 for (int i = 0; i < 14; i++) *(--task->stack_high) = 0xA; //An arbitrary number, repeat this 14 times in total
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	e00b      	b.n	8000820 <osCreateTask+0x80>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	1f1a      	subs	r2, r3, #4
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	220a      	movs	r2, #10
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	3301      	adds	r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	2b0d      	cmp	r3, #13
 8000824:	ddf0      	ble.n	8000808 <osCreateTask+0x68>
 task_counter++;
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <osCreateTask+0xa0>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	3301      	adds	r3, #1
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <osCreateTask+0xa0>)
 800082e:	6013      	str	r3, [r2, #0]
 return RTX_OK;
 8000830:	2300      	movs	r3, #0
 8000832:	e001      	b.n	8000838 <osCreateTask+0x98>
}
else return RTX_ERR;
 8000834:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000838:	4618      	mov	r0, r3
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000094 	.word	0x20000094

08000844 <f_test_task>:
#include <stdio.h>

#define EXPECTED_MAX_TASKS 16
#define TEST_STACK_SIZE 0x400

void f_test_task(void*) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
   printf("PASS: kernel kept its own copy of TCB\r\n");
 800084c:	4802      	ldr	r0, [pc, #8]	@ (8000858 <f_test_task+0x14>)
 800084e:	f002 f81d 	bl	800288c <puts>
   while (1); //does not yield
 8000852:	bf00      	nop
 8000854:	e7fd      	b.n	8000852 <f_test_task+0xe>
 8000856:	bf00      	nop
 8000858:	080035d4 	.word	0x080035d4

0800085c <f_print_fail>:
}

void f_print_fail(void*) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
   printf("FAIL: first task was clobbered\r\n");
 8000864:	4802      	ldr	r0, [pc, #8]	@ (8000870 <f_print_fail+0x14>)
 8000866:	f002 f811 	bl	800288c <puts>
   while (1);
 800086a:	bf00      	nop
 800086c:	e7fd      	b.n	800086a <f_print_fail+0xe>
 800086e:	bf00      	nop
 8000870:	080035fc 	.word	0x080035fc

08000874 <main>:
}

int main(void) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b094      	sub	sp, #80	@ 0x50
 8000878:	af00      	add	r7, sp, #0
  /* MCU Configuration: Don't change this or the whole chip won't work!*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087a:	f000 fb8d 	bl	8000f98 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 800087e:	f000 fa57 	bl	8000d30 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000882:	f000 faeb 	bl	8000e5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000886:	f000 fabf 	bl	8000e08 <MX_USART2_UART_Init>
  /* MCU Configuration is now complete. Start writing your code below this line */

  osKernelInit();
 800088a:	f7ff ff59 	bl	8000740 <osKernelInit>

  TCB mytask = (TCB){
 800088e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
 800089e:	4b42      	ldr	r3, [pc, #264]	@ (80009a8 <main+0x134>)
 80008a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80008a2:	23ff      	movs	r3, #255	@ 0xff
 80008a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80008a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008aa:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    .stack_size = TEST_STACK_SIZE, //expect this to go into kernel's copy
    .tid = 0xff, //kernel to assign a TID between 1-15
    .stack_high = 0, //expect kernel's copy to get an allocated stack address
  };

  if (osCreateTask(&mytask) != RTX_OK) { //if successful this should have updated the user's copy with the TID assigned
 80008ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ff74 	bl	80007a0 <osCreateTask>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d004      	beq.n	80008c8 <main+0x54>
    printf("FAIL: osCreateTask failed\r\n");
 80008be:	483b      	ldr	r0, [pc, #236]	@ (80009ac <main+0x138>)
 80008c0:	f001 ffe4 	bl	800288c <puts>
    return 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	e06b      	b.n	80009a0 <main+0x12c>
  }

  TCB task_readback = (TCB){  //create a fresh object to ensure osTaskInfo did something
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
 80008d8:	23ff      	movs	r3, #255	@ 0xff
 80008da:	61fb      	str	r3, [r7, #28]
     .stack_size = 0,
     .tid = 0xff,
     .stack_high = 0
  };

  if (mytask.tid >= EXPECTED_MAX_TASKS){ //expect between 1-15
 80008dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008de:	2b0f      	cmp	r3, #15
 80008e0:	d904      	bls.n	80008ec <main+0x78>
    printf("FAIL: osCreateTask did not update the input TCB with a valid TID \r\n\r\n");
 80008e2:	4833      	ldr	r0, [pc, #204]	@ (80009b0 <main+0x13c>)
 80008e4:	f001 ffd2 	bl	800288c <puts>
    return 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	e059      	b.n	80009a0 <main+0x12c>
  } else {
    printf("PASS: osCreateTask updated the input TCB with a valid TID %u\r\n\r\n", mytask.tid);
 80008ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008ee:	4619      	mov	r1, r3
 80008f0:	4830      	ldr	r0, [pc, #192]	@ (80009b4 <main+0x140>)
 80008f2:	f001 ff63 	bl	80027bc <iprintf>
  	if (osTaskInfo(mytask.tid, &task_readback) != RTX_OK) {
 80008f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008f8:	f107 0214 	add.w	r2, r7, #20
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ff3a 	bl	8000778 <osTaskInfo>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d004      	beq.n	8000914 <main+0xa0>
            printf("FAIL: osTaskInfo failed\r\n");
 800090a:	482b      	ldr	r0, [pc, #172]	@ (80009b8 <main+0x144>)
 800090c:	f001 ffbe 	bl	800288c <puts>
            return 0;
 8000910:	2300      	movs	r3, #0
 8000912:	e045      	b.n	80009a0 <main+0x12c>
	}
  }

  printf("Values retrieved by osTaskInfo:\r\n");
 8000914:	4829      	ldr	r0, [pc, #164]	@ (80009bc <main+0x148>)
 8000916:	f001 ffb9 	bl	800288c <puts>
  printf("ptask=%p\r\n", task_readback.ptask);
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	4619      	mov	r1, r3
 800091e:	4828      	ldr	r0, [pc, #160]	@ (80009c0 <main+0x14c>)
 8000920:	f001 ff4c 	bl	80027bc <iprintf>
  printf("stack_high=0x%x\r\n", task_readback.stack_high);
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	4619      	mov	r1, r3
 8000928:	4826      	ldr	r0, [pc, #152]	@ (80009c4 <main+0x150>)
 800092a:	f001 ff47 	bl	80027bc <iprintf>
  printf("tid=%u\r\n", task_readback.tid);
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	4619      	mov	r1, r3
 8000932:	4825      	ldr	r0, [pc, #148]	@ (80009c8 <main+0x154>)
 8000934:	f001 ff42 	bl	80027bc <iprintf>
  printf("state=0x%x\r\n", task_readback.state);
 8000938:	f897 3020 	ldrb.w	r3, [r7, #32]
 800093c:	4619      	mov	r1, r3
 800093e:	4823      	ldr	r0, [pc, #140]	@ (80009cc <main+0x158>)
 8000940:	f001 ff3c 	bl	80027bc <iprintf>
  printf("stack_size=0x%x\r\n", task_readback.stack_size);
 8000944:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000946:	4619      	mov	r1, r3
 8000948:	4821      	ldr	r0, [pc, #132]	@ (80009d0 <main+0x15c>)
 800094a:	f001 ff37 	bl	80027bc <iprintf>

  // check population of TCB
  if (task_readback.tid == mytask.tid && task_readback.stack_high != 0 && task_readback.ptask == &f_test_task && task_readback.stack_size == TEST_STACK_SIZE)
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000952:	429a      	cmp	r2, r3
 8000954:	d10e      	bne.n	8000974 <main+0x100>
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d00b      	beq.n	8000974 <main+0x100>
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	4a12      	ldr	r2, [pc, #72]	@ (80009a8 <main+0x134>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d107      	bne.n	8000974 <main+0x100>
 8000964:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800096a:	d103      	bne.n	8000974 <main+0x100>
    printf("PASS: TCB populated correctly\r\n\r\n");
 800096c:	4819      	ldr	r0, [pc, #100]	@ (80009d4 <main+0x160>)
 800096e:	f001 ff8d 	bl	800288c <puts>
 8000972:	e002      	b.n	800097a <main+0x106>
  else
    printf("FAIL: TCB not populated correctly\r\n\r\n");
 8000974:	4818      	ldr	r0, [pc, #96]	@ (80009d8 <main+0x164>)
 8000976:	f001 ff89 	bl	800288c <puts>


  //create another task, everything the same except task function.
  //This function should never start if the first task is working (because it doesn't yield)
  mytask.ptask = &f_print_fail;
 800097a:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <main+0x168>)
 800097c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (osCreateTask(&mytask) != RTX_OK) {
 800097e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff ff0c 	bl	80007a0 <osCreateTask>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d004      	beq.n	8000998 <main+0x124>
    printf("FAIL: osCreateTask failed\r\n");
 800098e:	4807      	ldr	r0, [pc, #28]	@ (80009ac <main+0x138>)
 8000990:	f001 ff7c 	bl	800288c <puts>
    return 0;
 8000994:	2300      	movs	r3, #0
 8000996:	e003      	b.n	80009a0 <main+0x12c>
  }

  osKernelStart();
 8000998:	f7ff feb0 	bl	80006fc <osKernelStart>

  while (1);
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <main+0x128>
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3750      	adds	r7, #80	@ 0x50
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	08000845 	.word	0x08000845
 80009ac:	0800361c 	.word	0x0800361c
 80009b0:	08003638 	.word	0x08003638
 80009b4:	08003680 	.word	0x08003680
 80009b8:	080036c4 	.word	0x080036c4
 80009bc:	080036e0 	.word	0x080036e0
 80009c0:	08003704 	.word	0x08003704
 80009c4:	08003710 	.word	0x08003710
 80009c8:	08003724 	.word	0x08003724
 80009cc:	08003730 	.word	0x08003730
 80009d0:	08003740 	.word	0x08003740
 80009d4:	08003754 	.word	0x08003754
 80009d8:	08003778 	.word	0x08003778
 80009dc:	0800085d 	.word	0x0800085d

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	4b10      	ldr	r3, [pc, #64]	@ (8000a2c <HAL_MspInit+0x4c>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ee:	4a0f      	ldr	r2, [pc, #60]	@ (8000a2c <HAL_MspInit+0x4c>)
 80009f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009f6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <HAL_MspInit+0x4c>)
 80009f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <HAL_MspInit+0x4c>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0a:	4a08      	ldr	r2, [pc, #32]	@ (8000a2c <HAL_MspInit+0x4c>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <HAL_MspInit+0x4c>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a1e:	2007      	movs	r0, #7
 8000a20:	f000 fbde 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40023800 	.word	0x40023800

08000a30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a19      	ldr	r2, [pc, #100]	@ (8000ab4 <HAL_UART_MspInit+0x84>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d12b      	bne.n	8000aaa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	4b18      	ldr	r3, [pc, #96]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	4a17      	ldr	r2, [pc, #92]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a10      	ldr	r2, [pc, #64]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <HAL_UART_MspInit+0x88>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a8a:	230c      	movs	r3, #12
 8000a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a9a:	2307      	movs	r3, #7
 8000a9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4805      	ldr	r0, [pc, #20]	@ (8000abc <HAL_UART_MspInit+0x8c>)
 8000aa6:	f000 fbcf 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aaa:	bf00      	nop
 8000aac:	3728      	adds	r7, #40	@ 0x28
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40004400 	.word	0x40004400
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	40020000 	.word	0x40020000

08000ac0 <NMI_Handler>:
/******************************************************************************/
/**
    * @brief This function handles Non maskable interrupt.
    */
void NMI_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <NMI_Handler+0x4>

08000ac8 <HardFault_Handler>:

/**
    * @brief This function handles Hard fault interrupt.
    */
void HardFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <HardFault_Handler+0x4>

08000ad0 <MemManage_Handler>:

/**
    * @brief This function handles Memory management fault.
    */
void MemManage_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <MemManage_Handler+0x4>

08000ad8 <BusFault_Handler>:

/**
    * @brief This function handles Pre-fetch fault, memory access fault.
    */
void BusFault_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <BusFault_Handler+0x4>

08000ae0 <UsageFault_Handler>:

/**
    * @brief This function handles Undefined instruction or illegal state.
    */
void UsageFault_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <UsageFault_Handler+0x4>

08000ae8 <SVC_Handler>:

/**
    * @brief This function handles System service call via SWI instruction.
    */
void SVC_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
    __asm(
 8000aec:	f01e 0f04 	tst.w	lr, #4
 8000af0:	bf0c      	ite	eq
 8000af2:	f3ef 8008 	mrseq	r0, MSP
 8000af6:	f3ef 8009 	mrsne	r0, PSP
 8000afa:	f000 b805 	b.w	8000b08 <SVC_Handler_Main>
        "ITE EQ\n"
        "MRSEQ r0, MSP\n"
        "MRSNE r0, PSP\n"
        "B SVC_Handler_Main\n"
    ) ;
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <SVC_Handler_Main>:

void SVC_Handler_Main( unsigned int *svc_args )
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b087      	sub	sp, #28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
    /*
    * Stack contains:
    * r0, r1, r2, r3, r12, r14, the return address and xPSR
    * First argument (r0) is svc_args[0]
    */
    svc_number = ( ( char * )svc_args[ 6 ] )[ -2 ] ;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3318      	adds	r3, #24
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	3b02      	subs	r3, #2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	617b      	str	r3, [r7, #20]
    switch( svc_number )
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d01e      	beq.n	8000b60 <SVC_Handler_Main+0x58>
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d825      	bhi.n	8000b74 <SVC_Handler_Main+0x6c>
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d003      	beq.n	8000b36 <SVC_Handler_Main+0x2e>
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d00c      	beq.n	8000b4e <SVC_Handler_Main+0x46>
                "BX LR\n"
            );
        break;
        default:        /* unknown SVC */
        // add different svc cases for the different things we need to handle
            break;
 8000b34:	e01e      	b.n	8000b74 <SVC_Handler_Main+0x6c>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000b36:	f3ef 8314 	mrs	r3, CONTROL
 8000b3a:	60fb      	str	r3, [r7, #12]
  return(result);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
            __set_CONTROL( __get_CONTROL( ) & ~CONTROL_nPRIV_Msk ) ;    // this shouldnt give us problems according to the ta, follow up if issues happen
 8000b3e:	f023 0301 	bic.w	r3, r3, #1
 8000b42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	f383 8814 	msr	CONTROL, r3
}
 8000b4a:	bf00      	nop
            break;
 8000b4c:	e013      	b.n	8000b76 <SVC_Handler_Main+0x6e>
            SCB->ICSR |= 1<<28; //control register bit for a PendSV interrupt
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <SVC_Handler_Main+0x7c>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	4a0c      	ldr	r2, [pc, #48]	@ (8000b84 <SVC_Handler_Main+0x7c>)
 8000b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b58:	6053      	str	r3, [r2, #4]
            __asm("isb");
 8000b5a:	f3bf 8f6f 	isb	sy
            break;
 8000b5e:	e00a      	b.n	8000b76 <SVC_Handler_Main+0x6e>
            __asm(
 8000b60:	f3ef 8009 	mrs	r0, PSP
 8000b64:	e8b0 0810 	ldmia.w	r0!, {r4, fp}
 8000b68:	f380 8809 	msr	PSP, r0
 8000b6c:	f06f 0e02 	mvn.w	lr, #2
 8000b70:	4770      	bx	lr
        break;
 8000b72:	e000      	b.n	8000b76 <SVC_Handler_Main+0x6e>
            break;
 8000b74:	bf00      	nop
    }
    __asm("BX LR\n");
 8000b76:	4770      	bx	lr
}
 8000b78:	bf00      	nop
 8000b7a:	371c      	adds	r7, #28
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <DebugMon_Handler>:

/**
    * @brief This function handles Debug monitor.
    */
void DebugMon_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <SysTick_Handler>:

/**
    * @brief This function handles System tick timer.
    */
void SysTick_Handler(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 8000b9a:	f000 fa4f 	bl	800103c <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b086      	sub	sp, #24
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	60f8      	str	r0, [r7, #12]
 8000baa:	60b9      	str	r1, [r7, #8]
 8000bac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	e00a      	b.n	8000bca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bb4:	f3af 8000 	nop.w
 8000bb8:	4601      	mov	r1, r0
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	1c5a      	adds	r2, r3, #1
 8000bbe:	60ba      	str	r2, [r7, #8]
 8000bc0:	b2ca      	uxtb	r2, r1
 8000bc2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	617b      	str	r3, [r7, #20]
 8000bca:	697a      	ldr	r2, [r7, #20]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	dbf0      	blt.n	8000bb4 <_read+0x12>
  }

  return len;
 8000bd2:	687b      	ldr	r3, [r7, #4]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3718      	adds	r7, #24
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	e009      	b.n	8000c02 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	1c5a      	adds	r2, r3, #1
 8000bf2:	60ba      	str	r2, [r7, #8]
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 f888 	bl	8000d0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	dbf1      	blt.n	8000bee <_write+0x12>
  }
  return len;
 8000c0a:	687b      	ldr	r3, [r7, #4]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3718      	adds	r7, #24
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <_close>:

int _close(int file)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c3c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c3e:	2300      	movs	r3, #0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <_isatty>:

int _isatty(int file)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c54:	2301      	movs	r3, #1
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b085      	sub	sp, #20
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c84:	4a14      	ldr	r2, [pc, #80]	@ (8000cd8 <_sbrk+0x5c>)
 8000c86:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <_sbrk+0x60>)
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d102      	bne.n	8000c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c98:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <_sbrk+0x64>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ce4 <_sbrk+0x68>)
 8000c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d207      	bcs.n	8000cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cac:	f001 ff1c 	bl	8002ae8 <__errno>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	e009      	b.n	8000cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <_sbrk+0x64>)
 8000ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cce:	68fb      	ldr	r3, [r7, #12]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20018000 	.word	0x20018000
 8000cdc:	00004000 	.word	0x00004000
 8000ce0:	20000218 	.word	0x20000218
 8000ce4:	200003b0 	.word	0x200003b0

08000ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <SystemInit+0x20>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cf2:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <SystemInit+0x20>)
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <__io_putchar>:
//Needed for printf
UART_HandleTypeDef huart2;


int __io_putchar(int ch)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,&ch,1,HAL_MAX_DELAY);
 8000d14:	1d39      	adds	r1, r7, #4
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <__io_putchar+0x20>)
 8000d1e:	f001 f916 	bl	8001f4e <HAL_UART_Transmit>
	return ch;
 8000d22:	687b      	ldr	r3, [r7, #4]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	2000021c 	.word	0x2000021c

08000d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b094      	sub	sp, #80	@ 0x50
 8000d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d36:	f107 0320 	add.w	r3, r7, #32
 8000d3a:	2230      	movs	r2, #48	@ 0x30
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fe84 	bl	8002a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	4b29      	ldr	r3, [pc, #164]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	4a28      	ldr	r2, [pc, #160]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d64:	4b26      	ldr	r3, [pc, #152]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	4b23      	ldr	r3, [pc, #140]	@ (8000e04 <SystemClock_Config+0xd4>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d7c:	4a21      	ldr	r2, [pc, #132]	@ (8000e04 <SystemClock_Config+0xd4>)
 8000d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d82:	6013      	str	r3, [r2, #0]
 8000d84:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <SystemClock_Config+0xd4>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d8c:	607b      	str	r3, [r7, #4]
 8000d8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d90:	2302      	movs	r3, #2
 8000d92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d94:	2301      	movs	r3, #1
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d98:	2310      	movs	r3, #16
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000da0:	2300      	movs	r3, #0
 8000da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000da4:	2310      	movs	r3, #16
 8000da6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000da8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000dac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000dae:	2304      	movs	r3, #4
 8000db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000db2:	2307      	movs	r3, #7
 8000db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db6:	f107 0320 	add.w	r3, r7, #32
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fbe2 	bl	8001584 <HAL_RCC_OscConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dc6:	f000 f8b7 	bl	8000f38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dca:	230f      	movs	r3, #15
 8000dcc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	2102      	movs	r1, #2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fe44 	bl	8001a74 <HAL_RCC_ClockConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000df2:	f000 f8a1 	bl	8000f38 <Error_Handler>
  }
}
 8000df6:	bf00      	nop
 8000df8:	3750      	adds	r7, #80	@ 0x50
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40007000 	.word	0x40007000

08000e08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <MX_USART2_UART_Init+0x50>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_USART2_UART_Init+0x4c>)
 8000e40:	f001 f838 	bl	8001eb4 <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e4a:	f000 f875 	bl	8000f38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	2000021c 	.word	0x2000021c
 8000e58:	40004400 	.word	0x40004400

08000e5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
 8000e70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	4a2c      	ldr	r2, [pc, #176]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e82:	4b2a      	ldr	r3, [pc, #168]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	4b26      	ldr	r3, [pc, #152]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a25      	ldr	r2, [pc, #148]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b23      	ldr	r3, [pc, #140]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a17      	ldr	r2, [pc, #92]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <MX_GPIO_Init+0xd0>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2120      	movs	r1, #32
 8000ee6:	4812      	ldr	r0, [pc, #72]	@ (8000f30 <MX_GPIO_Init+0xd4>)
 8000ee8:	f000 fb32 	bl	8001550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000eec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ef0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ef2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	4619      	mov	r1, r3
 8000f02:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <MX_GPIO_Init+0xd8>)
 8000f04:	f000 f9a0 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f08:	2320      	movs	r3, #32
 8000f0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <MX_GPIO_Init+0xd4>)
 8000f20:	f000 f992 	bl	8001248 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f24:	bf00      	nop
 8000f26:	3728      	adds	r7, #40	@ 0x28
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40020000 	.word	0x40020000
 8000f34:	40020800 	.word	0x40020800

08000f38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f3c:	b672      	cpsid	i
}
 8000f3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <Error_Handler+0x8>

08000f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f48:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f4a:	490e      	ldr	r1, [pc, #56]	@ (8000f84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f50:	e002      	b.n	8000f58 <LoopCopyDataInit>

08000f52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f56:	3304      	adds	r3, #4

08000f58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f5c:	d3f9      	bcc.n	8000f52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f60:	4c0b      	ldr	r4, [pc, #44]	@ (8000f90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f64:	e001      	b.n	8000f6a <LoopFillZerobss>

08000f66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f68:	3204      	adds	r2, #4

08000f6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f6c:	d3fb      	bcc.n	8000f66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f6e:	f7ff febb 	bl	8000ce8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f72:	f001 fdbf 	bl	8002af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f76:	f7ff fc7d 	bl	8000874 <main>
  bx  lr    
 8000f7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f84:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f88:	080037fc 	.word	0x080037fc
  ldr r2, =_sbss
 8000f8c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f90:	200003b0 	.word	0x200003b0

08000f94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f94:	e7fe      	b.n	8000f94 <ADC_IRQHandler>
	...

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd8 <HAL_Init+0x40>)
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd8 <HAL_Init+0x40>)
 8000fae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	@ (8000fd8 <HAL_Init+0x40>)
 8000fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 f90d 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f7ff fd08 	bl	80009e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f917 	bl	800122e <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f8ed 	bl	80011f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000004 	.word	0x20000004
 8001034:	2000000c 	.word	0x2000000c
 8001038:	20000008 	.word	0x20000008

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000000c 	.word	0x2000000c
 8001060:	20000260 	.word	0x20000260

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000260 	.word	0x20000260

0800107c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001098:	4013      	ands	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ae:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	60d3      	str	r3, [r2, #12]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <__NVIC_GetPriorityGrouping+0x18>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	f003 0307 	and.w	r3, r3, #7
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	@ 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011ac:	d301      	bcc.n	80011b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00f      	b.n	80011d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <SysTick_Config+0x40>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ba:	210f      	movs	r1, #15
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	f7ff ff8e 	bl	80010e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <SysTick_Config+0x40>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <SysTick_Config+0x40>)
 80011cc:	2207      	movs	r2, #7
 80011ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff47 	bl	800107c <__NVIC_SetPriorityGrouping>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001208:	f7ff ff5c 	bl	80010c4 <__NVIC_GetPriorityGrouping>
 800120c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6978      	ldr	r0, [r7, #20]
 8001214:	f7ff ff8e 	bl	8001134 <NVIC_EncodePriority>
 8001218:	4602      	mov	r2, r0
 800121a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff5d 	bl	80010e0 <__NVIC_SetPriority>
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ffb0 	bl	800119c <SysTick_Config>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001248:	b480      	push	{r7}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
 8001262:	e159      	b.n	8001518 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001264:	2201      	movs	r2, #1
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	4013      	ands	r3, r2
 8001276:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	429a      	cmp	r2, r3
 800127e:	f040 8148 	bne.w	8001512 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f003 0303 	and.w	r3, r3, #3
 800128a:	2b01      	cmp	r3, #1
 800128c:	d005      	beq.n	800129a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001296:	2b02      	cmp	r3, #2
 8001298:	d130      	bne.n	80012fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	2203      	movs	r2, #3
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	43db      	mvns	r3, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4013      	ands	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	68da      	ldr	r2, [r3, #12]
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012d0:	2201      	movs	r2, #1
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	091b      	lsrs	r3, r3, #4
 80012e6:	f003 0201 	and.w	r2, r3, #1
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	2b03      	cmp	r3, #3
 8001306:	d017      	beq.n	8001338 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	2203      	movs	r2, #3
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4013      	ands	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b02      	cmp	r3, #2
 8001342:	d123      	bne.n	800138c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	08da      	lsrs	r2, r3, #3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3208      	adds	r2, #8
 800134c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	f003 0307 	and.w	r3, r3, #7
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	220f      	movs	r2, #15
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4013      	ands	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	691a      	ldr	r2, [r3, #16]
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4313      	orrs	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	08da      	lsrs	r2, r3, #3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3208      	adds	r2, #8
 8001386:	69b9      	ldr	r1, [r7, #24]
 8001388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	2203      	movs	r2, #3
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 0203 	and.w	r2, r3, #3
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f000 80a2 	beq.w	8001512 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <HAL_GPIO_Init+0x2e8>)
 80013d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d6:	4a56      	ldr	r2, [pc, #344]	@ (8001530 <HAL_GPIO_Init+0x2e8>)
 80013d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013de:	4b54      	ldr	r3, [pc, #336]	@ (8001530 <HAL_GPIO_Init+0x2e8>)
 80013e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ea:	4a52      	ldr	r2, [pc, #328]	@ (8001534 <HAL_GPIO_Init+0x2ec>)
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	089b      	lsrs	r3, r3, #2
 80013f0:	3302      	adds	r3, #2
 80013f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	220f      	movs	r2, #15
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43db      	mvns	r3, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4013      	ands	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a49      	ldr	r2, [pc, #292]	@ (8001538 <HAL_GPIO_Init+0x2f0>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d019      	beq.n	800144a <HAL_GPIO_Init+0x202>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a48      	ldr	r2, [pc, #288]	@ (800153c <HAL_GPIO_Init+0x2f4>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d013      	beq.n	8001446 <HAL_GPIO_Init+0x1fe>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a47      	ldr	r2, [pc, #284]	@ (8001540 <HAL_GPIO_Init+0x2f8>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d00d      	beq.n	8001442 <HAL_GPIO_Init+0x1fa>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a46      	ldr	r2, [pc, #280]	@ (8001544 <HAL_GPIO_Init+0x2fc>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d007      	beq.n	800143e <HAL_GPIO_Init+0x1f6>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a45      	ldr	r2, [pc, #276]	@ (8001548 <HAL_GPIO_Init+0x300>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d101      	bne.n	800143a <HAL_GPIO_Init+0x1f2>
 8001436:	2304      	movs	r3, #4
 8001438:	e008      	b.n	800144c <HAL_GPIO_Init+0x204>
 800143a:	2307      	movs	r3, #7
 800143c:	e006      	b.n	800144c <HAL_GPIO_Init+0x204>
 800143e:	2303      	movs	r3, #3
 8001440:	e004      	b.n	800144c <HAL_GPIO_Init+0x204>
 8001442:	2302      	movs	r3, #2
 8001444:	e002      	b.n	800144c <HAL_GPIO_Init+0x204>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <HAL_GPIO_Init+0x204>
 800144a:	2300      	movs	r3, #0
 800144c:	69fa      	ldr	r2, [r7, #28]
 800144e:	f002 0203 	and.w	r2, r2, #3
 8001452:	0092      	lsls	r2, r2, #2
 8001454:	4093      	lsls	r3, r2
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800145c:	4935      	ldr	r1, [pc, #212]	@ (8001534 <HAL_GPIO_Init+0x2ec>)
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3302      	adds	r3, #2
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800146a:	4b38      	ldr	r3, [pc, #224]	@ (800154c <HAL_GPIO_Init+0x304>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	43db      	mvns	r3, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4013      	ands	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4313      	orrs	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800148e:	4a2f      	ldr	r2, [pc, #188]	@ (800154c <HAL_GPIO_Init+0x304>)
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001494:	4b2d      	ldr	r3, [pc, #180]	@ (800154c <HAL_GPIO_Init+0x304>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	43db      	mvns	r3, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014b8:	4a24      	ldr	r2, [pc, #144]	@ (800154c <HAL_GPIO_Init+0x304>)
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014be:	4b23      	ldr	r3, [pc, #140]	@ (800154c <HAL_GPIO_Init+0x304>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	43db      	mvns	r3, r3
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	4013      	ands	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	4313      	orrs	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014e2:	4a1a      	ldr	r2, [pc, #104]	@ (800154c <HAL_GPIO_Init+0x304>)
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014e8:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_GPIO_Init+0x304>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800150c:	4a0f      	ldr	r2, [pc, #60]	@ (800154c <HAL_GPIO_Init+0x304>)
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3301      	adds	r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	2b0f      	cmp	r3, #15
 800151c:	f67f aea2 	bls.w	8001264 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001520:	bf00      	nop
 8001522:	bf00      	nop
 8001524:	3724      	adds	r7, #36	@ 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800
 8001534:	40013800 	.word	0x40013800
 8001538:	40020000 	.word	0x40020000
 800153c:	40020400 	.word	0x40020400
 8001540:	40020800 	.word	0x40020800
 8001544:	40020c00 	.word	0x40020c00
 8001548:	40021000 	.word	0x40021000
 800154c:	40013c00 	.word	0x40013c00

08001550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	807b      	strh	r3, [r7, #2]
 800155c:	4613      	mov	r3, r2
 800155e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001560:	787b      	ldrb	r3, [r7, #1]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001566:	887a      	ldrh	r2, [r7, #2]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800156c:	e003      	b.n	8001576 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800156e:	887b      	ldrh	r3, [r7, #2]
 8001570:	041a      	lsls	r2, r3, #16
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	619a      	str	r2, [r3, #24]
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e267      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d075      	beq.n	800168e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015a2:	4b88      	ldr	r3, [pc, #544]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d00c      	beq.n	80015c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ae:	4b85      	ldr	r3, [pc, #532]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d112      	bne.n	80015e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ba:	4b82      	ldr	r3, [pc, #520]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015c6:	d10b      	bne.n	80015e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c8:	4b7e      	ldr	r3, [pc, #504]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d05b      	beq.n	800168c <HAL_RCC_OscConfig+0x108>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d157      	bne.n	800168c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e242      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015e8:	d106      	bne.n	80015f8 <HAL_RCC_OscConfig+0x74>
 80015ea:	4b76      	ldr	r3, [pc, #472]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a75      	ldr	r2, [pc, #468]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e01d      	b.n	8001634 <HAL_RCC_OscConfig+0xb0>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001600:	d10c      	bne.n	800161c <HAL_RCC_OscConfig+0x98>
 8001602:	4b70      	ldr	r3, [pc, #448]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a6f      	ldr	r2, [pc, #444]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	4b6d      	ldr	r3, [pc, #436]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a6c      	ldr	r2, [pc, #432]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	e00b      	b.n	8001634 <HAL_RCC_OscConfig+0xb0>
 800161c:	4b69      	ldr	r3, [pc, #420]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a68      	ldr	r2, [pc, #416]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	4b66      	ldr	r3, [pc, #408]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a65      	ldr	r2, [pc, #404]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 800162e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001632:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d013      	beq.n	8001664 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163c:	f7ff fd12 	bl	8001064 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001644:	f7ff fd0e 	bl	8001064 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b64      	cmp	r3, #100	@ 0x64
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e207      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001656:	4b5b      	ldr	r3, [pc, #364]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f0      	beq.n	8001644 <HAL_RCC_OscConfig+0xc0>
 8001662:	e014      	b.n	800168e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff fcfe 	bl	8001064 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800166c:	f7ff fcfa 	bl	8001064 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	@ 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e1f3      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167e:	4b51      	ldr	r3, [pc, #324]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1f0      	bne.n	800166c <HAL_RCC_OscConfig+0xe8>
 800168a:	e000      	b.n	800168e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800168c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d063      	beq.n	8001762 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800169a:	4b4a      	ldr	r3, [pc, #296]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f003 030c 	and.w	r3, r3, #12
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d00b      	beq.n	80016be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016a6:	4b47      	ldr	r3, [pc, #284]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016ae:	2b08      	cmp	r3, #8
 80016b0:	d11c      	bne.n	80016ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016b2:	4b44      	ldr	r3, [pc, #272]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d116      	bne.n	80016ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016be:	4b41      	ldr	r3, [pc, #260]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d005      	beq.n	80016d6 <HAL_RCC_OscConfig+0x152>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d001      	beq.n	80016d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e1c7      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d6:	4b3b      	ldr	r3, [pc, #236]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	4937      	ldr	r1, [pc, #220]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ea:	e03a      	b.n	8001762 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d020      	beq.n	8001736 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016f4:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <HAL_RCC_OscConfig+0x244>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fa:	f7ff fcb3 	bl	8001064 <HAL_GetTick>
 80016fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001702:	f7ff fcaf 	bl	8001064 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e1a8      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001714:	4b2b      	ldr	r3, [pc, #172]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0f0      	beq.n	8001702 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001720:	4b28      	ldr	r3, [pc, #160]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	691b      	ldr	r3, [r3, #16]
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	4925      	ldr	r1, [pc, #148]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001730:	4313      	orrs	r3, r2
 8001732:	600b      	str	r3, [r1, #0]
 8001734:	e015      	b.n	8001762 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001736:	4b24      	ldr	r3, [pc, #144]	@ (80017c8 <HAL_RCC_OscConfig+0x244>)
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff fc92 	bl	8001064 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001744:	f7ff fc8e 	bl	8001064 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e187      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001756:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0308 	and.w	r3, r3, #8
 800176a:	2b00      	cmp	r3, #0
 800176c:	d036      	beq.n	80017dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d016      	beq.n	80017a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <HAL_RCC_OscConfig+0x248>)
 8001778:	2201      	movs	r2, #1
 800177a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800177c:	f7ff fc72 	bl	8001064 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001784:	f7ff fc6e 	bl	8001064 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e167      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_RCC_OscConfig+0x240>)
 8001798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0f0      	beq.n	8001784 <HAL_RCC_OscConfig+0x200>
 80017a2:	e01b      	b.n	80017dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017a4:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_RCC_OscConfig+0x248>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017aa:	f7ff fc5b 	bl	8001064 <HAL_GetTick>
 80017ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b0:	e00e      	b.n	80017d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017b2:	f7ff fc57 	bl	8001064 <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d907      	bls.n	80017d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e150      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
 80017c4:	40023800 	.word	0x40023800
 80017c8:	42470000 	.word	0x42470000
 80017cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d0:	4b88      	ldr	r3, [pc, #544]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80017d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1ea      	bne.n	80017b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 8097 	beq.w	8001918 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ee:	4b81      	ldr	r3, [pc, #516]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10f      	bne.n	800181a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60bb      	str	r3, [r7, #8]
 80017fe:	4b7d      	ldr	r3, [pc, #500]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	4a7c      	ldr	r2, [pc, #496]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001808:	6413      	str	r3, [r2, #64]	@ 0x40
 800180a:	4b7a      	ldr	r3, [pc, #488]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001816:	2301      	movs	r3, #1
 8001818:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181a:	4b77      	ldr	r3, [pc, #476]	@ (80019f8 <HAL_RCC_OscConfig+0x474>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001822:	2b00      	cmp	r3, #0
 8001824:	d118      	bne.n	8001858 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001826:	4b74      	ldr	r3, [pc, #464]	@ (80019f8 <HAL_RCC_OscConfig+0x474>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a73      	ldr	r2, [pc, #460]	@ (80019f8 <HAL_RCC_OscConfig+0x474>)
 800182c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001830:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001832:	f7ff fc17 	bl	8001064 <HAL_GetTick>
 8001836:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001838:	e008      	b.n	800184c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800183a:	f7ff fc13 	bl	8001064 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e10c      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800184c:	4b6a      	ldr	r3, [pc, #424]	@ (80019f8 <HAL_RCC_OscConfig+0x474>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0f0      	beq.n	800183a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d106      	bne.n	800186e <HAL_RCC_OscConfig+0x2ea>
 8001860:	4b64      	ldr	r3, [pc, #400]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001864:	4a63      	ldr	r2, [pc, #396]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6713      	str	r3, [r2, #112]	@ 0x70
 800186c:	e01c      	b.n	80018a8 <HAL_RCC_OscConfig+0x324>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b05      	cmp	r3, #5
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0x30c>
 8001876:	4b5f      	ldr	r3, [pc, #380]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187a:	4a5e      	ldr	r2, [pc, #376]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 800187c:	f043 0304 	orr.w	r3, r3, #4
 8001880:	6713      	str	r3, [r2, #112]	@ 0x70
 8001882:	4b5c      	ldr	r3, [pc, #368]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001886:	4a5b      	ldr	r2, [pc, #364]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6713      	str	r3, [r2, #112]	@ 0x70
 800188e:	e00b      	b.n	80018a8 <HAL_RCC_OscConfig+0x324>
 8001890:	4b58      	ldr	r3, [pc, #352]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001894:	4a57      	ldr	r2, [pc, #348]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001896:	f023 0301 	bic.w	r3, r3, #1
 800189a:	6713      	str	r3, [r2, #112]	@ 0x70
 800189c:	4b55      	ldr	r3, [pc, #340]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 800189e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018a0:	4a54      	ldr	r2, [pc, #336]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80018a2:	f023 0304 	bic.w	r3, r3, #4
 80018a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d015      	beq.n	80018dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b0:	f7ff fbd8 	bl	8001064 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b6:	e00a      	b.n	80018ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018b8:	f7ff fbd4 	bl	8001064 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e0cb      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ce:	4b49      	ldr	r3, [pc, #292]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80018d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d0ee      	beq.n	80018b8 <HAL_RCC_OscConfig+0x334>
 80018da:	e014      	b.n	8001906 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018dc:	f7ff fbc2 	bl	8001064 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e2:	e00a      	b.n	80018fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e4:	f7ff fbbe 	bl	8001064 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e0b5      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018fa:	4b3e      	ldr	r3, [pc, #248]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80018fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1ee      	bne.n	80018e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001906:	7dfb      	ldrb	r3, [r7, #23]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d105      	bne.n	8001918 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800190c:	4b39      	ldr	r3, [pc, #228]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	4a38      	ldr	r2, [pc, #224]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001912:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001916:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	2b00      	cmp	r3, #0
 800191e:	f000 80a1 	beq.w	8001a64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001922:	4b34      	ldr	r3, [pc, #208]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f003 030c 	and.w	r3, r3, #12
 800192a:	2b08      	cmp	r3, #8
 800192c:	d05c      	beq.n	80019e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d141      	bne.n	80019ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001936:	4b31      	ldr	r3, [pc, #196]	@ (80019fc <HAL_RCC_OscConfig+0x478>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fb92 	bl	8001064 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001944:	f7ff fb8e 	bl	8001064 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e087      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001956:	4b27      	ldr	r3, [pc, #156]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69da      	ldr	r2, [r3, #28]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	431a      	orrs	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001970:	019b      	lsls	r3, r3, #6
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001978:	085b      	lsrs	r3, r3, #1
 800197a:	3b01      	subs	r3, #1
 800197c:	041b      	lsls	r3, r3, #16
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001984:	061b      	lsls	r3, r3, #24
 8001986:	491b      	ldr	r1, [pc, #108]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 8001988:	4313      	orrs	r3, r2
 800198a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800198c:	4b1b      	ldr	r3, [pc, #108]	@ (80019fc <HAL_RCC_OscConfig+0x478>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff fb67 	bl	8001064 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800199a:	f7ff fb63 	bl	8001064 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e05c      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x416>
 80019b8:	e054      	b.n	8001a64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ba:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <HAL_RCC_OscConfig+0x478>)
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fb50 	bl	8001064 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7ff fb4c 	bl	8001064 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e045      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_RCC_OscConfig+0x470>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f0      	bne.n	80019c8 <HAL_RCC_OscConfig+0x444>
 80019e6:	e03d      	b.n	8001a64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d107      	bne.n	8001a00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e038      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40007000 	.word	0x40007000
 80019fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	@ (8001a70 <HAL_RCC_OscConfig+0x4ec>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d028      	beq.n	8001a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d121      	bne.n	8001a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d11a      	bne.n	8001a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a30:	4013      	ands	r3, r2
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d111      	bne.n	8001a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a46:	085b      	lsrs	r3, r3, #1
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d107      	bne.n	8001a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d001      	beq.n	8001a64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e000      	b.n	8001a66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3718      	adds	r7, #24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800

08001a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e0cc      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a88:	4b68      	ldr	r3, [pc, #416]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d90c      	bls.n	8001ab0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a96:	4b65      	ldr	r3, [pc, #404]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	b2d2      	uxtb	r2, r2
 8001a9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a9e:	4b63      	ldr	r3, [pc, #396]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0307 	and.w	r3, r3, #7
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d001      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0b8      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d020      	beq.n	8001afe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d005      	beq.n	8001ad4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ac8:	4b59      	ldr	r3, [pc, #356]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	4a58      	ldr	r2, [pc, #352]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ace:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ad2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0308 	and.w	r3, r3, #8
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d005      	beq.n	8001aec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ae0:	4b53      	ldr	r3, [pc, #332]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	4a52      	ldr	r2, [pc, #328]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001aea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aec:	4b50      	ldr	r3, [pc, #320]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	494d      	ldr	r1, [pc, #308]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d044      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d107      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	4b47      	ldr	r3, [pc, #284]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d119      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e07f      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d003      	beq.n	8001b32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d107      	bne.n	8001b42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b32:	4b3f      	ldr	r3, [pc, #252]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d109      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e06f      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b42:	4b3b      	ldr	r3, [pc, #236]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e067      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b52:	4b37      	ldr	r3, [pc, #220]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f023 0203 	bic.w	r2, r3, #3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4934      	ldr	r1, [pc, #208]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b64:	f7ff fa7e 	bl	8001064 <HAL_GetTick>
 8001b68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6a:	e00a      	b.n	8001b82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b6c:	f7ff fa7a 	bl	8001064 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e04f      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b82:	4b2b      	ldr	r3, [pc, #172]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 020c 	and.w	r2, r3, #12
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d1eb      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b94:	4b25      	ldr	r3, [pc, #148]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d20c      	bcs.n	8001bbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba2:	4b22      	ldr	r3, [pc, #136]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001baa:	4b20      	ldr	r3, [pc, #128]	@ (8001c2c <HAL_RCC_ClockConfig+0x1b8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	683a      	ldr	r2, [r7, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e032      	b.n	8001c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d008      	beq.n	8001bda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bc8:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	4916      	ldr	r1, [pc, #88]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d009      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001be6:	4b12      	ldr	r3, [pc, #72]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	490e      	ldr	r1, [pc, #56]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bfa:	f000 f821 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	091b      	lsrs	r3, r3, #4
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	490a      	ldr	r1, [pc, #40]	@ (8001c34 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0c:	5ccb      	ldrb	r3, [r1, r3]
 8001c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c12:	4a09      	ldr	r2, [pc, #36]	@ (8001c38 <HAL_RCC_ClockConfig+0x1c4>)
 8001c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <HAL_RCC_ClockConfig+0x1c8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f9de 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023c00 	.word	0x40023c00
 8001c30:	40023800 	.word	0x40023800
 8001c34:	080037a0 	.word	0x080037a0
 8001c38:	20000004 	.word	0x20000004
 8001c3c:	20000008 	.word	0x20000008

08001c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c44:	b094      	sub	sp, #80	@ 0x50
 8001c46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c50:	2300      	movs	r3, #0
 8001c52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c58:	4b79      	ldr	r3, [pc, #484]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 030c 	and.w	r3, r3, #12
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d00d      	beq.n	8001c80 <HAL_RCC_GetSysClockFreq+0x40>
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	f200 80e1 	bhi.w	8001e2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0x34>
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d003      	beq.n	8001c7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001c72:	e0db      	b.n	8001e2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c74:	4b73      	ldr	r3, [pc, #460]	@ (8001e44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c76:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8001c78:	e0db      	b.n	8001e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c7a:	4b73      	ldr	r3, [pc, #460]	@ (8001e48 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c7e:	e0d8      	b.n	8001e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c80:	4b6f      	ldr	r3, [pc, #444]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c88:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c8a:	4b6d      	ldr	r3, [pc, #436]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d063      	beq.n	8001d5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c96:	4b6a      	ldr	r3, [pc, #424]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	099b      	lsrs	r3, r3, #6
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ca0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ca8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001caa:	2300      	movs	r3, #0
 8001cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001cb2:	4622      	mov	r2, r4
 8001cb4:	462b      	mov	r3, r5
 8001cb6:	f04f 0000 	mov.w	r0, #0
 8001cba:	f04f 0100 	mov.w	r1, #0
 8001cbe:	0159      	lsls	r1, r3, #5
 8001cc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc4:	0150      	lsls	r0, r2, #5
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4621      	mov	r1, r4
 8001ccc:	1a51      	subs	r1, r2, r1
 8001cce:	6139      	str	r1, [r7, #16]
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	f04f 0300 	mov.w	r3, #0
 8001ce0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ce4:	4659      	mov	r1, fp
 8001ce6:	018b      	lsls	r3, r1, #6
 8001ce8:	4651      	mov	r1, sl
 8001cea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cee:	4651      	mov	r1, sl
 8001cf0:	018a      	lsls	r2, r1, #6
 8001cf2:	4651      	mov	r1, sl
 8001cf4:	ebb2 0801 	subs.w	r8, r2, r1
 8001cf8:	4659      	mov	r1, fp
 8001cfa:	eb63 0901 	sbc.w	r9, r3, r1
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d12:	4690      	mov	r8, r2
 8001d14:	4699      	mov	r9, r3
 8001d16:	4623      	mov	r3, r4
 8001d18:	eb18 0303 	adds.w	r3, r8, r3
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	462b      	mov	r3, r5
 8001d20:	eb49 0303 	adc.w	r3, r9, r3
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d32:	4629      	mov	r1, r5
 8001d34:	024b      	lsls	r3, r1, #9
 8001d36:	4621      	mov	r1, r4
 8001d38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d3c:	4621      	mov	r1, r4
 8001d3e:	024a      	lsls	r2, r1, #9
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d46:	2200      	movs	r2, #0
 8001d48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d50:	f7fe faae 	bl	80002b0 <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d5c:	e058      	b.n	8001e10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5e:	4b38      	ldr	r3, [pc, #224]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	099b      	lsrs	r3, r3, #6
 8001d64:	2200      	movs	r2, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	4611      	mov	r1, r2
 8001d6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d6e:	623b      	str	r3, [r7, #32]
 8001d70:	2300      	movs	r3, #0
 8001d72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d78:	4642      	mov	r2, r8
 8001d7a:	464b      	mov	r3, r9
 8001d7c:	f04f 0000 	mov.w	r0, #0
 8001d80:	f04f 0100 	mov.w	r1, #0
 8001d84:	0159      	lsls	r1, r3, #5
 8001d86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d8a:	0150      	lsls	r0, r2, #5
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4641      	mov	r1, r8
 8001d92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d96:	4649      	mov	r1, r9
 8001d98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	f04f 0300 	mov.w	r3, #0
 8001da4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001da8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001dac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001db0:	ebb2 040a 	subs.w	r4, r2, sl
 8001db4:	eb63 050b 	sbc.w	r5, r3, fp
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	00eb      	lsls	r3, r5, #3
 8001dc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dc6:	00e2      	lsls	r2, r4, #3
 8001dc8:	4614      	mov	r4, r2
 8001dca:	461d      	mov	r5, r3
 8001dcc:	4643      	mov	r3, r8
 8001dce:	18e3      	adds	r3, r4, r3
 8001dd0:	603b      	str	r3, [r7, #0]
 8001dd2:	464b      	mov	r3, r9
 8001dd4:	eb45 0303 	adc.w	r3, r5, r3
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001de6:	4629      	mov	r1, r5
 8001de8:	028b      	lsls	r3, r1, #10
 8001dea:	4621      	mov	r1, r4
 8001dec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001df0:	4621      	mov	r1, r4
 8001df2:	028a      	lsls	r2, r1, #10
 8001df4:	4610      	mov	r0, r2
 8001df6:	4619      	mov	r1, r3
 8001df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	61fa      	str	r2, [r7, #28]
 8001e00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e04:	f7fe fa54 	bl	80002b0 <__aeabi_uldivmod>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e10:	4b0b      	ldr	r3, [pc, #44]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	0c1b      	lsrs	r3, r3, #16
 8001e16:	f003 0303 	and.w	r3, r3, #3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001e20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001e22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e2a:	e002      	b.n	8001e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e2c:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3750      	adds	r7, #80	@ 0x50
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	00f42400 	.word	0x00f42400
 8001e48:	007a1200 	.word	0x007a1200

08001e4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e50:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e52:	681b      	ldr	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	20000004 	.word	0x20000004

08001e64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e68:	f7ff fff0 	bl	8001e4c <HAL_RCC_GetHCLKFreq>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	0a9b      	lsrs	r3, r3, #10
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	4903      	ldr	r1, [pc, #12]	@ (8001e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e7a:	5ccb      	ldrb	r3, [r1, r3]
 8001e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40023800 	.word	0x40023800
 8001e88:	080037b0 	.word	0x080037b0

08001e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e90:	f7ff ffdc 	bl	8001e4c <HAL_RCC_GetHCLKFreq>
 8001e94:	4602      	mov	r2, r0
 8001e96:	4b05      	ldr	r3, [pc, #20]	@ (8001eac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	0b5b      	lsrs	r3, r3, #13
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	4903      	ldr	r1, [pc, #12]	@ (8001eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ea2:	5ccb      	ldrb	r3, [r1, r3]
 8001ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	080037b0 	.word	0x080037b0

08001eb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e03f      	b.n	8001f46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d106      	bne.n	8001ee0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7fe fda8 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2224      	movs	r2, #36	@ 0x24
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ef6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f929 	bl	8002150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68da      	ldr	r2, [r3, #12]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2220      	movs	r2, #32
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b08a      	sub	sp, #40	@ 0x28
 8001f52:	af02      	add	r7, sp, #8
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	603b      	str	r3, [r7, #0]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b20      	cmp	r3, #32
 8001f6c:	d17c      	bne.n	8002068 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d002      	beq.n	8001f7a <HAL_UART_Transmit+0x2c>
 8001f74:	88fb      	ldrh	r3, [r7, #6]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e075      	b.n	800206a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_UART_Transmit+0x3e>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e06e      	b.n	800206a <HAL_UART_Transmit+0x11c>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2221      	movs	r2, #33	@ 0x21
 8001f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fa2:	f7ff f85f 	bl	8001064 <HAL_GetTick>
 8001fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	88fa      	ldrh	r2, [r7, #6]
 8001fac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	88fa      	ldrh	r2, [r7, #6]
 8001fb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fbc:	d108      	bne.n	8001fd0 <HAL_UART_Transmit+0x82>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d104      	bne.n	8001fd0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	61bb      	str	r3, [r7, #24]
 8001fce:	e003      	b.n	8001fd8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8001fe0:	e02a      	b.n	8002038 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2180      	movs	r1, #128	@ 0x80
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f000 f840 	bl	8002072 <UART_WaitOnFlagUntilTimeout>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e036      	b.n	800206a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d10b      	bne.n	800201a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	461a      	mov	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002010:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	3302      	adds	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
 8002018:	e007      	b.n	800202a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	781a      	ldrb	r2, [r3, #0]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	3301      	adds	r3, #1
 8002028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800202e:	b29b      	uxth	r3, r3
 8002030:	3b01      	subs	r3, #1
 8002032:	b29a      	uxth	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800203c:	b29b      	uxth	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1cf      	bne.n	8001fe2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	2200      	movs	r2, #0
 800204a:	2140      	movs	r1, #64	@ 0x40
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 f810 	bl	8002072 <UART_WaitOnFlagUntilTimeout>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e006      	b.n	800206a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2220      	movs	r2, #32
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	e000      	b.n	800206a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002068:	2302      	movs	r3, #2
  }
}
 800206a:	4618      	mov	r0, r3
 800206c:	3720      	adds	r7, #32
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b090      	sub	sp, #64	@ 0x40
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	603b      	str	r3, [r7, #0]
 800207e:	4613      	mov	r3, r2
 8002080:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002082:	e050      	b.n	8002126 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208a:	d04c      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800208c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800208e:	2b00      	cmp	r3, #0
 8002090:	d007      	beq.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002092:	f7fe ffe7 	bl	8001064 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800209e:	429a      	cmp	r2, r3
 80020a0:	d241      	bcs.n	8002126 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	330c      	adds	r3, #12
 80020a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	e853 3f00 	ldrex	r3, [r3]
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80020b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	330c      	adds	r3, #12
 80020c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020c2:	637a      	str	r2, [r7, #52]	@ 0x34
 80020c4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020ca:	e841 2300 	strex	r3, r2, [r1]
 80020ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80020d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1e5      	bne.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	3314      	adds	r3, #20
 80020dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	e853 3f00 	ldrex	r3, [r3]
 80020e4:	613b      	str	r3, [r7, #16]
   return(result);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	f023 0301 	bic.w	r3, r3, #1
 80020ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	3314      	adds	r3, #20
 80020f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80020f6:	623a      	str	r2, [r7, #32]
 80020f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020fa:	69f9      	ldr	r1, [r7, #28]
 80020fc:	6a3a      	ldr	r2, [r7, #32]
 80020fe:	e841 2300 	strex	r3, r2, [r1]
 8002102:	61bb      	str	r3, [r7, #24]
   return(result);
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1e5      	bne.n	80020d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2220      	movs	r2, #32
 800210e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e00f      	b.n	8002146 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	4013      	ands	r3, r2
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	429a      	cmp	r2, r3
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	461a      	mov	r2, r3
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	429a      	cmp	r2, r3
 8002142:	d09f      	beq.n	8002084 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3740      	adds	r7, #64	@ 0x40
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002154:	b0c0      	sub	sp, #256	@ 0x100
 8002156:	af00      	add	r7, sp, #0
 8002158:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800215c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800216c:	68d9      	ldr	r1, [r3, #12]
 800216e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	ea40 0301 	orr.w	r3, r0, r1
 8002178:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800217a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	431a      	orrs	r2, r3
 8002188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	431a      	orrs	r2, r3
 8002190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800219c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80021a8:	f021 010c 	bic.w	r1, r1, #12
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021b6:	430b      	orrs	r3, r1
 80021b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80021c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ca:	6999      	ldr	r1, [r3, #24]
 80021cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	ea40 0301 	orr.w	r3, r0, r1
 80021d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	4b8f      	ldr	r3, [pc, #572]	@ (800241c <UART_SetConfig+0x2cc>)
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d005      	beq.n	80021f0 <UART_SetConfig+0xa0>
 80021e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	4b8d      	ldr	r3, [pc, #564]	@ (8002420 <UART_SetConfig+0x2d0>)
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d104      	bne.n	80021fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021f0:	f7ff fe4c 	bl	8001e8c <HAL_RCC_GetPCLK2Freq>
 80021f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80021f8:	e003      	b.n	8002202 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021fa:	f7ff fe33 	bl	8001e64 <HAL_RCC_GetPCLK1Freq>
 80021fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800220c:	f040 810c 	bne.w	8002428 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002214:	2200      	movs	r2, #0
 8002216:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800221a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800221e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002222:	4622      	mov	r2, r4
 8002224:	462b      	mov	r3, r5
 8002226:	1891      	adds	r1, r2, r2
 8002228:	65b9      	str	r1, [r7, #88]	@ 0x58
 800222a:	415b      	adcs	r3, r3
 800222c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800222e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002232:	4621      	mov	r1, r4
 8002234:	eb12 0801 	adds.w	r8, r2, r1
 8002238:	4629      	mov	r1, r5
 800223a:	eb43 0901 	adc.w	r9, r3, r1
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	f04f 0300 	mov.w	r3, #0
 8002246:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800224a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800224e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002252:	4690      	mov	r8, r2
 8002254:	4699      	mov	r9, r3
 8002256:	4623      	mov	r3, r4
 8002258:	eb18 0303 	adds.w	r3, r8, r3
 800225c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002260:	462b      	mov	r3, r5
 8002262:	eb49 0303 	adc.w	r3, r9, r3
 8002266:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800226a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002276:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800227a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800227e:	460b      	mov	r3, r1
 8002280:	18db      	adds	r3, r3, r3
 8002282:	653b      	str	r3, [r7, #80]	@ 0x50
 8002284:	4613      	mov	r3, r2
 8002286:	eb42 0303 	adc.w	r3, r2, r3
 800228a:	657b      	str	r3, [r7, #84]	@ 0x54
 800228c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002290:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002294:	f7fe f80c 	bl	80002b0 <__aeabi_uldivmod>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4b61      	ldr	r3, [pc, #388]	@ (8002424 <UART_SetConfig+0x2d4>)
 800229e:	fba3 2302 	umull	r2, r3, r3, r2
 80022a2:	095b      	lsrs	r3, r3, #5
 80022a4:	011c      	lsls	r4, r3, #4
 80022a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022aa:	2200      	movs	r2, #0
 80022ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80022b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80022b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80022b8:	4642      	mov	r2, r8
 80022ba:	464b      	mov	r3, r9
 80022bc:	1891      	adds	r1, r2, r2
 80022be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80022c0:	415b      	adcs	r3, r3
 80022c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022c8:	4641      	mov	r1, r8
 80022ca:	eb12 0a01 	adds.w	sl, r2, r1
 80022ce:	4649      	mov	r1, r9
 80022d0:	eb43 0b01 	adc.w	fp, r3, r1
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022e8:	4692      	mov	sl, r2
 80022ea:	469b      	mov	fp, r3
 80022ec:	4643      	mov	r3, r8
 80022ee:	eb1a 0303 	adds.w	r3, sl, r3
 80022f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022f6:	464b      	mov	r3, r9
 80022f8:	eb4b 0303 	adc.w	r3, fp, r3
 80022fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800230c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002310:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002314:	460b      	mov	r3, r1
 8002316:	18db      	adds	r3, r3, r3
 8002318:	643b      	str	r3, [r7, #64]	@ 0x40
 800231a:	4613      	mov	r3, r2
 800231c:	eb42 0303 	adc.w	r3, r2, r3
 8002320:	647b      	str	r3, [r7, #68]	@ 0x44
 8002322:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002326:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800232a:	f7fd ffc1 	bl	80002b0 <__aeabi_uldivmod>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4611      	mov	r1, r2
 8002334:	4b3b      	ldr	r3, [pc, #236]	@ (8002424 <UART_SetConfig+0x2d4>)
 8002336:	fba3 2301 	umull	r2, r3, r3, r1
 800233a:	095b      	lsrs	r3, r3, #5
 800233c:	2264      	movs	r2, #100	@ 0x64
 800233e:	fb02 f303 	mul.w	r3, r2, r3
 8002342:	1acb      	subs	r3, r1, r3
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800234a:	4b36      	ldr	r3, [pc, #216]	@ (8002424 <UART_SetConfig+0x2d4>)
 800234c:	fba3 2302 	umull	r2, r3, r3, r2
 8002350:	095b      	lsrs	r3, r3, #5
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002358:	441c      	add	r4, r3
 800235a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800235e:	2200      	movs	r2, #0
 8002360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002364:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002368:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800236c:	4642      	mov	r2, r8
 800236e:	464b      	mov	r3, r9
 8002370:	1891      	adds	r1, r2, r2
 8002372:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002374:	415b      	adcs	r3, r3
 8002376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002378:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800237c:	4641      	mov	r1, r8
 800237e:	1851      	adds	r1, r2, r1
 8002380:	6339      	str	r1, [r7, #48]	@ 0x30
 8002382:	4649      	mov	r1, r9
 8002384:	414b      	adcs	r3, r1
 8002386:	637b      	str	r3, [r7, #52]	@ 0x34
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002394:	4659      	mov	r1, fp
 8002396:	00cb      	lsls	r3, r1, #3
 8002398:	4651      	mov	r1, sl
 800239a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800239e:	4651      	mov	r1, sl
 80023a0:	00ca      	lsls	r2, r1, #3
 80023a2:	4610      	mov	r0, r2
 80023a4:	4619      	mov	r1, r3
 80023a6:	4603      	mov	r3, r0
 80023a8:	4642      	mov	r2, r8
 80023aa:	189b      	adds	r3, r3, r2
 80023ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80023b0:	464b      	mov	r3, r9
 80023b2:	460a      	mov	r2, r1
 80023b4:	eb42 0303 	adc.w	r3, r2, r3
 80023b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80023c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80023cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80023d0:	460b      	mov	r3, r1
 80023d2:	18db      	adds	r3, r3, r3
 80023d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023d6:	4613      	mov	r3, r2
 80023d8:	eb42 0303 	adc.w	r3, r2, r3
 80023dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80023e6:	f7fd ff63 	bl	80002b0 <__aeabi_uldivmod>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <UART_SetConfig+0x2d4>)
 80023f0:	fba3 1302 	umull	r1, r3, r3, r2
 80023f4:	095b      	lsrs	r3, r3, #5
 80023f6:	2164      	movs	r1, #100	@ 0x64
 80023f8:	fb01 f303 	mul.w	r3, r1, r3
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	3332      	adds	r3, #50	@ 0x32
 8002402:	4a08      	ldr	r2, [pc, #32]	@ (8002424 <UART_SetConfig+0x2d4>)
 8002404:	fba2 2303 	umull	r2, r3, r2, r3
 8002408:	095b      	lsrs	r3, r3, #5
 800240a:	f003 0207 	and.w	r2, r3, #7
 800240e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4422      	add	r2, r4
 8002416:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002418:	e106      	b.n	8002628 <UART_SetConfig+0x4d8>
 800241a:	bf00      	nop
 800241c:	40011000 	.word	0x40011000
 8002420:	40011400 	.word	0x40011400
 8002424:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002428:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800242c:	2200      	movs	r2, #0
 800242e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002432:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002436:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800243a:	4642      	mov	r2, r8
 800243c:	464b      	mov	r3, r9
 800243e:	1891      	adds	r1, r2, r2
 8002440:	6239      	str	r1, [r7, #32]
 8002442:	415b      	adcs	r3, r3
 8002444:	627b      	str	r3, [r7, #36]	@ 0x24
 8002446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800244a:	4641      	mov	r1, r8
 800244c:	1854      	adds	r4, r2, r1
 800244e:	4649      	mov	r1, r9
 8002450:	eb43 0501 	adc.w	r5, r3, r1
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	00eb      	lsls	r3, r5, #3
 800245e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002462:	00e2      	lsls	r2, r4, #3
 8002464:	4614      	mov	r4, r2
 8002466:	461d      	mov	r5, r3
 8002468:	4643      	mov	r3, r8
 800246a:	18e3      	adds	r3, r4, r3
 800246c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002470:	464b      	mov	r3, r9
 8002472:	eb45 0303 	adc.w	r3, r5, r3
 8002476:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800247a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002486:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800248a:	f04f 0200 	mov.w	r2, #0
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002496:	4629      	mov	r1, r5
 8002498:	008b      	lsls	r3, r1, #2
 800249a:	4621      	mov	r1, r4
 800249c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024a0:	4621      	mov	r1, r4
 80024a2:	008a      	lsls	r2, r1, #2
 80024a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80024a8:	f7fd ff02 	bl	80002b0 <__aeabi_uldivmod>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	4b60      	ldr	r3, [pc, #384]	@ (8002634 <UART_SetConfig+0x4e4>)
 80024b2:	fba3 2302 	umull	r2, r3, r3, r2
 80024b6:	095b      	lsrs	r3, r3, #5
 80024b8:	011c      	lsls	r4, r3, #4
 80024ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024be:	2200      	movs	r2, #0
 80024c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80024c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80024cc:	4642      	mov	r2, r8
 80024ce:	464b      	mov	r3, r9
 80024d0:	1891      	adds	r1, r2, r2
 80024d2:	61b9      	str	r1, [r7, #24]
 80024d4:	415b      	adcs	r3, r3
 80024d6:	61fb      	str	r3, [r7, #28]
 80024d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024dc:	4641      	mov	r1, r8
 80024de:	1851      	adds	r1, r2, r1
 80024e0:	6139      	str	r1, [r7, #16]
 80024e2:	4649      	mov	r1, r9
 80024e4:	414b      	adcs	r3, r1
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024f4:	4659      	mov	r1, fp
 80024f6:	00cb      	lsls	r3, r1, #3
 80024f8:	4651      	mov	r1, sl
 80024fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024fe:	4651      	mov	r1, sl
 8002500:	00ca      	lsls	r2, r1, #3
 8002502:	4610      	mov	r0, r2
 8002504:	4619      	mov	r1, r3
 8002506:	4603      	mov	r3, r0
 8002508:	4642      	mov	r2, r8
 800250a:	189b      	adds	r3, r3, r2
 800250c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002510:	464b      	mov	r3, r9
 8002512:	460a      	mov	r2, r1
 8002514:	eb42 0303 	adc.w	r3, r2, r3
 8002518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002526:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002534:	4649      	mov	r1, r9
 8002536:	008b      	lsls	r3, r1, #2
 8002538:	4641      	mov	r1, r8
 800253a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800253e:	4641      	mov	r1, r8
 8002540:	008a      	lsls	r2, r1, #2
 8002542:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002546:	f7fd feb3 	bl	80002b0 <__aeabi_uldivmod>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4611      	mov	r1, r2
 8002550:	4b38      	ldr	r3, [pc, #224]	@ (8002634 <UART_SetConfig+0x4e4>)
 8002552:	fba3 2301 	umull	r2, r3, r3, r1
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2264      	movs	r2, #100	@ 0x64
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	1acb      	subs	r3, r1, r3
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	3332      	adds	r3, #50	@ 0x32
 8002564:	4a33      	ldr	r2, [pc, #204]	@ (8002634 <UART_SetConfig+0x4e4>)
 8002566:	fba2 2303 	umull	r2, r3, r2, r3
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002570:	441c      	add	r4, r3
 8002572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002576:	2200      	movs	r2, #0
 8002578:	673b      	str	r3, [r7, #112]	@ 0x70
 800257a:	677a      	str	r2, [r7, #116]	@ 0x74
 800257c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002580:	4642      	mov	r2, r8
 8002582:	464b      	mov	r3, r9
 8002584:	1891      	adds	r1, r2, r2
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	415b      	adcs	r3, r3
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002590:	4641      	mov	r1, r8
 8002592:	1851      	adds	r1, r2, r1
 8002594:	6039      	str	r1, [r7, #0]
 8002596:	4649      	mov	r1, r9
 8002598:	414b      	adcs	r3, r1
 800259a:	607b      	str	r3, [r7, #4]
 800259c:	f04f 0200 	mov.w	r2, #0
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025a8:	4659      	mov	r1, fp
 80025aa:	00cb      	lsls	r3, r1, #3
 80025ac:	4651      	mov	r1, sl
 80025ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025b2:	4651      	mov	r1, sl
 80025b4:	00ca      	lsls	r2, r1, #3
 80025b6:	4610      	mov	r0, r2
 80025b8:	4619      	mov	r1, r3
 80025ba:	4603      	mov	r3, r0
 80025bc:	4642      	mov	r2, r8
 80025be:	189b      	adds	r3, r3, r2
 80025c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80025c2:	464b      	mov	r3, r9
 80025c4:	460a      	mov	r2, r1
 80025c6:	eb42 0303 	adc.w	r3, r2, r3
 80025ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80025d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80025e4:	4649      	mov	r1, r9
 80025e6:	008b      	lsls	r3, r1, #2
 80025e8:	4641      	mov	r1, r8
 80025ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025ee:	4641      	mov	r1, r8
 80025f0:	008a      	lsls	r2, r1, #2
 80025f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80025f6:	f7fd fe5b 	bl	80002b0 <__aeabi_uldivmod>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002634 <UART_SetConfig+0x4e4>)
 8002600:	fba3 1302 	umull	r1, r3, r3, r2
 8002604:	095b      	lsrs	r3, r3, #5
 8002606:	2164      	movs	r1, #100	@ 0x64
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	3332      	adds	r3, #50	@ 0x32
 8002612:	4a08      	ldr	r2, [pc, #32]	@ (8002634 <UART_SetConfig+0x4e4>)
 8002614:	fba2 2303 	umull	r2, r3, r2, r3
 8002618:	095b      	lsrs	r3, r3, #5
 800261a:	f003 020f 	and.w	r2, r3, #15
 800261e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4422      	add	r2, r4
 8002626:	609a      	str	r2, [r3, #8]
}
 8002628:	bf00      	nop
 800262a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800262e:	46bd      	mov	sp, r7
 8002630:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002634:	51eb851f 	.word	0x51eb851f

08002638 <std>:
 8002638:	2300      	movs	r3, #0
 800263a:	b510      	push	{r4, lr}
 800263c:	4604      	mov	r4, r0
 800263e:	e9c0 3300 	strd	r3, r3, [r0]
 8002642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002646:	6083      	str	r3, [r0, #8]
 8002648:	8181      	strh	r1, [r0, #12]
 800264a:	6643      	str	r3, [r0, #100]	@ 0x64
 800264c:	81c2      	strh	r2, [r0, #14]
 800264e:	6183      	str	r3, [r0, #24]
 8002650:	4619      	mov	r1, r3
 8002652:	2208      	movs	r2, #8
 8002654:	305c      	adds	r0, #92	@ 0x5c
 8002656:	f000 f9f9 	bl	8002a4c <memset>
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <std+0x58>)
 800265c:	6263      	str	r3, [r4, #36]	@ 0x24
 800265e:	4b0d      	ldr	r3, [pc, #52]	@ (8002694 <std+0x5c>)
 8002660:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002662:	4b0d      	ldr	r3, [pc, #52]	@ (8002698 <std+0x60>)
 8002664:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002666:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <std+0x64>)
 8002668:	6323      	str	r3, [r4, #48]	@ 0x30
 800266a:	4b0d      	ldr	r3, [pc, #52]	@ (80026a0 <std+0x68>)
 800266c:	6224      	str	r4, [r4, #32]
 800266e:	429c      	cmp	r4, r3
 8002670:	d006      	beq.n	8002680 <std+0x48>
 8002672:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002676:	4294      	cmp	r4, r2
 8002678:	d002      	beq.n	8002680 <std+0x48>
 800267a:	33d0      	adds	r3, #208	@ 0xd0
 800267c:	429c      	cmp	r4, r3
 800267e:	d105      	bne.n	800268c <std+0x54>
 8002680:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002688:	f000 ba58 	b.w	8002b3c <__retarget_lock_init_recursive>
 800268c:	bd10      	pop	{r4, pc}
 800268e:	bf00      	nop
 8002690:	0800289d 	.word	0x0800289d
 8002694:	080028bf 	.word	0x080028bf
 8002698:	080028f7 	.word	0x080028f7
 800269c:	0800291b 	.word	0x0800291b
 80026a0:	20000264 	.word	0x20000264

080026a4 <stdio_exit_handler>:
 80026a4:	4a02      	ldr	r2, [pc, #8]	@ (80026b0 <stdio_exit_handler+0xc>)
 80026a6:	4903      	ldr	r1, [pc, #12]	@ (80026b4 <stdio_exit_handler+0x10>)
 80026a8:	4803      	ldr	r0, [pc, #12]	@ (80026b8 <stdio_exit_handler+0x14>)
 80026aa:	f000 b869 	b.w	8002780 <_fwalk_sglue>
 80026ae:	bf00      	nop
 80026b0:	20000010 	.word	0x20000010
 80026b4:	080033dd 	.word	0x080033dd
 80026b8:	20000020 	.word	0x20000020

080026bc <cleanup_stdio>:
 80026bc:	6841      	ldr	r1, [r0, #4]
 80026be:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <cleanup_stdio+0x34>)
 80026c0:	4299      	cmp	r1, r3
 80026c2:	b510      	push	{r4, lr}
 80026c4:	4604      	mov	r4, r0
 80026c6:	d001      	beq.n	80026cc <cleanup_stdio+0x10>
 80026c8:	f000 fe88 	bl	80033dc <_fflush_r>
 80026cc:	68a1      	ldr	r1, [r4, #8]
 80026ce:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <cleanup_stdio+0x38>)
 80026d0:	4299      	cmp	r1, r3
 80026d2:	d002      	beq.n	80026da <cleanup_stdio+0x1e>
 80026d4:	4620      	mov	r0, r4
 80026d6:	f000 fe81 	bl	80033dc <_fflush_r>
 80026da:	68e1      	ldr	r1, [r4, #12]
 80026dc:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <cleanup_stdio+0x3c>)
 80026de:	4299      	cmp	r1, r3
 80026e0:	d004      	beq.n	80026ec <cleanup_stdio+0x30>
 80026e2:	4620      	mov	r0, r4
 80026e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026e8:	f000 be78 	b.w	80033dc <_fflush_r>
 80026ec:	bd10      	pop	{r4, pc}
 80026ee:	bf00      	nop
 80026f0:	20000264 	.word	0x20000264
 80026f4:	200002cc 	.word	0x200002cc
 80026f8:	20000334 	.word	0x20000334

080026fc <global_stdio_init.part.0>:
 80026fc:	b510      	push	{r4, lr}
 80026fe:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <global_stdio_init.part.0+0x30>)
 8002700:	4c0b      	ldr	r4, [pc, #44]	@ (8002730 <global_stdio_init.part.0+0x34>)
 8002702:	4a0c      	ldr	r2, [pc, #48]	@ (8002734 <global_stdio_init.part.0+0x38>)
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	4620      	mov	r0, r4
 8002708:	2200      	movs	r2, #0
 800270a:	2104      	movs	r1, #4
 800270c:	f7ff ff94 	bl	8002638 <std>
 8002710:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002714:	2201      	movs	r2, #1
 8002716:	2109      	movs	r1, #9
 8002718:	f7ff ff8e 	bl	8002638 <std>
 800271c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002720:	2202      	movs	r2, #2
 8002722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002726:	2112      	movs	r1, #18
 8002728:	f7ff bf86 	b.w	8002638 <std>
 800272c:	2000039c 	.word	0x2000039c
 8002730:	20000264 	.word	0x20000264
 8002734:	080026a5 	.word	0x080026a5

08002738 <__sfp_lock_acquire>:
 8002738:	4801      	ldr	r0, [pc, #4]	@ (8002740 <__sfp_lock_acquire+0x8>)
 800273a:	f000 ba00 	b.w	8002b3e <__retarget_lock_acquire_recursive>
 800273e:	bf00      	nop
 8002740:	200003a5 	.word	0x200003a5

08002744 <__sfp_lock_release>:
 8002744:	4801      	ldr	r0, [pc, #4]	@ (800274c <__sfp_lock_release+0x8>)
 8002746:	f000 b9fb 	b.w	8002b40 <__retarget_lock_release_recursive>
 800274a:	bf00      	nop
 800274c:	200003a5 	.word	0x200003a5

08002750 <__sinit>:
 8002750:	b510      	push	{r4, lr}
 8002752:	4604      	mov	r4, r0
 8002754:	f7ff fff0 	bl	8002738 <__sfp_lock_acquire>
 8002758:	6a23      	ldr	r3, [r4, #32]
 800275a:	b11b      	cbz	r3, 8002764 <__sinit+0x14>
 800275c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002760:	f7ff bff0 	b.w	8002744 <__sfp_lock_release>
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <__sinit+0x28>)
 8002766:	6223      	str	r3, [r4, #32]
 8002768:	4b04      	ldr	r3, [pc, #16]	@ (800277c <__sinit+0x2c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f5      	bne.n	800275c <__sinit+0xc>
 8002770:	f7ff ffc4 	bl	80026fc <global_stdio_init.part.0>
 8002774:	e7f2      	b.n	800275c <__sinit+0xc>
 8002776:	bf00      	nop
 8002778:	080026bd 	.word	0x080026bd
 800277c:	2000039c 	.word	0x2000039c

08002780 <_fwalk_sglue>:
 8002780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002784:	4607      	mov	r7, r0
 8002786:	4688      	mov	r8, r1
 8002788:	4614      	mov	r4, r2
 800278a:	2600      	movs	r6, #0
 800278c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002790:	f1b9 0901 	subs.w	r9, r9, #1
 8002794:	d505      	bpl.n	80027a2 <_fwalk_sglue+0x22>
 8002796:	6824      	ldr	r4, [r4, #0]
 8002798:	2c00      	cmp	r4, #0
 800279a:	d1f7      	bne.n	800278c <_fwalk_sglue+0xc>
 800279c:	4630      	mov	r0, r6
 800279e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027a2:	89ab      	ldrh	r3, [r5, #12]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d907      	bls.n	80027b8 <_fwalk_sglue+0x38>
 80027a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80027ac:	3301      	adds	r3, #1
 80027ae:	d003      	beq.n	80027b8 <_fwalk_sglue+0x38>
 80027b0:	4629      	mov	r1, r5
 80027b2:	4638      	mov	r0, r7
 80027b4:	47c0      	blx	r8
 80027b6:	4306      	orrs	r6, r0
 80027b8:	3568      	adds	r5, #104	@ 0x68
 80027ba:	e7e9      	b.n	8002790 <_fwalk_sglue+0x10>

080027bc <iprintf>:
 80027bc:	b40f      	push	{r0, r1, r2, r3}
 80027be:	b507      	push	{r0, r1, r2, lr}
 80027c0:	4906      	ldr	r1, [pc, #24]	@ (80027dc <iprintf+0x20>)
 80027c2:	ab04      	add	r3, sp, #16
 80027c4:	6808      	ldr	r0, [r1, #0]
 80027c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80027ca:	6881      	ldr	r1, [r0, #8]
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	f000 fadb 	bl	8002d88 <_vfiprintf_r>
 80027d2:	b003      	add	sp, #12
 80027d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80027d8:	b004      	add	sp, #16
 80027da:	4770      	bx	lr
 80027dc:	2000001c 	.word	0x2000001c

080027e0 <_puts_r>:
 80027e0:	6a03      	ldr	r3, [r0, #32]
 80027e2:	b570      	push	{r4, r5, r6, lr}
 80027e4:	6884      	ldr	r4, [r0, #8]
 80027e6:	4605      	mov	r5, r0
 80027e8:	460e      	mov	r6, r1
 80027ea:	b90b      	cbnz	r3, 80027f0 <_puts_r+0x10>
 80027ec:	f7ff ffb0 	bl	8002750 <__sinit>
 80027f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027f2:	07db      	lsls	r3, r3, #31
 80027f4:	d405      	bmi.n	8002802 <_puts_r+0x22>
 80027f6:	89a3      	ldrh	r3, [r4, #12]
 80027f8:	0598      	lsls	r0, r3, #22
 80027fa:	d402      	bmi.n	8002802 <_puts_r+0x22>
 80027fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027fe:	f000 f99e 	bl	8002b3e <__retarget_lock_acquire_recursive>
 8002802:	89a3      	ldrh	r3, [r4, #12]
 8002804:	0719      	lsls	r1, r3, #28
 8002806:	d502      	bpl.n	800280e <_puts_r+0x2e>
 8002808:	6923      	ldr	r3, [r4, #16]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d135      	bne.n	800287a <_puts_r+0x9a>
 800280e:	4621      	mov	r1, r4
 8002810:	4628      	mov	r0, r5
 8002812:	f000 f8c5 	bl	80029a0 <__swsetup_r>
 8002816:	b380      	cbz	r0, 800287a <_puts_r+0x9a>
 8002818:	f04f 35ff 	mov.w	r5, #4294967295
 800281c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800281e:	07da      	lsls	r2, r3, #31
 8002820:	d405      	bmi.n	800282e <_puts_r+0x4e>
 8002822:	89a3      	ldrh	r3, [r4, #12]
 8002824:	059b      	lsls	r3, r3, #22
 8002826:	d402      	bmi.n	800282e <_puts_r+0x4e>
 8002828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800282a:	f000 f989 	bl	8002b40 <__retarget_lock_release_recursive>
 800282e:	4628      	mov	r0, r5
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	2b00      	cmp	r3, #0
 8002834:	da04      	bge.n	8002840 <_puts_r+0x60>
 8002836:	69a2      	ldr	r2, [r4, #24]
 8002838:	429a      	cmp	r2, r3
 800283a:	dc17      	bgt.n	800286c <_puts_r+0x8c>
 800283c:	290a      	cmp	r1, #10
 800283e:	d015      	beq.n	800286c <_puts_r+0x8c>
 8002840:	6823      	ldr	r3, [r4, #0]
 8002842:	1c5a      	adds	r2, r3, #1
 8002844:	6022      	str	r2, [r4, #0]
 8002846:	7019      	strb	r1, [r3, #0]
 8002848:	68a3      	ldr	r3, [r4, #8]
 800284a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800284e:	3b01      	subs	r3, #1
 8002850:	60a3      	str	r3, [r4, #8]
 8002852:	2900      	cmp	r1, #0
 8002854:	d1ed      	bne.n	8002832 <_puts_r+0x52>
 8002856:	2b00      	cmp	r3, #0
 8002858:	da11      	bge.n	800287e <_puts_r+0x9e>
 800285a:	4622      	mov	r2, r4
 800285c:	210a      	movs	r1, #10
 800285e:	4628      	mov	r0, r5
 8002860:	f000 f85f 	bl	8002922 <__swbuf_r>
 8002864:	3001      	adds	r0, #1
 8002866:	d0d7      	beq.n	8002818 <_puts_r+0x38>
 8002868:	250a      	movs	r5, #10
 800286a:	e7d7      	b.n	800281c <_puts_r+0x3c>
 800286c:	4622      	mov	r2, r4
 800286e:	4628      	mov	r0, r5
 8002870:	f000 f857 	bl	8002922 <__swbuf_r>
 8002874:	3001      	adds	r0, #1
 8002876:	d1e7      	bne.n	8002848 <_puts_r+0x68>
 8002878:	e7ce      	b.n	8002818 <_puts_r+0x38>
 800287a:	3e01      	subs	r6, #1
 800287c:	e7e4      	b.n	8002848 <_puts_r+0x68>
 800287e:	6823      	ldr	r3, [r4, #0]
 8002880:	1c5a      	adds	r2, r3, #1
 8002882:	6022      	str	r2, [r4, #0]
 8002884:	220a      	movs	r2, #10
 8002886:	701a      	strb	r2, [r3, #0]
 8002888:	e7ee      	b.n	8002868 <_puts_r+0x88>
	...

0800288c <puts>:
 800288c:	4b02      	ldr	r3, [pc, #8]	@ (8002898 <puts+0xc>)
 800288e:	4601      	mov	r1, r0
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	f7ff bfa5 	b.w	80027e0 <_puts_r>
 8002896:	bf00      	nop
 8002898:	2000001c 	.word	0x2000001c

0800289c <__sread>:
 800289c:	b510      	push	{r4, lr}
 800289e:	460c      	mov	r4, r1
 80028a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028a4:	f000 f8fc 	bl	8002aa0 <_read_r>
 80028a8:	2800      	cmp	r0, #0
 80028aa:	bfab      	itete	ge
 80028ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80028ae:	89a3      	ldrhlt	r3, [r4, #12]
 80028b0:	181b      	addge	r3, r3, r0
 80028b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80028b6:	bfac      	ite	ge
 80028b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80028ba:	81a3      	strhlt	r3, [r4, #12]
 80028bc:	bd10      	pop	{r4, pc}

080028be <__swrite>:
 80028be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028c2:	461f      	mov	r7, r3
 80028c4:	898b      	ldrh	r3, [r1, #12]
 80028c6:	05db      	lsls	r3, r3, #23
 80028c8:	4605      	mov	r5, r0
 80028ca:	460c      	mov	r4, r1
 80028cc:	4616      	mov	r6, r2
 80028ce:	d505      	bpl.n	80028dc <__swrite+0x1e>
 80028d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028d4:	2302      	movs	r3, #2
 80028d6:	2200      	movs	r2, #0
 80028d8:	f000 f8d0 	bl	8002a7c <_lseek_r>
 80028dc:	89a3      	ldrh	r3, [r4, #12]
 80028de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80028e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028e6:	81a3      	strh	r3, [r4, #12]
 80028e8:	4632      	mov	r2, r6
 80028ea:	463b      	mov	r3, r7
 80028ec:	4628      	mov	r0, r5
 80028ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80028f2:	f000 b8e7 	b.w	8002ac4 <_write_r>

080028f6 <__sseek>:
 80028f6:	b510      	push	{r4, lr}
 80028f8:	460c      	mov	r4, r1
 80028fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028fe:	f000 f8bd 	bl	8002a7c <_lseek_r>
 8002902:	1c43      	adds	r3, r0, #1
 8002904:	89a3      	ldrh	r3, [r4, #12]
 8002906:	bf15      	itete	ne
 8002908:	6560      	strne	r0, [r4, #84]	@ 0x54
 800290a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800290e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002912:	81a3      	strheq	r3, [r4, #12]
 8002914:	bf18      	it	ne
 8002916:	81a3      	strhne	r3, [r4, #12]
 8002918:	bd10      	pop	{r4, pc}

0800291a <__sclose>:
 800291a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800291e:	f000 b89d 	b.w	8002a5c <_close_r>

08002922 <__swbuf_r>:
 8002922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002924:	460e      	mov	r6, r1
 8002926:	4614      	mov	r4, r2
 8002928:	4605      	mov	r5, r0
 800292a:	b118      	cbz	r0, 8002934 <__swbuf_r+0x12>
 800292c:	6a03      	ldr	r3, [r0, #32]
 800292e:	b90b      	cbnz	r3, 8002934 <__swbuf_r+0x12>
 8002930:	f7ff ff0e 	bl	8002750 <__sinit>
 8002934:	69a3      	ldr	r3, [r4, #24]
 8002936:	60a3      	str	r3, [r4, #8]
 8002938:	89a3      	ldrh	r3, [r4, #12]
 800293a:	071a      	lsls	r2, r3, #28
 800293c:	d501      	bpl.n	8002942 <__swbuf_r+0x20>
 800293e:	6923      	ldr	r3, [r4, #16]
 8002940:	b943      	cbnz	r3, 8002954 <__swbuf_r+0x32>
 8002942:	4621      	mov	r1, r4
 8002944:	4628      	mov	r0, r5
 8002946:	f000 f82b 	bl	80029a0 <__swsetup_r>
 800294a:	b118      	cbz	r0, 8002954 <__swbuf_r+0x32>
 800294c:	f04f 37ff 	mov.w	r7, #4294967295
 8002950:	4638      	mov	r0, r7
 8002952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	6922      	ldr	r2, [r4, #16]
 8002958:	1a98      	subs	r0, r3, r2
 800295a:	6963      	ldr	r3, [r4, #20]
 800295c:	b2f6      	uxtb	r6, r6
 800295e:	4283      	cmp	r3, r0
 8002960:	4637      	mov	r7, r6
 8002962:	dc05      	bgt.n	8002970 <__swbuf_r+0x4e>
 8002964:	4621      	mov	r1, r4
 8002966:	4628      	mov	r0, r5
 8002968:	f000 fd38 	bl	80033dc <_fflush_r>
 800296c:	2800      	cmp	r0, #0
 800296e:	d1ed      	bne.n	800294c <__swbuf_r+0x2a>
 8002970:	68a3      	ldr	r3, [r4, #8]
 8002972:	3b01      	subs	r3, #1
 8002974:	60a3      	str	r3, [r4, #8]
 8002976:	6823      	ldr	r3, [r4, #0]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	6022      	str	r2, [r4, #0]
 800297c:	701e      	strb	r6, [r3, #0]
 800297e:	6962      	ldr	r2, [r4, #20]
 8002980:	1c43      	adds	r3, r0, #1
 8002982:	429a      	cmp	r2, r3
 8002984:	d004      	beq.n	8002990 <__swbuf_r+0x6e>
 8002986:	89a3      	ldrh	r3, [r4, #12]
 8002988:	07db      	lsls	r3, r3, #31
 800298a:	d5e1      	bpl.n	8002950 <__swbuf_r+0x2e>
 800298c:	2e0a      	cmp	r6, #10
 800298e:	d1df      	bne.n	8002950 <__swbuf_r+0x2e>
 8002990:	4621      	mov	r1, r4
 8002992:	4628      	mov	r0, r5
 8002994:	f000 fd22 	bl	80033dc <_fflush_r>
 8002998:	2800      	cmp	r0, #0
 800299a:	d0d9      	beq.n	8002950 <__swbuf_r+0x2e>
 800299c:	e7d6      	b.n	800294c <__swbuf_r+0x2a>
	...

080029a0 <__swsetup_r>:
 80029a0:	b538      	push	{r3, r4, r5, lr}
 80029a2:	4b29      	ldr	r3, [pc, #164]	@ (8002a48 <__swsetup_r+0xa8>)
 80029a4:	4605      	mov	r5, r0
 80029a6:	6818      	ldr	r0, [r3, #0]
 80029a8:	460c      	mov	r4, r1
 80029aa:	b118      	cbz	r0, 80029b4 <__swsetup_r+0x14>
 80029ac:	6a03      	ldr	r3, [r0, #32]
 80029ae:	b90b      	cbnz	r3, 80029b4 <__swsetup_r+0x14>
 80029b0:	f7ff fece 	bl	8002750 <__sinit>
 80029b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029b8:	0719      	lsls	r1, r3, #28
 80029ba:	d422      	bmi.n	8002a02 <__swsetup_r+0x62>
 80029bc:	06da      	lsls	r2, r3, #27
 80029be:	d407      	bmi.n	80029d0 <__swsetup_r+0x30>
 80029c0:	2209      	movs	r2, #9
 80029c2:	602a      	str	r2, [r5, #0]
 80029c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029c8:	81a3      	strh	r3, [r4, #12]
 80029ca:	f04f 30ff 	mov.w	r0, #4294967295
 80029ce:	e033      	b.n	8002a38 <__swsetup_r+0x98>
 80029d0:	0758      	lsls	r0, r3, #29
 80029d2:	d512      	bpl.n	80029fa <__swsetup_r+0x5a>
 80029d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80029d6:	b141      	cbz	r1, 80029ea <__swsetup_r+0x4a>
 80029d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80029dc:	4299      	cmp	r1, r3
 80029de:	d002      	beq.n	80029e6 <__swsetup_r+0x46>
 80029e0:	4628      	mov	r0, r5
 80029e2:	f000 f8af 	bl	8002b44 <_free_r>
 80029e6:	2300      	movs	r3, #0
 80029e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80029ea:	89a3      	ldrh	r3, [r4, #12]
 80029ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80029f0:	81a3      	strh	r3, [r4, #12]
 80029f2:	2300      	movs	r3, #0
 80029f4:	6063      	str	r3, [r4, #4]
 80029f6:	6923      	ldr	r3, [r4, #16]
 80029f8:	6023      	str	r3, [r4, #0]
 80029fa:	89a3      	ldrh	r3, [r4, #12]
 80029fc:	f043 0308 	orr.w	r3, r3, #8
 8002a00:	81a3      	strh	r3, [r4, #12]
 8002a02:	6923      	ldr	r3, [r4, #16]
 8002a04:	b94b      	cbnz	r3, 8002a1a <__swsetup_r+0x7a>
 8002a06:	89a3      	ldrh	r3, [r4, #12]
 8002a08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a10:	d003      	beq.n	8002a1a <__swsetup_r+0x7a>
 8002a12:	4621      	mov	r1, r4
 8002a14:	4628      	mov	r0, r5
 8002a16:	f000 fd2f 	bl	8003478 <__smakebuf_r>
 8002a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a1e:	f013 0201 	ands.w	r2, r3, #1
 8002a22:	d00a      	beq.n	8002a3a <__swsetup_r+0x9a>
 8002a24:	2200      	movs	r2, #0
 8002a26:	60a2      	str	r2, [r4, #8]
 8002a28:	6962      	ldr	r2, [r4, #20]
 8002a2a:	4252      	negs	r2, r2
 8002a2c:	61a2      	str	r2, [r4, #24]
 8002a2e:	6922      	ldr	r2, [r4, #16]
 8002a30:	b942      	cbnz	r2, 8002a44 <__swsetup_r+0xa4>
 8002a32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002a36:	d1c5      	bne.n	80029c4 <__swsetup_r+0x24>
 8002a38:	bd38      	pop	{r3, r4, r5, pc}
 8002a3a:	0799      	lsls	r1, r3, #30
 8002a3c:	bf58      	it	pl
 8002a3e:	6962      	ldrpl	r2, [r4, #20]
 8002a40:	60a2      	str	r2, [r4, #8]
 8002a42:	e7f4      	b.n	8002a2e <__swsetup_r+0x8e>
 8002a44:	2000      	movs	r0, #0
 8002a46:	e7f7      	b.n	8002a38 <__swsetup_r+0x98>
 8002a48:	2000001c 	.word	0x2000001c

08002a4c <memset>:
 8002a4c:	4402      	add	r2, r0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d100      	bne.n	8002a56 <memset+0xa>
 8002a54:	4770      	bx	lr
 8002a56:	f803 1b01 	strb.w	r1, [r3], #1
 8002a5a:	e7f9      	b.n	8002a50 <memset+0x4>

08002a5c <_close_r>:
 8002a5c:	b538      	push	{r3, r4, r5, lr}
 8002a5e:	4d06      	ldr	r5, [pc, #24]	@ (8002a78 <_close_r+0x1c>)
 8002a60:	2300      	movs	r3, #0
 8002a62:	4604      	mov	r4, r0
 8002a64:	4608      	mov	r0, r1
 8002a66:	602b      	str	r3, [r5, #0]
 8002a68:	f7fe f8d4 	bl	8000c14 <_close>
 8002a6c:	1c43      	adds	r3, r0, #1
 8002a6e:	d102      	bne.n	8002a76 <_close_r+0x1a>
 8002a70:	682b      	ldr	r3, [r5, #0]
 8002a72:	b103      	cbz	r3, 8002a76 <_close_r+0x1a>
 8002a74:	6023      	str	r3, [r4, #0]
 8002a76:	bd38      	pop	{r3, r4, r5, pc}
 8002a78:	200003a0 	.word	0x200003a0

08002a7c <_lseek_r>:
 8002a7c:	b538      	push	{r3, r4, r5, lr}
 8002a7e:	4d07      	ldr	r5, [pc, #28]	@ (8002a9c <_lseek_r+0x20>)
 8002a80:	4604      	mov	r4, r0
 8002a82:	4608      	mov	r0, r1
 8002a84:	4611      	mov	r1, r2
 8002a86:	2200      	movs	r2, #0
 8002a88:	602a      	str	r2, [r5, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f7fe f8e9 	bl	8000c62 <_lseek>
 8002a90:	1c43      	adds	r3, r0, #1
 8002a92:	d102      	bne.n	8002a9a <_lseek_r+0x1e>
 8002a94:	682b      	ldr	r3, [r5, #0]
 8002a96:	b103      	cbz	r3, 8002a9a <_lseek_r+0x1e>
 8002a98:	6023      	str	r3, [r4, #0]
 8002a9a:	bd38      	pop	{r3, r4, r5, pc}
 8002a9c:	200003a0 	.word	0x200003a0

08002aa0 <_read_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	4d07      	ldr	r5, [pc, #28]	@ (8002ac0 <_read_r+0x20>)
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	4608      	mov	r0, r1
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	2200      	movs	r2, #0
 8002aac:	602a      	str	r2, [r5, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f7fe f877 	bl	8000ba2 <_read>
 8002ab4:	1c43      	adds	r3, r0, #1
 8002ab6:	d102      	bne.n	8002abe <_read_r+0x1e>
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	b103      	cbz	r3, 8002abe <_read_r+0x1e>
 8002abc:	6023      	str	r3, [r4, #0]
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
 8002ac0:	200003a0 	.word	0x200003a0

08002ac4 <_write_r>:
 8002ac4:	b538      	push	{r3, r4, r5, lr}
 8002ac6:	4d07      	ldr	r5, [pc, #28]	@ (8002ae4 <_write_r+0x20>)
 8002ac8:	4604      	mov	r4, r0
 8002aca:	4608      	mov	r0, r1
 8002acc:	4611      	mov	r1, r2
 8002ace:	2200      	movs	r2, #0
 8002ad0:	602a      	str	r2, [r5, #0]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f7fe f882 	bl	8000bdc <_write>
 8002ad8:	1c43      	adds	r3, r0, #1
 8002ada:	d102      	bne.n	8002ae2 <_write_r+0x1e>
 8002adc:	682b      	ldr	r3, [r5, #0]
 8002ade:	b103      	cbz	r3, 8002ae2 <_write_r+0x1e>
 8002ae0:	6023      	str	r3, [r4, #0]
 8002ae2:	bd38      	pop	{r3, r4, r5, pc}
 8002ae4:	200003a0 	.word	0x200003a0

08002ae8 <__errno>:
 8002ae8:	4b01      	ldr	r3, [pc, #4]	@ (8002af0 <__errno+0x8>)
 8002aea:	6818      	ldr	r0, [r3, #0]
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	2000001c 	.word	0x2000001c

08002af4 <__libc_init_array>:
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	4d0d      	ldr	r5, [pc, #52]	@ (8002b2c <__libc_init_array+0x38>)
 8002af8:	4c0d      	ldr	r4, [pc, #52]	@ (8002b30 <__libc_init_array+0x3c>)
 8002afa:	1b64      	subs	r4, r4, r5
 8002afc:	10a4      	asrs	r4, r4, #2
 8002afe:	2600      	movs	r6, #0
 8002b00:	42a6      	cmp	r6, r4
 8002b02:	d109      	bne.n	8002b18 <__libc_init_array+0x24>
 8002b04:	4d0b      	ldr	r5, [pc, #44]	@ (8002b34 <__libc_init_array+0x40>)
 8002b06:	4c0c      	ldr	r4, [pc, #48]	@ (8002b38 <__libc_init_array+0x44>)
 8002b08:	f000 fd24 	bl	8003554 <_init>
 8002b0c:	1b64      	subs	r4, r4, r5
 8002b0e:	10a4      	asrs	r4, r4, #2
 8002b10:	2600      	movs	r6, #0
 8002b12:	42a6      	cmp	r6, r4
 8002b14:	d105      	bne.n	8002b22 <__libc_init_array+0x2e>
 8002b16:	bd70      	pop	{r4, r5, r6, pc}
 8002b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b1c:	4798      	blx	r3
 8002b1e:	3601      	adds	r6, #1
 8002b20:	e7ee      	b.n	8002b00 <__libc_init_array+0xc>
 8002b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b26:	4798      	blx	r3
 8002b28:	3601      	adds	r6, #1
 8002b2a:	e7f2      	b.n	8002b12 <__libc_init_array+0x1e>
 8002b2c:	080037f4 	.word	0x080037f4
 8002b30:	080037f4 	.word	0x080037f4
 8002b34:	080037f4 	.word	0x080037f4
 8002b38:	080037f8 	.word	0x080037f8

08002b3c <__retarget_lock_init_recursive>:
 8002b3c:	4770      	bx	lr

08002b3e <__retarget_lock_acquire_recursive>:
 8002b3e:	4770      	bx	lr

08002b40 <__retarget_lock_release_recursive>:
 8002b40:	4770      	bx	lr
	...

08002b44 <_free_r>:
 8002b44:	b538      	push	{r3, r4, r5, lr}
 8002b46:	4605      	mov	r5, r0
 8002b48:	2900      	cmp	r1, #0
 8002b4a:	d041      	beq.n	8002bd0 <_free_r+0x8c>
 8002b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b50:	1f0c      	subs	r4, r1, #4
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	bfb8      	it	lt
 8002b56:	18e4      	addlt	r4, r4, r3
 8002b58:	f000 f8e0 	bl	8002d1c <__malloc_lock>
 8002b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd4 <_free_r+0x90>)
 8002b5e:	6813      	ldr	r3, [r2, #0]
 8002b60:	b933      	cbnz	r3, 8002b70 <_free_r+0x2c>
 8002b62:	6063      	str	r3, [r4, #4]
 8002b64:	6014      	str	r4, [r2, #0]
 8002b66:	4628      	mov	r0, r5
 8002b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b6c:	f000 b8dc 	b.w	8002d28 <__malloc_unlock>
 8002b70:	42a3      	cmp	r3, r4
 8002b72:	d908      	bls.n	8002b86 <_free_r+0x42>
 8002b74:	6820      	ldr	r0, [r4, #0]
 8002b76:	1821      	adds	r1, r4, r0
 8002b78:	428b      	cmp	r3, r1
 8002b7a:	bf01      	itttt	eq
 8002b7c:	6819      	ldreq	r1, [r3, #0]
 8002b7e:	685b      	ldreq	r3, [r3, #4]
 8002b80:	1809      	addeq	r1, r1, r0
 8002b82:	6021      	streq	r1, [r4, #0]
 8002b84:	e7ed      	b.n	8002b62 <_free_r+0x1e>
 8002b86:	461a      	mov	r2, r3
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	b10b      	cbz	r3, 8002b90 <_free_r+0x4c>
 8002b8c:	42a3      	cmp	r3, r4
 8002b8e:	d9fa      	bls.n	8002b86 <_free_r+0x42>
 8002b90:	6811      	ldr	r1, [r2, #0]
 8002b92:	1850      	adds	r0, r2, r1
 8002b94:	42a0      	cmp	r0, r4
 8002b96:	d10b      	bne.n	8002bb0 <_free_r+0x6c>
 8002b98:	6820      	ldr	r0, [r4, #0]
 8002b9a:	4401      	add	r1, r0
 8002b9c:	1850      	adds	r0, r2, r1
 8002b9e:	4283      	cmp	r3, r0
 8002ba0:	6011      	str	r1, [r2, #0]
 8002ba2:	d1e0      	bne.n	8002b66 <_free_r+0x22>
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	6053      	str	r3, [r2, #4]
 8002baa:	4408      	add	r0, r1
 8002bac:	6010      	str	r0, [r2, #0]
 8002bae:	e7da      	b.n	8002b66 <_free_r+0x22>
 8002bb0:	d902      	bls.n	8002bb8 <_free_r+0x74>
 8002bb2:	230c      	movs	r3, #12
 8002bb4:	602b      	str	r3, [r5, #0]
 8002bb6:	e7d6      	b.n	8002b66 <_free_r+0x22>
 8002bb8:	6820      	ldr	r0, [r4, #0]
 8002bba:	1821      	adds	r1, r4, r0
 8002bbc:	428b      	cmp	r3, r1
 8002bbe:	bf04      	itt	eq
 8002bc0:	6819      	ldreq	r1, [r3, #0]
 8002bc2:	685b      	ldreq	r3, [r3, #4]
 8002bc4:	6063      	str	r3, [r4, #4]
 8002bc6:	bf04      	itt	eq
 8002bc8:	1809      	addeq	r1, r1, r0
 8002bca:	6021      	streq	r1, [r4, #0]
 8002bcc:	6054      	str	r4, [r2, #4]
 8002bce:	e7ca      	b.n	8002b66 <_free_r+0x22>
 8002bd0:	bd38      	pop	{r3, r4, r5, pc}
 8002bd2:	bf00      	nop
 8002bd4:	200003ac 	.word	0x200003ac

08002bd8 <sbrk_aligned>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	4e0f      	ldr	r6, [pc, #60]	@ (8002c18 <sbrk_aligned+0x40>)
 8002bdc:	460c      	mov	r4, r1
 8002bde:	6831      	ldr	r1, [r6, #0]
 8002be0:	4605      	mov	r5, r0
 8002be2:	b911      	cbnz	r1, 8002bea <sbrk_aligned+0x12>
 8002be4:	f000 fca6 	bl	8003534 <_sbrk_r>
 8002be8:	6030      	str	r0, [r6, #0]
 8002bea:	4621      	mov	r1, r4
 8002bec:	4628      	mov	r0, r5
 8002bee:	f000 fca1 	bl	8003534 <_sbrk_r>
 8002bf2:	1c43      	adds	r3, r0, #1
 8002bf4:	d103      	bne.n	8002bfe <sbrk_aligned+0x26>
 8002bf6:	f04f 34ff 	mov.w	r4, #4294967295
 8002bfa:	4620      	mov	r0, r4
 8002bfc:	bd70      	pop	{r4, r5, r6, pc}
 8002bfe:	1cc4      	adds	r4, r0, #3
 8002c00:	f024 0403 	bic.w	r4, r4, #3
 8002c04:	42a0      	cmp	r0, r4
 8002c06:	d0f8      	beq.n	8002bfa <sbrk_aligned+0x22>
 8002c08:	1a21      	subs	r1, r4, r0
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	f000 fc92 	bl	8003534 <_sbrk_r>
 8002c10:	3001      	adds	r0, #1
 8002c12:	d1f2      	bne.n	8002bfa <sbrk_aligned+0x22>
 8002c14:	e7ef      	b.n	8002bf6 <sbrk_aligned+0x1e>
 8002c16:	bf00      	nop
 8002c18:	200003a8 	.word	0x200003a8

08002c1c <_malloc_r>:
 8002c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c20:	1ccd      	adds	r5, r1, #3
 8002c22:	f025 0503 	bic.w	r5, r5, #3
 8002c26:	3508      	adds	r5, #8
 8002c28:	2d0c      	cmp	r5, #12
 8002c2a:	bf38      	it	cc
 8002c2c:	250c      	movcc	r5, #12
 8002c2e:	2d00      	cmp	r5, #0
 8002c30:	4606      	mov	r6, r0
 8002c32:	db01      	blt.n	8002c38 <_malloc_r+0x1c>
 8002c34:	42a9      	cmp	r1, r5
 8002c36:	d904      	bls.n	8002c42 <_malloc_r+0x26>
 8002c38:	230c      	movs	r3, #12
 8002c3a:	6033      	str	r3, [r6, #0]
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d18 <_malloc_r+0xfc>
 8002c46:	f000 f869 	bl	8002d1c <__malloc_lock>
 8002c4a:	f8d8 3000 	ldr.w	r3, [r8]
 8002c4e:	461c      	mov	r4, r3
 8002c50:	bb44      	cbnz	r4, 8002ca4 <_malloc_r+0x88>
 8002c52:	4629      	mov	r1, r5
 8002c54:	4630      	mov	r0, r6
 8002c56:	f7ff ffbf 	bl	8002bd8 <sbrk_aligned>
 8002c5a:	1c43      	adds	r3, r0, #1
 8002c5c:	4604      	mov	r4, r0
 8002c5e:	d158      	bne.n	8002d12 <_malloc_r+0xf6>
 8002c60:	f8d8 4000 	ldr.w	r4, [r8]
 8002c64:	4627      	mov	r7, r4
 8002c66:	2f00      	cmp	r7, #0
 8002c68:	d143      	bne.n	8002cf2 <_malloc_r+0xd6>
 8002c6a:	2c00      	cmp	r4, #0
 8002c6c:	d04b      	beq.n	8002d06 <_malloc_r+0xea>
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	4639      	mov	r1, r7
 8002c72:	4630      	mov	r0, r6
 8002c74:	eb04 0903 	add.w	r9, r4, r3
 8002c78:	f000 fc5c 	bl	8003534 <_sbrk_r>
 8002c7c:	4581      	cmp	r9, r0
 8002c7e:	d142      	bne.n	8002d06 <_malloc_r+0xea>
 8002c80:	6821      	ldr	r1, [r4, #0]
 8002c82:	1a6d      	subs	r5, r5, r1
 8002c84:	4629      	mov	r1, r5
 8002c86:	4630      	mov	r0, r6
 8002c88:	f7ff ffa6 	bl	8002bd8 <sbrk_aligned>
 8002c8c:	3001      	adds	r0, #1
 8002c8e:	d03a      	beq.n	8002d06 <_malloc_r+0xea>
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	442b      	add	r3, r5
 8002c94:	6023      	str	r3, [r4, #0]
 8002c96:	f8d8 3000 	ldr.w	r3, [r8]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	bb62      	cbnz	r2, 8002cf8 <_malloc_r+0xdc>
 8002c9e:	f8c8 7000 	str.w	r7, [r8]
 8002ca2:	e00f      	b.n	8002cc4 <_malloc_r+0xa8>
 8002ca4:	6822      	ldr	r2, [r4, #0]
 8002ca6:	1b52      	subs	r2, r2, r5
 8002ca8:	d420      	bmi.n	8002cec <_malloc_r+0xd0>
 8002caa:	2a0b      	cmp	r2, #11
 8002cac:	d917      	bls.n	8002cde <_malloc_r+0xc2>
 8002cae:	1961      	adds	r1, r4, r5
 8002cb0:	42a3      	cmp	r3, r4
 8002cb2:	6025      	str	r5, [r4, #0]
 8002cb4:	bf18      	it	ne
 8002cb6:	6059      	strne	r1, [r3, #4]
 8002cb8:	6863      	ldr	r3, [r4, #4]
 8002cba:	bf08      	it	eq
 8002cbc:	f8c8 1000 	streq.w	r1, [r8]
 8002cc0:	5162      	str	r2, [r4, r5]
 8002cc2:	604b      	str	r3, [r1, #4]
 8002cc4:	4630      	mov	r0, r6
 8002cc6:	f000 f82f 	bl	8002d28 <__malloc_unlock>
 8002cca:	f104 000b 	add.w	r0, r4, #11
 8002cce:	1d23      	adds	r3, r4, #4
 8002cd0:	f020 0007 	bic.w	r0, r0, #7
 8002cd4:	1ac2      	subs	r2, r0, r3
 8002cd6:	bf1c      	itt	ne
 8002cd8:	1a1b      	subne	r3, r3, r0
 8002cda:	50a3      	strne	r3, [r4, r2]
 8002cdc:	e7af      	b.n	8002c3e <_malloc_r+0x22>
 8002cde:	6862      	ldr	r2, [r4, #4]
 8002ce0:	42a3      	cmp	r3, r4
 8002ce2:	bf0c      	ite	eq
 8002ce4:	f8c8 2000 	streq.w	r2, [r8]
 8002ce8:	605a      	strne	r2, [r3, #4]
 8002cea:	e7eb      	b.n	8002cc4 <_malloc_r+0xa8>
 8002cec:	4623      	mov	r3, r4
 8002cee:	6864      	ldr	r4, [r4, #4]
 8002cf0:	e7ae      	b.n	8002c50 <_malloc_r+0x34>
 8002cf2:	463c      	mov	r4, r7
 8002cf4:	687f      	ldr	r7, [r7, #4]
 8002cf6:	e7b6      	b.n	8002c66 <_malloc_r+0x4a>
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	42a3      	cmp	r3, r4
 8002cfe:	d1fb      	bne.n	8002cf8 <_malloc_r+0xdc>
 8002d00:	2300      	movs	r3, #0
 8002d02:	6053      	str	r3, [r2, #4]
 8002d04:	e7de      	b.n	8002cc4 <_malloc_r+0xa8>
 8002d06:	230c      	movs	r3, #12
 8002d08:	6033      	str	r3, [r6, #0]
 8002d0a:	4630      	mov	r0, r6
 8002d0c:	f000 f80c 	bl	8002d28 <__malloc_unlock>
 8002d10:	e794      	b.n	8002c3c <_malloc_r+0x20>
 8002d12:	6005      	str	r5, [r0, #0]
 8002d14:	e7d6      	b.n	8002cc4 <_malloc_r+0xa8>
 8002d16:	bf00      	nop
 8002d18:	200003ac 	.word	0x200003ac

08002d1c <__malloc_lock>:
 8002d1c:	4801      	ldr	r0, [pc, #4]	@ (8002d24 <__malloc_lock+0x8>)
 8002d1e:	f7ff bf0e 	b.w	8002b3e <__retarget_lock_acquire_recursive>
 8002d22:	bf00      	nop
 8002d24:	200003a4 	.word	0x200003a4

08002d28 <__malloc_unlock>:
 8002d28:	4801      	ldr	r0, [pc, #4]	@ (8002d30 <__malloc_unlock+0x8>)
 8002d2a:	f7ff bf09 	b.w	8002b40 <__retarget_lock_release_recursive>
 8002d2e:	bf00      	nop
 8002d30:	200003a4 	.word	0x200003a4

08002d34 <__sfputc_r>:
 8002d34:	6893      	ldr	r3, [r2, #8]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	b410      	push	{r4}
 8002d3c:	6093      	str	r3, [r2, #8]
 8002d3e:	da08      	bge.n	8002d52 <__sfputc_r+0x1e>
 8002d40:	6994      	ldr	r4, [r2, #24]
 8002d42:	42a3      	cmp	r3, r4
 8002d44:	db01      	blt.n	8002d4a <__sfputc_r+0x16>
 8002d46:	290a      	cmp	r1, #10
 8002d48:	d103      	bne.n	8002d52 <__sfputc_r+0x1e>
 8002d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d4e:	f7ff bde8 	b.w	8002922 <__swbuf_r>
 8002d52:	6813      	ldr	r3, [r2, #0]
 8002d54:	1c58      	adds	r0, r3, #1
 8002d56:	6010      	str	r0, [r2, #0]
 8002d58:	7019      	strb	r1, [r3, #0]
 8002d5a:	4608      	mov	r0, r1
 8002d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <__sfputs_r>:
 8002d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d64:	4606      	mov	r6, r0
 8002d66:	460f      	mov	r7, r1
 8002d68:	4614      	mov	r4, r2
 8002d6a:	18d5      	adds	r5, r2, r3
 8002d6c:	42ac      	cmp	r4, r5
 8002d6e:	d101      	bne.n	8002d74 <__sfputs_r+0x12>
 8002d70:	2000      	movs	r0, #0
 8002d72:	e007      	b.n	8002d84 <__sfputs_r+0x22>
 8002d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d78:	463a      	mov	r2, r7
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	f7ff ffda 	bl	8002d34 <__sfputc_r>
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	d1f3      	bne.n	8002d6c <__sfputs_r+0xa>
 8002d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d88 <_vfiprintf_r>:
 8002d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d8c:	460d      	mov	r5, r1
 8002d8e:	b09d      	sub	sp, #116	@ 0x74
 8002d90:	4614      	mov	r4, r2
 8002d92:	4698      	mov	r8, r3
 8002d94:	4606      	mov	r6, r0
 8002d96:	b118      	cbz	r0, 8002da0 <_vfiprintf_r+0x18>
 8002d98:	6a03      	ldr	r3, [r0, #32]
 8002d9a:	b90b      	cbnz	r3, 8002da0 <_vfiprintf_r+0x18>
 8002d9c:	f7ff fcd8 	bl	8002750 <__sinit>
 8002da0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002da2:	07d9      	lsls	r1, r3, #31
 8002da4:	d405      	bmi.n	8002db2 <_vfiprintf_r+0x2a>
 8002da6:	89ab      	ldrh	r3, [r5, #12]
 8002da8:	059a      	lsls	r2, r3, #22
 8002daa:	d402      	bmi.n	8002db2 <_vfiprintf_r+0x2a>
 8002dac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002dae:	f7ff fec6 	bl	8002b3e <__retarget_lock_acquire_recursive>
 8002db2:	89ab      	ldrh	r3, [r5, #12]
 8002db4:	071b      	lsls	r3, r3, #28
 8002db6:	d501      	bpl.n	8002dbc <_vfiprintf_r+0x34>
 8002db8:	692b      	ldr	r3, [r5, #16]
 8002dba:	b99b      	cbnz	r3, 8002de4 <_vfiprintf_r+0x5c>
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	4630      	mov	r0, r6
 8002dc0:	f7ff fdee 	bl	80029a0 <__swsetup_r>
 8002dc4:	b170      	cbz	r0, 8002de4 <_vfiprintf_r+0x5c>
 8002dc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002dc8:	07dc      	lsls	r4, r3, #31
 8002dca:	d504      	bpl.n	8002dd6 <_vfiprintf_r+0x4e>
 8002dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd0:	b01d      	add	sp, #116	@ 0x74
 8002dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dd6:	89ab      	ldrh	r3, [r5, #12]
 8002dd8:	0598      	lsls	r0, r3, #22
 8002dda:	d4f7      	bmi.n	8002dcc <_vfiprintf_r+0x44>
 8002ddc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002dde:	f7ff feaf 	bl	8002b40 <__retarget_lock_release_recursive>
 8002de2:	e7f3      	b.n	8002dcc <_vfiprintf_r+0x44>
 8002de4:	2300      	movs	r3, #0
 8002de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002de8:	2320      	movs	r3, #32
 8002dea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002dee:	f8cd 800c 	str.w	r8, [sp, #12]
 8002df2:	2330      	movs	r3, #48	@ 0x30
 8002df4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002fa4 <_vfiprintf_r+0x21c>
 8002df8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002dfc:	f04f 0901 	mov.w	r9, #1
 8002e00:	4623      	mov	r3, r4
 8002e02:	469a      	mov	sl, r3
 8002e04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e08:	b10a      	cbz	r2, 8002e0e <_vfiprintf_r+0x86>
 8002e0a:	2a25      	cmp	r2, #37	@ 0x25
 8002e0c:	d1f9      	bne.n	8002e02 <_vfiprintf_r+0x7a>
 8002e0e:	ebba 0b04 	subs.w	fp, sl, r4
 8002e12:	d00b      	beq.n	8002e2c <_vfiprintf_r+0xa4>
 8002e14:	465b      	mov	r3, fp
 8002e16:	4622      	mov	r2, r4
 8002e18:	4629      	mov	r1, r5
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	f7ff ffa1 	bl	8002d62 <__sfputs_r>
 8002e20:	3001      	adds	r0, #1
 8002e22:	f000 80a7 	beq.w	8002f74 <_vfiprintf_r+0x1ec>
 8002e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e28:	445a      	add	r2, fp
 8002e2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e2c:	f89a 3000 	ldrb.w	r3, [sl]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 809f 	beq.w	8002f74 <_vfiprintf_r+0x1ec>
 8002e36:	2300      	movs	r3, #0
 8002e38:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e40:	f10a 0a01 	add.w	sl, sl, #1
 8002e44:	9304      	str	r3, [sp, #16]
 8002e46:	9307      	str	r3, [sp, #28]
 8002e48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e4e:	4654      	mov	r4, sl
 8002e50:	2205      	movs	r2, #5
 8002e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e56:	4853      	ldr	r0, [pc, #332]	@ (8002fa4 <_vfiprintf_r+0x21c>)
 8002e58:	f7fd f9da 	bl	8000210 <memchr>
 8002e5c:	9a04      	ldr	r2, [sp, #16]
 8002e5e:	b9d8      	cbnz	r0, 8002e98 <_vfiprintf_r+0x110>
 8002e60:	06d1      	lsls	r1, r2, #27
 8002e62:	bf44      	itt	mi
 8002e64:	2320      	movmi	r3, #32
 8002e66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e6a:	0713      	lsls	r3, r2, #28
 8002e6c:	bf44      	itt	mi
 8002e6e:	232b      	movmi	r3, #43	@ 0x2b
 8002e70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e74:	f89a 3000 	ldrb.w	r3, [sl]
 8002e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e7a:	d015      	beq.n	8002ea8 <_vfiprintf_r+0x120>
 8002e7c:	9a07      	ldr	r2, [sp, #28]
 8002e7e:	4654      	mov	r4, sl
 8002e80:	2000      	movs	r0, #0
 8002e82:	f04f 0c0a 	mov.w	ip, #10
 8002e86:	4621      	mov	r1, r4
 8002e88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e8c:	3b30      	subs	r3, #48	@ 0x30
 8002e8e:	2b09      	cmp	r3, #9
 8002e90:	d94b      	bls.n	8002f2a <_vfiprintf_r+0x1a2>
 8002e92:	b1b0      	cbz	r0, 8002ec2 <_vfiprintf_r+0x13a>
 8002e94:	9207      	str	r2, [sp, #28]
 8002e96:	e014      	b.n	8002ec2 <_vfiprintf_r+0x13a>
 8002e98:	eba0 0308 	sub.w	r3, r0, r8
 8002e9c:	fa09 f303 	lsl.w	r3, r9, r3
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	9304      	str	r3, [sp, #16]
 8002ea4:	46a2      	mov	sl, r4
 8002ea6:	e7d2      	b.n	8002e4e <_vfiprintf_r+0xc6>
 8002ea8:	9b03      	ldr	r3, [sp, #12]
 8002eaa:	1d19      	adds	r1, r3, #4
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	9103      	str	r1, [sp, #12]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bfbb      	ittet	lt
 8002eb4:	425b      	neglt	r3, r3
 8002eb6:	f042 0202 	orrlt.w	r2, r2, #2
 8002eba:	9307      	strge	r3, [sp, #28]
 8002ebc:	9307      	strlt	r3, [sp, #28]
 8002ebe:	bfb8      	it	lt
 8002ec0:	9204      	strlt	r2, [sp, #16]
 8002ec2:	7823      	ldrb	r3, [r4, #0]
 8002ec4:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ec6:	d10a      	bne.n	8002ede <_vfiprintf_r+0x156>
 8002ec8:	7863      	ldrb	r3, [r4, #1]
 8002eca:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ecc:	d132      	bne.n	8002f34 <_vfiprintf_r+0x1ac>
 8002ece:	9b03      	ldr	r3, [sp, #12]
 8002ed0:	1d1a      	adds	r2, r3, #4
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	9203      	str	r2, [sp, #12]
 8002ed6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002eda:	3402      	adds	r4, #2
 8002edc:	9305      	str	r3, [sp, #20]
 8002ede:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002fb4 <_vfiprintf_r+0x22c>
 8002ee2:	7821      	ldrb	r1, [r4, #0]
 8002ee4:	2203      	movs	r2, #3
 8002ee6:	4650      	mov	r0, sl
 8002ee8:	f7fd f992 	bl	8000210 <memchr>
 8002eec:	b138      	cbz	r0, 8002efe <_vfiprintf_r+0x176>
 8002eee:	9b04      	ldr	r3, [sp, #16]
 8002ef0:	eba0 000a 	sub.w	r0, r0, sl
 8002ef4:	2240      	movs	r2, #64	@ 0x40
 8002ef6:	4082      	lsls	r2, r0
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	3401      	adds	r4, #1
 8002efc:	9304      	str	r3, [sp, #16]
 8002efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f02:	4829      	ldr	r0, [pc, #164]	@ (8002fa8 <_vfiprintf_r+0x220>)
 8002f04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f08:	2206      	movs	r2, #6
 8002f0a:	f7fd f981 	bl	8000210 <memchr>
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	d03f      	beq.n	8002f92 <_vfiprintf_r+0x20a>
 8002f12:	4b26      	ldr	r3, [pc, #152]	@ (8002fac <_vfiprintf_r+0x224>)
 8002f14:	bb1b      	cbnz	r3, 8002f5e <_vfiprintf_r+0x1d6>
 8002f16:	9b03      	ldr	r3, [sp, #12]
 8002f18:	3307      	adds	r3, #7
 8002f1a:	f023 0307 	bic.w	r3, r3, #7
 8002f1e:	3308      	adds	r3, #8
 8002f20:	9303      	str	r3, [sp, #12]
 8002f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f24:	443b      	add	r3, r7
 8002f26:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f28:	e76a      	b.n	8002e00 <_vfiprintf_r+0x78>
 8002f2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f2e:	460c      	mov	r4, r1
 8002f30:	2001      	movs	r0, #1
 8002f32:	e7a8      	b.n	8002e86 <_vfiprintf_r+0xfe>
 8002f34:	2300      	movs	r3, #0
 8002f36:	3401      	adds	r4, #1
 8002f38:	9305      	str	r3, [sp, #20]
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f04f 0c0a 	mov.w	ip, #10
 8002f40:	4620      	mov	r0, r4
 8002f42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f46:	3a30      	subs	r2, #48	@ 0x30
 8002f48:	2a09      	cmp	r2, #9
 8002f4a:	d903      	bls.n	8002f54 <_vfiprintf_r+0x1cc>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0c6      	beq.n	8002ede <_vfiprintf_r+0x156>
 8002f50:	9105      	str	r1, [sp, #20]
 8002f52:	e7c4      	b.n	8002ede <_vfiprintf_r+0x156>
 8002f54:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f58:	4604      	mov	r4, r0
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e7f0      	b.n	8002f40 <_vfiprintf_r+0x1b8>
 8002f5e:	ab03      	add	r3, sp, #12
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	462a      	mov	r2, r5
 8002f64:	4b12      	ldr	r3, [pc, #72]	@ (8002fb0 <_vfiprintf_r+0x228>)
 8002f66:	a904      	add	r1, sp, #16
 8002f68:	4630      	mov	r0, r6
 8002f6a:	f3af 8000 	nop.w
 8002f6e:	4607      	mov	r7, r0
 8002f70:	1c78      	adds	r0, r7, #1
 8002f72:	d1d6      	bne.n	8002f22 <_vfiprintf_r+0x19a>
 8002f74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f76:	07d9      	lsls	r1, r3, #31
 8002f78:	d405      	bmi.n	8002f86 <_vfiprintf_r+0x1fe>
 8002f7a:	89ab      	ldrh	r3, [r5, #12]
 8002f7c:	059a      	lsls	r2, r3, #22
 8002f7e:	d402      	bmi.n	8002f86 <_vfiprintf_r+0x1fe>
 8002f80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f82:	f7ff fddd 	bl	8002b40 <__retarget_lock_release_recursive>
 8002f86:	89ab      	ldrh	r3, [r5, #12]
 8002f88:	065b      	lsls	r3, r3, #25
 8002f8a:	f53f af1f 	bmi.w	8002dcc <_vfiprintf_r+0x44>
 8002f8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f90:	e71e      	b.n	8002dd0 <_vfiprintf_r+0x48>
 8002f92:	ab03      	add	r3, sp, #12
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	462a      	mov	r2, r5
 8002f98:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <_vfiprintf_r+0x228>)
 8002f9a:	a904      	add	r1, sp, #16
 8002f9c:	4630      	mov	r0, r6
 8002f9e:	f000 f879 	bl	8003094 <_printf_i>
 8002fa2:	e7e4      	b.n	8002f6e <_vfiprintf_r+0x1e6>
 8002fa4:	080037b8 	.word	0x080037b8
 8002fa8:	080037c2 	.word	0x080037c2
 8002fac:	00000000 	.word	0x00000000
 8002fb0:	08002d63 	.word	0x08002d63
 8002fb4:	080037be 	.word	0x080037be

08002fb8 <_printf_common>:
 8002fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fbc:	4616      	mov	r6, r2
 8002fbe:	4698      	mov	r8, r3
 8002fc0:	688a      	ldr	r2, [r1, #8]
 8002fc2:	690b      	ldr	r3, [r1, #16]
 8002fc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	bfb8      	it	lt
 8002fcc:	4613      	movlt	r3, r2
 8002fce:	6033      	str	r3, [r6, #0]
 8002fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002fd4:	4607      	mov	r7, r0
 8002fd6:	460c      	mov	r4, r1
 8002fd8:	b10a      	cbz	r2, 8002fde <_printf_common+0x26>
 8002fda:	3301      	adds	r3, #1
 8002fdc:	6033      	str	r3, [r6, #0]
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	0699      	lsls	r1, r3, #26
 8002fe2:	bf42      	ittt	mi
 8002fe4:	6833      	ldrmi	r3, [r6, #0]
 8002fe6:	3302      	addmi	r3, #2
 8002fe8:	6033      	strmi	r3, [r6, #0]
 8002fea:	6825      	ldr	r5, [r4, #0]
 8002fec:	f015 0506 	ands.w	r5, r5, #6
 8002ff0:	d106      	bne.n	8003000 <_printf_common+0x48>
 8002ff2:	f104 0a19 	add.w	sl, r4, #25
 8002ff6:	68e3      	ldr	r3, [r4, #12]
 8002ff8:	6832      	ldr	r2, [r6, #0]
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	42ab      	cmp	r3, r5
 8002ffe:	dc26      	bgt.n	800304e <_printf_common+0x96>
 8003000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	3b00      	subs	r3, #0
 8003008:	bf18      	it	ne
 800300a:	2301      	movne	r3, #1
 800300c:	0692      	lsls	r2, r2, #26
 800300e:	d42b      	bmi.n	8003068 <_printf_common+0xb0>
 8003010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003014:	4641      	mov	r1, r8
 8003016:	4638      	mov	r0, r7
 8003018:	47c8      	blx	r9
 800301a:	3001      	adds	r0, #1
 800301c:	d01e      	beq.n	800305c <_printf_common+0xa4>
 800301e:	6823      	ldr	r3, [r4, #0]
 8003020:	6922      	ldr	r2, [r4, #16]
 8003022:	f003 0306 	and.w	r3, r3, #6
 8003026:	2b04      	cmp	r3, #4
 8003028:	bf02      	ittt	eq
 800302a:	68e5      	ldreq	r5, [r4, #12]
 800302c:	6833      	ldreq	r3, [r6, #0]
 800302e:	1aed      	subeq	r5, r5, r3
 8003030:	68a3      	ldr	r3, [r4, #8]
 8003032:	bf0c      	ite	eq
 8003034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003038:	2500      	movne	r5, #0
 800303a:	4293      	cmp	r3, r2
 800303c:	bfc4      	itt	gt
 800303e:	1a9b      	subgt	r3, r3, r2
 8003040:	18ed      	addgt	r5, r5, r3
 8003042:	2600      	movs	r6, #0
 8003044:	341a      	adds	r4, #26
 8003046:	42b5      	cmp	r5, r6
 8003048:	d11a      	bne.n	8003080 <_printf_common+0xc8>
 800304a:	2000      	movs	r0, #0
 800304c:	e008      	b.n	8003060 <_printf_common+0xa8>
 800304e:	2301      	movs	r3, #1
 8003050:	4652      	mov	r2, sl
 8003052:	4641      	mov	r1, r8
 8003054:	4638      	mov	r0, r7
 8003056:	47c8      	blx	r9
 8003058:	3001      	adds	r0, #1
 800305a:	d103      	bne.n	8003064 <_printf_common+0xac>
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003064:	3501      	adds	r5, #1
 8003066:	e7c6      	b.n	8002ff6 <_printf_common+0x3e>
 8003068:	18e1      	adds	r1, r4, r3
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	2030      	movs	r0, #48	@ 0x30
 800306e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003072:	4422      	add	r2, r4
 8003074:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003078:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800307c:	3302      	adds	r3, #2
 800307e:	e7c7      	b.n	8003010 <_printf_common+0x58>
 8003080:	2301      	movs	r3, #1
 8003082:	4622      	mov	r2, r4
 8003084:	4641      	mov	r1, r8
 8003086:	4638      	mov	r0, r7
 8003088:	47c8      	blx	r9
 800308a:	3001      	adds	r0, #1
 800308c:	d0e6      	beq.n	800305c <_printf_common+0xa4>
 800308e:	3601      	adds	r6, #1
 8003090:	e7d9      	b.n	8003046 <_printf_common+0x8e>
	...

08003094 <_printf_i>:
 8003094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003098:	7e0f      	ldrb	r7, [r1, #24]
 800309a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800309c:	2f78      	cmp	r7, #120	@ 0x78
 800309e:	4691      	mov	r9, r2
 80030a0:	4680      	mov	r8, r0
 80030a2:	460c      	mov	r4, r1
 80030a4:	469a      	mov	sl, r3
 80030a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80030aa:	d807      	bhi.n	80030bc <_printf_i+0x28>
 80030ac:	2f62      	cmp	r7, #98	@ 0x62
 80030ae:	d80a      	bhi.n	80030c6 <_printf_i+0x32>
 80030b0:	2f00      	cmp	r7, #0
 80030b2:	f000 80d2 	beq.w	800325a <_printf_i+0x1c6>
 80030b6:	2f58      	cmp	r7, #88	@ 0x58
 80030b8:	f000 80b9 	beq.w	800322e <_printf_i+0x19a>
 80030bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80030c4:	e03a      	b.n	800313c <_printf_i+0xa8>
 80030c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80030ca:	2b15      	cmp	r3, #21
 80030cc:	d8f6      	bhi.n	80030bc <_printf_i+0x28>
 80030ce:	a101      	add	r1, pc, #4	@ (adr r1, 80030d4 <_printf_i+0x40>)
 80030d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030d4:	0800312d 	.word	0x0800312d
 80030d8:	08003141 	.word	0x08003141
 80030dc:	080030bd 	.word	0x080030bd
 80030e0:	080030bd 	.word	0x080030bd
 80030e4:	080030bd 	.word	0x080030bd
 80030e8:	080030bd 	.word	0x080030bd
 80030ec:	08003141 	.word	0x08003141
 80030f0:	080030bd 	.word	0x080030bd
 80030f4:	080030bd 	.word	0x080030bd
 80030f8:	080030bd 	.word	0x080030bd
 80030fc:	080030bd 	.word	0x080030bd
 8003100:	08003241 	.word	0x08003241
 8003104:	0800316b 	.word	0x0800316b
 8003108:	080031fb 	.word	0x080031fb
 800310c:	080030bd 	.word	0x080030bd
 8003110:	080030bd 	.word	0x080030bd
 8003114:	08003263 	.word	0x08003263
 8003118:	080030bd 	.word	0x080030bd
 800311c:	0800316b 	.word	0x0800316b
 8003120:	080030bd 	.word	0x080030bd
 8003124:	080030bd 	.word	0x080030bd
 8003128:	08003203 	.word	0x08003203
 800312c:	6833      	ldr	r3, [r6, #0]
 800312e:	1d1a      	adds	r2, r3, #4
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6032      	str	r2, [r6, #0]
 8003134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003138:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800313c:	2301      	movs	r3, #1
 800313e:	e09d      	b.n	800327c <_printf_i+0x1e8>
 8003140:	6833      	ldr	r3, [r6, #0]
 8003142:	6820      	ldr	r0, [r4, #0]
 8003144:	1d19      	adds	r1, r3, #4
 8003146:	6031      	str	r1, [r6, #0]
 8003148:	0606      	lsls	r6, r0, #24
 800314a:	d501      	bpl.n	8003150 <_printf_i+0xbc>
 800314c:	681d      	ldr	r5, [r3, #0]
 800314e:	e003      	b.n	8003158 <_printf_i+0xc4>
 8003150:	0645      	lsls	r5, r0, #25
 8003152:	d5fb      	bpl.n	800314c <_printf_i+0xb8>
 8003154:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003158:	2d00      	cmp	r5, #0
 800315a:	da03      	bge.n	8003164 <_printf_i+0xd0>
 800315c:	232d      	movs	r3, #45	@ 0x2d
 800315e:	426d      	negs	r5, r5
 8003160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003164:	4859      	ldr	r0, [pc, #356]	@ (80032cc <_printf_i+0x238>)
 8003166:	230a      	movs	r3, #10
 8003168:	e011      	b.n	800318e <_printf_i+0xfa>
 800316a:	6821      	ldr	r1, [r4, #0]
 800316c:	6833      	ldr	r3, [r6, #0]
 800316e:	0608      	lsls	r0, r1, #24
 8003170:	f853 5b04 	ldr.w	r5, [r3], #4
 8003174:	d402      	bmi.n	800317c <_printf_i+0xe8>
 8003176:	0649      	lsls	r1, r1, #25
 8003178:	bf48      	it	mi
 800317a:	b2ad      	uxthmi	r5, r5
 800317c:	2f6f      	cmp	r7, #111	@ 0x6f
 800317e:	4853      	ldr	r0, [pc, #332]	@ (80032cc <_printf_i+0x238>)
 8003180:	6033      	str	r3, [r6, #0]
 8003182:	bf14      	ite	ne
 8003184:	230a      	movne	r3, #10
 8003186:	2308      	moveq	r3, #8
 8003188:	2100      	movs	r1, #0
 800318a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800318e:	6866      	ldr	r6, [r4, #4]
 8003190:	60a6      	str	r6, [r4, #8]
 8003192:	2e00      	cmp	r6, #0
 8003194:	bfa2      	ittt	ge
 8003196:	6821      	ldrge	r1, [r4, #0]
 8003198:	f021 0104 	bicge.w	r1, r1, #4
 800319c:	6021      	strge	r1, [r4, #0]
 800319e:	b90d      	cbnz	r5, 80031a4 <_printf_i+0x110>
 80031a0:	2e00      	cmp	r6, #0
 80031a2:	d04b      	beq.n	800323c <_printf_i+0x1a8>
 80031a4:	4616      	mov	r6, r2
 80031a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80031aa:	fb03 5711 	mls	r7, r3, r1, r5
 80031ae:	5dc7      	ldrb	r7, [r0, r7]
 80031b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80031b4:	462f      	mov	r7, r5
 80031b6:	42bb      	cmp	r3, r7
 80031b8:	460d      	mov	r5, r1
 80031ba:	d9f4      	bls.n	80031a6 <_printf_i+0x112>
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d10b      	bne.n	80031d8 <_printf_i+0x144>
 80031c0:	6823      	ldr	r3, [r4, #0]
 80031c2:	07df      	lsls	r7, r3, #31
 80031c4:	d508      	bpl.n	80031d8 <_printf_i+0x144>
 80031c6:	6923      	ldr	r3, [r4, #16]
 80031c8:	6861      	ldr	r1, [r4, #4]
 80031ca:	4299      	cmp	r1, r3
 80031cc:	bfde      	ittt	le
 80031ce:	2330      	movle	r3, #48	@ 0x30
 80031d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031d8:	1b92      	subs	r2, r2, r6
 80031da:	6122      	str	r2, [r4, #16]
 80031dc:	f8cd a000 	str.w	sl, [sp]
 80031e0:	464b      	mov	r3, r9
 80031e2:	aa03      	add	r2, sp, #12
 80031e4:	4621      	mov	r1, r4
 80031e6:	4640      	mov	r0, r8
 80031e8:	f7ff fee6 	bl	8002fb8 <_printf_common>
 80031ec:	3001      	adds	r0, #1
 80031ee:	d14a      	bne.n	8003286 <_printf_i+0x1f2>
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	b004      	add	sp, #16
 80031f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031fa:	6823      	ldr	r3, [r4, #0]
 80031fc:	f043 0320 	orr.w	r3, r3, #32
 8003200:	6023      	str	r3, [r4, #0]
 8003202:	4833      	ldr	r0, [pc, #204]	@ (80032d0 <_printf_i+0x23c>)
 8003204:	2778      	movs	r7, #120	@ 0x78
 8003206:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800320a:	6823      	ldr	r3, [r4, #0]
 800320c:	6831      	ldr	r1, [r6, #0]
 800320e:	061f      	lsls	r7, r3, #24
 8003210:	f851 5b04 	ldr.w	r5, [r1], #4
 8003214:	d402      	bmi.n	800321c <_printf_i+0x188>
 8003216:	065f      	lsls	r7, r3, #25
 8003218:	bf48      	it	mi
 800321a:	b2ad      	uxthmi	r5, r5
 800321c:	6031      	str	r1, [r6, #0]
 800321e:	07d9      	lsls	r1, r3, #31
 8003220:	bf44      	itt	mi
 8003222:	f043 0320 	orrmi.w	r3, r3, #32
 8003226:	6023      	strmi	r3, [r4, #0]
 8003228:	b11d      	cbz	r5, 8003232 <_printf_i+0x19e>
 800322a:	2310      	movs	r3, #16
 800322c:	e7ac      	b.n	8003188 <_printf_i+0xf4>
 800322e:	4827      	ldr	r0, [pc, #156]	@ (80032cc <_printf_i+0x238>)
 8003230:	e7e9      	b.n	8003206 <_printf_i+0x172>
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	f023 0320 	bic.w	r3, r3, #32
 8003238:	6023      	str	r3, [r4, #0]
 800323a:	e7f6      	b.n	800322a <_printf_i+0x196>
 800323c:	4616      	mov	r6, r2
 800323e:	e7bd      	b.n	80031bc <_printf_i+0x128>
 8003240:	6833      	ldr	r3, [r6, #0]
 8003242:	6825      	ldr	r5, [r4, #0]
 8003244:	6961      	ldr	r1, [r4, #20]
 8003246:	1d18      	adds	r0, r3, #4
 8003248:	6030      	str	r0, [r6, #0]
 800324a:	062e      	lsls	r6, r5, #24
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	d501      	bpl.n	8003254 <_printf_i+0x1c0>
 8003250:	6019      	str	r1, [r3, #0]
 8003252:	e002      	b.n	800325a <_printf_i+0x1c6>
 8003254:	0668      	lsls	r0, r5, #25
 8003256:	d5fb      	bpl.n	8003250 <_printf_i+0x1bc>
 8003258:	8019      	strh	r1, [r3, #0]
 800325a:	2300      	movs	r3, #0
 800325c:	6123      	str	r3, [r4, #16]
 800325e:	4616      	mov	r6, r2
 8003260:	e7bc      	b.n	80031dc <_printf_i+0x148>
 8003262:	6833      	ldr	r3, [r6, #0]
 8003264:	1d1a      	adds	r2, r3, #4
 8003266:	6032      	str	r2, [r6, #0]
 8003268:	681e      	ldr	r6, [r3, #0]
 800326a:	6862      	ldr	r2, [r4, #4]
 800326c:	2100      	movs	r1, #0
 800326e:	4630      	mov	r0, r6
 8003270:	f7fc ffce 	bl	8000210 <memchr>
 8003274:	b108      	cbz	r0, 800327a <_printf_i+0x1e6>
 8003276:	1b80      	subs	r0, r0, r6
 8003278:	6060      	str	r0, [r4, #4]
 800327a:	6863      	ldr	r3, [r4, #4]
 800327c:	6123      	str	r3, [r4, #16]
 800327e:	2300      	movs	r3, #0
 8003280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003284:	e7aa      	b.n	80031dc <_printf_i+0x148>
 8003286:	6923      	ldr	r3, [r4, #16]
 8003288:	4632      	mov	r2, r6
 800328a:	4649      	mov	r1, r9
 800328c:	4640      	mov	r0, r8
 800328e:	47d0      	blx	sl
 8003290:	3001      	adds	r0, #1
 8003292:	d0ad      	beq.n	80031f0 <_printf_i+0x15c>
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	079b      	lsls	r3, r3, #30
 8003298:	d413      	bmi.n	80032c2 <_printf_i+0x22e>
 800329a:	68e0      	ldr	r0, [r4, #12]
 800329c:	9b03      	ldr	r3, [sp, #12]
 800329e:	4298      	cmp	r0, r3
 80032a0:	bfb8      	it	lt
 80032a2:	4618      	movlt	r0, r3
 80032a4:	e7a6      	b.n	80031f4 <_printf_i+0x160>
 80032a6:	2301      	movs	r3, #1
 80032a8:	4632      	mov	r2, r6
 80032aa:	4649      	mov	r1, r9
 80032ac:	4640      	mov	r0, r8
 80032ae:	47d0      	blx	sl
 80032b0:	3001      	adds	r0, #1
 80032b2:	d09d      	beq.n	80031f0 <_printf_i+0x15c>
 80032b4:	3501      	adds	r5, #1
 80032b6:	68e3      	ldr	r3, [r4, #12]
 80032b8:	9903      	ldr	r1, [sp, #12]
 80032ba:	1a5b      	subs	r3, r3, r1
 80032bc:	42ab      	cmp	r3, r5
 80032be:	dcf2      	bgt.n	80032a6 <_printf_i+0x212>
 80032c0:	e7eb      	b.n	800329a <_printf_i+0x206>
 80032c2:	2500      	movs	r5, #0
 80032c4:	f104 0619 	add.w	r6, r4, #25
 80032c8:	e7f5      	b.n	80032b6 <_printf_i+0x222>
 80032ca:	bf00      	nop
 80032cc:	080037c9 	.word	0x080037c9
 80032d0:	080037da 	.word	0x080037da

080032d4 <__sflush_r>:
 80032d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80032d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032dc:	0716      	lsls	r6, r2, #28
 80032de:	4605      	mov	r5, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	d454      	bmi.n	800338e <__sflush_r+0xba>
 80032e4:	684b      	ldr	r3, [r1, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	dc02      	bgt.n	80032f0 <__sflush_r+0x1c>
 80032ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	dd48      	ble.n	8003382 <__sflush_r+0xae>
 80032f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80032f2:	2e00      	cmp	r6, #0
 80032f4:	d045      	beq.n	8003382 <__sflush_r+0xae>
 80032f6:	2300      	movs	r3, #0
 80032f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80032fc:	682f      	ldr	r7, [r5, #0]
 80032fe:	6a21      	ldr	r1, [r4, #32]
 8003300:	602b      	str	r3, [r5, #0]
 8003302:	d030      	beq.n	8003366 <__sflush_r+0x92>
 8003304:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003306:	89a3      	ldrh	r3, [r4, #12]
 8003308:	0759      	lsls	r1, r3, #29
 800330a:	d505      	bpl.n	8003318 <__sflush_r+0x44>
 800330c:	6863      	ldr	r3, [r4, #4]
 800330e:	1ad2      	subs	r2, r2, r3
 8003310:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003312:	b10b      	cbz	r3, 8003318 <__sflush_r+0x44>
 8003314:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003316:	1ad2      	subs	r2, r2, r3
 8003318:	2300      	movs	r3, #0
 800331a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800331c:	6a21      	ldr	r1, [r4, #32]
 800331e:	4628      	mov	r0, r5
 8003320:	47b0      	blx	r6
 8003322:	1c43      	adds	r3, r0, #1
 8003324:	89a3      	ldrh	r3, [r4, #12]
 8003326:	d106      	bne.n	8003336 <__sflush_r+0x62>
 8003328:	6829      	ldr	r1, [r5, #0]
 800332a:	291d      	cmp	r1, #29
 800332c:	d82b      	bhi.n	8003386 <__sflush_r+0xb2>
 800332e:	4a2a      	ldr	r2, [pc, #168]	@ (80033d8 <__sflush_r+0x104>)
 8003330:	410a      	asrs	r2, r1
 8003332:	07d6      	lsls	r6, r2, #31
 8003334:	d427      	bmi.n	8003386 <__sflush_r+0xb2>
 8003336:	2200      	movs	r2, #0
 8003338:	6062      	str	r2, [r4, #4]
 800333a:	04d9      	lsls	r1, r3, #19
 800333c:	6922      	ldr	r2, [r4, #16]
 800333e:	6022      	str	r2, [r4, #0]
 8003340:	d504      	bpl.n	800334c <__sflush_r+0x78>
 8003342:	1c42      	adds	r2, r0, #1
 8003344:	d101      	bne.n	800334a <__sflush_r+0x76>
 8003346:	682b      	ldr	r3, [r5, #0]
 8003348:	b903      	cbnz	r3, 800334c <__sflush_r+0x78>
 800334a:	6560      	str	r0, [r4, #84]	@ 0x54
 800334c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800334e:	602f      	str	r7, [r5, #0]
 8003350:	b1b9      	cbz	r1, 8003382 <__sflush_r+0xae>
 8003352:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003356:	4299      	cmp	r1, r3
 8003358:	d002      	beq.n	8003360 <__sflush_r+0x8c>
 800335a:	4628      	mov	r0, r5
 800335c:	f7ff fbf2 	bl	8002b44 <_free_r>
 8003360:	2300      	movs	r3, #0
 8003362:	6363      	str	r3, [r4, #52]	@ 0x34
 8003364:	e00d      	b.n	8003382 <__sflush_r+0xae>
 8003366:	2301      	movs	r3, #1
 8003368:	4628      	mov	r0, r5
 800336a:	47b0      	blx	r6
 800336c:	4602      	mov	r2, r0
 800336e:	1c50      	adds	r0, r2, #1
 8003370:	d1c9      	bne.n	8003306 <__sflush_r+0x32>
 8003372:	682b      	ldr	r3, [r5, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0c6      	beq.n	8003306 <__sflush_r+0x32>
 8003378:	2b1d      	cmp	r3, #29
 800337a:	d001      	beq.n	8003380 <__sflush_r+0xac>
 800337c:	2b16      	cmp	r3, #22
 800337e:	d11e      	bne.n	80033be <__sflush_r+0xea>
 8003380:	602f      	str	r7, [r5, #0]
 8003382:	2000      	movs	r0, #0
 8003384:	e022      	b.n	80033cc <__sflush_r+0xf8>
 8003386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800338a:	b21b      	sxth	r3, r3
 800338c:	e01b      	b.n	80033c6 <__sflush_r+0xf2>
 800338e:	690f      	ldr	r7, [r1, #16]
 8003390:	2f00      	cmp	r7, #0
 8003392:	d0f6      	beq.n	8003382 <__sflush_r+0xae>
 8003394:	0793      	lsls	r3, r2, #30
 8003396:	680e      	ldr	r6, [r1, #0]
 8003398:	bf08      	it	eq
 800339a:	694b      	ldreq	r3, [r1, #20]
 800339c:	600f      	str	r7, [r1, #0]
 800339e:	bf18      	it	ne
 80033a0:	2300      	movne	r3, #0
 80033a2:	eba6 0807 	sub.w	r8, r6, r7
 80033a6:	608b      	str	r3, [r1, #8]
 80033a8:	f1b8 0f00 	cmp.w	r8, #0
 80033ac:	dde9      	ble.n	8003382 <__sflush_r+0xae>
 80033ae:	6a21      	ldr	r1, [r4, #32]
 80033b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80033b2:	4643      	mov	r3, r8
 80033b4:	463a      	mov	r2, r7
 80033b6:	4628      	mov	r0, r5
 80033b8:	47b0      	blx	r6
 80033ba:	2800      	cmp	r0, #0
 80033bc:	dc08      	bgt.n	80033d0 <__sflush_r+0xfc>
 80033be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033c6:	81a3      	strh	r3, [r4, #12]
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033d0:	4407      	add	r7, r0
 80033d2:	eba8 0800 	sub.w	r8, r8, r0
 80033d6:	e7e7      	b.n	80033a8 <__sflush_r+0xd4>
 80033d8:	dfbffffe 	.word	0xdfbffffe

080033dc <_fflush_r>:
 80033dc:	b538      	push	{r3, r4, r5, lr}
 80033de:	690b      	ldr	r3, [r1, #16]
 80033e0:	4605      	mov	r5, r0
 80033e2:	460c      	mov	r4, r1
 80033e4:	b913      	cbnz	r3, 80033ec <_fflush_r+0x10>
 80033e6:	2500      	movs	r5, #0
 80033e8:	4628      	mov	r0, r5
 80033ea:	bd38      	pop	{r3, r4, r5, pc}
 80033ec:	b118      	cbz	r0, 80033f6 <_fflush_r+0x1a>
 80033ee:	6a03      	ldr	r3, [r0, #32]
 80033f0:	b90b      	cbnz	r3, 80033f6 <_fflush_r+0x1a>
 80033f2:	f7ff f9ad 	bl	8002750 <__sinit>
 80033f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0f3      	beq.n	80033e6 <_fflush_r+0xa>
 80033fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003400:	07d0      	lsls	r0, r2, #31
 8003402:	d404      	bmi.n	800340e <_fflush_r+0x32>
 8003404:	0599      	lsls	r1, r3, #22
 8003406:	d402      	bmi.n	800340e <_fflush_r+0x32>
 8003408:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800340a:	f7ff fb98 	bl	8002b3e <__retarget_lock_acquire_recursive>
 800340e:	4628      	mov	r0, r5
 8003410:	4621      	mov	r1, r4
 8003412:	f7ff ff5f 	bl	80032d4 <__sflush_r>
 8003416:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003418:	07da      	lsls	r2, r3, #31
 800341a:	4605      	mov	r5, r0
 800341c:	d4e4      	bmi.n	80033e8 <_fflush_r+0xc>
 800341e:	89a3      	ldrh	r3, [r4, #12]
 8003420:	059b      	lsls	r3, r3, #22
 8003422:	d4e1      	bmi.n	80033e8 <_fflush_r+0xc>
 8003424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003426:	f7ff fb8b 	bl	8002b40 <__retarget_lock_release_recursive>
 800342a:	e7dd      	b.n	80033e8 <_fflush_r+0xc>

0800342c <__swhatbuf_r>:
 800342c:	b570      	push	{r4, r5, r6, lr}
 800342e:	460c      	mov	r4, r1
 8003430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003434:	2900      	cmp	r1, #0
 8003436:	b096      	sub	sp, #88	@ 0x58
 8003438:	4615      	mov	r5, r2
 800343a:	461e      	mov	r6, r3
 800343c:	da0d      	bge.n	800345a <__swhatbuf_r+0x2e>
 800343e:	89a3      	ldrh	r3, [r4, #12]
 8003440:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003444:	f04f 0100 	mov.w	r1, #0
 8003448:	bf14      	ite	ne
 800344a:	2340      	movne	r3, #64	@ 0x40
 800344c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003450:	2000      	movs	r0, #0
 8003452:	6031      	str	r1, [r6, #0]
 8003454:	602b      	str	r3, [r5, #0]
 8003456:	b016      	add	sp, #88	@ 0x58
 8003458:	bd70      	pop	{r4, r5, r6, pc}
 800345a:	466a      	mov	r2, sp
 800345c:	f000 f848 	bl	80034f0 <_fstat_r>
 8003460:	2800      	cmp	r0, #0
 8003462:	dbec      	blt.n	800343e <__swhatbuf_r+0x12>
 8003464:	9901      	ldr	r1, [sp, #4]
 8003466:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800346a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800346e:	4259      	negs	r1, r3
 8003470:	4159      	adcs	r1, r3
 8003472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003476:	e7eb      	b.n	8003450 <__swhatbuf_r+0x24>

08003478 <__smakebuf_r>:
 8003478:	898b      	ldrh	r3, [r1, #12]
 800347a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800347c:	079d      	lsls	r5, r3, #30
 800347e:	4606      	mov	r6, r0
 8003480:	460c      	mov	r4, r1
 8003482:	d507      	bpl.n	8003494 <__smakebuf_r+0x1c>
 8003484:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003488:	6023      	str	r3, [r4, #0]
 800348a:	6123      	str	r3, [r4, #16]
 800348c:	2301      	movs	r3, #1
 800348e:	6163      	str	r3, [r4, #20]
 8003490:	b003      	add	sp, #12
 8003492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003494:	ab01      	add	r3, sp, #4
 8003496:	466a      	mov	r2, sp
 8003498:	f7ff ffc8 	bl	800342c <__swhatbuf_r>
 800349c:	9f00      	ldr	r7, [sp, #0]
 800349e:	4605      	mov	r5, r0
 80034a0:	4639      	mov	r1, r7
 80034a2:	4630      	mov	r0, r6
 80034a4:	f7ff fbba 	bl	8002c1c <_malloc_r>
 80034a8:	b948      	cbnz	r0, 80034be <__smakebuf_r+0x46>
 80034aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ae:	059a      	lsls	r2, r3, #22
 80034b0:	d4ee      	bmi.n	8003490 <__smakebuf_r+0x18>
 80034b2:	f023 0303 	bic.w	r3, r3, #3
 80034b6:	f043 0302 	orr.w	r3, r3, #2
 80034ba:	81a3      	strh	r3, [r4, #12]
 80034bc:	e7e2      	b.n	8003484 <__smakebuf_r+0xc>
 80034be:	89a3      	ldrh	r3, [r4, #12]
 80034c0:	6020      	str	r0, [r4, #0]
 80034c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034c6:	81a3      	strh	r3, [r4, #12]
 80034c8:	9b01      	ldr	r3, [sp, #4]
 80034ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80034ce:	b15b      	cbz	r3, 80034e8 <__smakebuf_r+0x70>
 80034d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034d4:	4630      	mov	r0, r6
 80034d6:	f000 f81d 	bl	8003514 <_isatty_r>
 80034da:	b128      	cbz	r0, 80034e8 <__smakebuf_r+0x70>
 80034dc:	89a3      	ldrh	r3, [r4, #12]
 80034de:	f023 0303 	bic.w	r3, r3, #3
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	81a3      	strh	r3, [r4, #12]
 80034e8:	89a3      	ldrh	r3, [r4, #12]
 80034ea:	431d      	orrs	r5, r3
 80034ec:	81a5      	strh	r5, [r4, #12]
 80034ee:	e7cf      	b.n	8003490 <__smakebuf_r+0x18>

080034f0 <_fstat_r>:
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4d07      	ldr	r5, [pc, #28]	@ (8003510 <_fstat_r+0x20>)
 80034f4:	2300      	movs	r3, #0
 80034f6:	4604      	mov	r4, r0
 80034f8:	4608      	mov	r0, r1
 80034fa:	4611      	mov	r1, r2
 80034fc:	602b      	str	r3, [r5, #0]
 80034fe:	f7fd fb95 	bl	8000c2c <_fstat>
 8003502:	1c43      	adds	r3, r0, #1
 8003504:	d102      	bne.n	800350c <_fstat_r+0x1c>
 8003506:	682b      	ldr	r3, [r5, #0]
 8003508:	b103      	cbz	r3, 800350c <_fstat_r+0x1c>
 800350a:	6023      	str	r3, [r4, #0]
 800350c:	bd38      	pop	{r3, r4, r5, pc}
 800350e:	bf00      	nop
 8003510:	200003a0 	.word	0x200003a0

08003514 <_isatty_r>:
 8003514:	b538      	push	{r3, r4, r5, lr}
 8003516:	4d06      	ldr	r5, [pc, #24]	@ (8003530 <_isatty_r+0x1c>)
 8003518:	2300      	movs	r3, #0
 800351a:	4604      	mov	r4, r0
 800351c:	4608      	mov	r0, r1
 800351e:	602b      	str	r3, [r5, #0]
 8003520:	f7fd fb94 	bl	8000c4c <_isatty>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	d102      	bne.n	800352e <_isatty_r+0x1a>
 8003528:	682b      	ldr	r3, [r5, #0]
 800352a:	b103      	cbz	r3, 800352e <_isatty_r+0x1a>
 800352c:	6023      	str	r3, [r4, #0]
 800352e:	bd38      	pop	{r3, r4, r5, pc}
 8003530:	200003a0 	.word	0x200003a0

08003534 <_sbrk_r>:
 8003534:	b538      	push	{r3, r4, r5, lr}
 8003536:	4d06      	ldr	r5, [pc, #24]	@ (8003550 <_sbrk_r+0x1c>)
 8003538:	2300      	movs	r3, #0
 800353a:	4604      	mov	r4, r0
 800353c:	4608      	mov	r0, r1
 800353e:	602b      	str	r3, [r5, #0]
 8003540:	f7fd fb9c 	bl	8000c7c <_sbrk>
 8003544:	1c43      	adds	r3, r0, #1
 8003546:	d102      	bne.n	800354e <_sbrk_r+0x1a>
 8003548:	682b      	ldr	r3, [r5, #0]
 800354a:	b103      	cbz	r3, 800354e <_sbrk_r+0x1a>
 800354c:	6023      	str	r3, [r4, #0]
 800354e:	bd38      	pop	{r3, r4, r5, pc}
 8003550:	200003a0 	.word	0x200003a0

08003554 <_init>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	bf00      	nop
 8003558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355a:	bc08      	pop	{r3}
 800355c:	469e      	mov	lr, r3
 800355e:	4770      	bx	lr

08003560 <_fini>:
 8003560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003562:	bf00      	nop
 8003564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003566:	bc08      	pop	{r3}
 8003568:	469e      	mov	lr, r3
 800356a:	4770      	bx	lr
