00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
01000010	//10 LOAD R2, R3; // DM[R3] -> RF[R2]
00000011
01000100	//12 LOAD R4, R5; // DM[R5] -> RF[R4]
00000101		
01011000	//14 ADDI 17, R8; // RF[R8] + 17 -> RF[R8]
00010001		
00000000	//16 NOP;
00000000		
00000011	//18 ADD R2, R3; // RF[R3] + RF[R2] -> RF[R3]
01010010		
01000110	//20 LOAD R6, R7; // DM[R7] -> RF[R6]
00000111		
10011000	//22 SUBI 15, R8; // RF[R8] - 15 -> RF[R8]
00001111		
01000010	//24 LOAD R2, R5; // DM[R5] -> RF[R2]
00000101		
00000000	//26 NOP;
00000000		
00000010	//28 ADD R8, R2; // RF[R2] + RF[R8] -> RF[R2]
01011000		
01001000	//30 STOR R8, R3; // RF[R8] -> DM[R3]
01000011		
01000100	//32 STOR R4, R5; // RF[R4] -> DM[R5]
01000101		
00000000	//34 NOP 
00000000
