CAPI=2:


#changes to fusesoc & edatool to read board_part
# edatool : edalizes/templates/vivado/vivado-project.j2
#     - add line: set_property board_part {{tool_options.board_part}} [current_project]
# edatool : edalize/vivado.py
#     - add code:
#         tool_options = {'members' : {'part' : 'String' ,
#                                      'board_part' : 'String' }}
#
#         get_doc method:
#                   return {'description' : cls._description,
#                    'members' : [
#                        {'name' : 'part',
#                         'type' : 'String',
#                         'desc' : 'FPGA part number (e.g. xc7a35tcsg324-1)'},
#			                  {'name' : 'board_part',
#                         'type' : 'String',
#                         'desc' : 'board_part (e.g. digilentinc.com:genesys2:part0:1.1)'}]}





name : ::present_performance_system_t:0
description : Present example on Nexys4DDR


targets :
  synth :

    toplevel  : top

    filesets  :
      - rtl_top
      - rtl_ip
      - rtl_autotest
      - constraints

    default_tool : vivado

    tools:
      vivado:
        part : xc7a100tcsg324-1
        

filesets :
  rtl_top :

    depend :
      - present_cipher
      - register 
      - counter
      - sdspi
      - mux
      - seven_segments

    file_type : systemVerilogSource

    files :
      - rtl/top.sv
      
  rtl_ip:
    file_type : xci
    files :
      - rtl/xilinx_clk_wiz/clk_wiz_0_1/clk_wiz_0.xci


  rtl_autotest :
    file_type : systemVerilogSource
    files : 
      - rtl/autotest_module/autotest_module.sv
      - rtl/autotest_module/fsm_autotest.sv
      
      

  constraints :
    file_type : xdc
    files :
      - data/Nexys4DDR_Master.xdc