

================================================================
== Vitis HLS Report for 'merlin_memcpy_0_1'
================================================================
* Date:           Thu Dec 12 11:03:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.312 us|  0.312 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL0  |       76|       76|        74|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      705|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      669|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      669|      927|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln43_1_fu_238_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln43_fu_244_p2         |         +|   0|  0|   64|          64|          64|
    |i_5_fu_216_p2              |         +|   0|  0|   10|           3|           1|
    |icmp_ln38_fu_210_p2        |      icmp|   0|  0|   12|           3|           4|
    |lshr_ln43_fu_290_p2        |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln45_1_fu_374_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln45_2_fu_381_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln45_3_fu_388_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln45_fu_367_p3      |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  705|         268|         392|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_dst_016_07_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_dst_02_05_load             |   9|          2|   32|         64|
    |ap_sig_allocacmp_dst_03_04_load             |   9|          2|   32|         64|
    |ap_sig_allocacmp_dst_0_06_load              |   9|          2|   32|         64|
    |ap_sig_allocacmp_i                          |   9|          2|    3|          6|
    |ap_sig_allocacmp_write_flag11_0_load        |   9|          2|    1|          2|
    |ap_sig_allocacmp_write_flag4_0_load         |   9|          2|    1|          2|
    |ap_sig_allocacmp_write_flag8_0_load         |   9|          2|    1|          2|
    |ap_sig_allocacmp_write_flag_0_load          |   9|          2|    1|          2|
    |i_02_fu_86                                  |   9|          2|    3|          6|
    |merlin_gmem_kernel_doitgen_32_sum_blk_n_AR  |   9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_32_sum_blk_n_R   |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 126|         28|  142|        284|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+-----+----+-----+-----------+
    |                         Name                        |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                            |    1|   0|    1|          0|
    |ap_done_reg                                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                     |    1|   0|    1|          0|
    |dst_016_07_fu_114                                    |   32|   0|   32|          0|
    |dst_02_05_fu_102                                     |   32|   0|   32|          0|
    |dst_03_04_fu_90                                      |   32|   0|   32|          0|
    |dst_0_06_fu_106                                      |   32|   0|   32|          0|
    |i_02_fu_86                                           |    3|   0|    3|          0|
    |icmp_ln38_reg_498                                    |    1|   0|    1|          0|
    |merlin_gmem_kernel_doitgen_32_sum_addr_read_reg_522  |  128|   0|  128|          0|
    |trunc_ln43_1_reg_511                                 |    4|   0|    4|          0|
    |trunc_ln43_2_reg_506                                 |   60|   0|   60|          0|
    |trunc_ln43_reg_502                                   |    2|   0|    2|          0|
    |write_flag11_0_fu_98                                 |    1|   0|    1|          0|
    |write_flag4_0_fu_118                                 |    1|   0|    1|          0|
    |write_flag8_0_fu_110                                 |    1|   0|    1|          0|
    |write_flag_0_fu_94                                   |    1|   0|    1|          0|
    |icmp_ln38_reg_498                                    |   64|  32|    1|          0|
    |trunc_ln43_1_reg_511                                 |   64|  32|    4|          0|
    |trunc_ln43_reg_502                                   |   64|  32|    2|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |Total                                                |  669|  96|  484|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_return_0                                       |  out|   32|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_return_1                                       |  out|   32|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_return_2                                       |  out|   32|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|ap_return_3                                       |  out|   32|  ap_ctrl_hs|                  merlin_memcpy_0.1|  return value|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WDATA     |  out|  128|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WSTRB     |  out|   16|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RDATA     |   in|  128|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|p_read                                            |   in|   32|     ap_none|                             p_read|        scalar|
|p_read1                                           |   in|   32|     ap_none|                            p_read1|        scalar|
|p_read2                                           |   in|   32|     ap_none|                            p_read2|        scalar|
|p_read3                                           |   in|   32|     ap_none|                            p_read3|        scalar|
|src                                               |   in|   64|     ap_none|                                src|        scalar|
|src_idx_0                                         |   in|    6|     ap_none|                          src_idx_0|        scalar|
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

