Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 22 13:15:01 2018
| Host         : shlab_32-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 32         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[0] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[10] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[11] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[12] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[13] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[14] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[15] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[16] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[17] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[18] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[19] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[1] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[20] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[21] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[22] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[23] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[24] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[25] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[26] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[27] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[28] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[29] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[2] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[30] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[31] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[3] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[4] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[5] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[6] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[7] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[8] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[9] cannot be properly analyzed as its control pin design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_wdata_reg[9]/G is not reached by a timing clock
Related violations: <none>


