-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter_reduced\UZ_D_GaN_ip_dut.vhd
-- Created: 2021-04-29 17:24:49
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: UZ_D_GaN_ip_dut
-- Source Path: UZ_D_GaN_ip/UZ_D_GaN_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY UZ_D_GaN_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        GaN_Temp1                         :   IN    std_logic;  -- ufix1
        GaN_Temp2                         :   IN    std_logic;  -- ufix1
        GaN_Temp3                         :   IN    std_logic;  -- ufix1
        GaN_Temp4                         :   IN    std_logic;  -- ufix1
        GaN_Temp5                         :   IN    std_logic;  -- ufix1
        GaN_Temp6                         :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        AXI_Gan_Temp_1_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_1_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_2_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_2_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_2_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_2_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_3_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_3_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_3_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_3_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_4_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_4_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_4_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_4_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_5_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_5_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_5_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_5_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_6_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_6_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_6_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Gan_Temp_6_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
        );
END UZ_D_GaN_ip_dut;


ARCHITECTURE rtl OF UZ_D_GaN_ip_dut IS

  -- Component Declarations
  COMPONENT UZ_D_GaN_ip_src_UZ_D_GaN_Inverter
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          GaN_Temp1                       :   IN    std_logic;  -- ufix1
          GaN_Temp2                       :   IN    std_logic;  -- ufix1
          GaN_Temp3                       :   IN    std_logic;  -- ufix1
          GaN_Temp4                       :   IN    std_logic;  -- ufix1
          GaN_Temp5                       :   IN    std_logic;  -- ufix1
          GaN_Temp6                       :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          AXI_Gan_Temp_1_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_1_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_Gan_Temp_2_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_2_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_2_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_2_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_Gan_Temp_3_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_3_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_3_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_3_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_Gan_Temp_4_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_4_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_4_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_4_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_Gan_Temp_5_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_5_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_5_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_5_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
          AXI_Gan_Temp_6_freq             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_6_hightime         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_6_lowtime          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Gan_Temp_6_dutycyc          :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : UZ_D_GaN_ip_src_UZ_D_GaN_Inverter
    USE ENTITY work.UZ_D_GaN_ip_src_UZ_D_GaN_Inverter(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL GaN_Temp1_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp2_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp3_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp4_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp5_sig                    : std_logic;  -- ufix1
  SIGNAL GaN_Temp6_sig                    : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL AXI_Gan_Temp_1_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_1_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_2_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_2_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_2_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_2_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_3_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_3_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_3_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_3_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_4_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_4_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_4_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_4_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_5_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_5_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_5_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_5_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_6_freq_sig          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_6_hightime_sig      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_6_lowtime_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Gan_Temp_6_dutycyc_sig       : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_UZ_D_GaN_ip_src_UZ_D_GaN_Inverter : UZ_D_GaN_ip_src_UZ_D_GaN_Inverter
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              GaN_Temp1 => GaN_Temp1_sig,  -- ufix1
              GaN_Temp2 => GaN_Temp2_sig,  -- ufix1
              GaN_Temp3 => GaN_Temp3_sig,  -- ufix1
              GaN_Temp4 => GaN_Temp4_sig,  -- ufix1
              GaN_Temp5 => GaN_Temp5_sig,  -- ufix1
              GaN_Temp6 => GaN_Temp6_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              AXI_Gan_Temp_1_freq => AXI_Gan_Temp_1_freq_sig,  -- ufix32
              AXI_Gan_Temp_1_hightime => AXI_Gan_Temp_1_hightime_sig,  -- ufix32
              AXI_Gan_Temp_1_lowtime => AXI_Gan_Temp_1_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_1_dutycyc => AXI_Gan_Temp_1_dutycyc_sig,  -- sfix32_En24
              AXI_Gan_Temp_2_freq => AXI_Gan_Temp_2_freq_sig,  -- ufix32
              AXI_Gan_Temp_2_hightime => AXI_Gan_Temp_2_hightime_sig,  -- ufix32
              AXI_Gan_Temp_2_lowtime => AXI_Gan_Temp_2_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_2_dutycyc => AXI_Gan_Temp_2_dutycyc_sig,  -- sfix32_En24
              AXI_Gan_Temp_3_freq => AXI_Gan_Temp_3_freq_sig,  -- ufix32
              AXI_Gan_Temp_3_hightime => AXI_Gan_Temp_3_hightime_sig,  -- ufix32
              AXI_Gan_Temp_3_lowtime => AXI_Gan_Temp_3_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_3_dutycyc => AXI_Gan_Temp_3_dutycyc_sig,  -- sfix32_En24
              AXI_Gan_Temp_4_freq => AXI_Gan_Temp_4_freq_sig,  -- ufix32
              AXI_Gan_Temp_4_hightime => AXI_Gan_Temp_4_hightime_sig,  -- ufix32
              AXI_Gan_Temp_4_lowtime => AXI_Gan_Temp_4_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_4_dutycyc => AXI_Gan_Temp_4_dutycyc_sig,  -- sfix32_En24
              AXI_Gan_Temp_5_freq => AXI_Gan_Temp_5_freq_sig,  -- ufix32
              AXI_Gan_Temp_5_hightime => AXI_Gan_Temp_5_hightime_sig,  -- ufix32
              AXI_Gan_Temp_5_lowtime => AXI_Gan_Temp_5_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_5_dutycyc => AXI_Gan_Temp_5_dutycyc_sig,  -- sfix32_En24
              AXI_Gan_Temp_6_freq => AXI_Gan_Temp_6_freq_sig,  -- ufix32
              AXI_Gan_Temp_6_hightime => AXI_Gan_Temp_6_hightime_sig,  -- ufix32
              AXI_Gan_Temp_6_lowtime => AXI_Gan_Temp_6_lowtime_sig,  -- ufix32
              AXI_Gan_Temp_6_dutycyc => AXI_Gan_Temp_6_dutycyc_sig  -- sfix32_En24
              );

  GaN_Temp1_sig <= GaN_Temp1;

  GaN_Temp2_sig <= GaN_Temp2;

  GaN_Temp3_sig <= GaN_Temp3;

  GaN_Temp4_sig <= GaN_Temp4;

  GaN_Temp5_sig <= GaN_Temp5;

  GaN_Temp6_sig <= GaN_Temp6;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  AXI_Gan_Temp_1_freq <= AXI_Gan_Temp_1_freq_sig;

  AXI_Gan_Temp_1_hightime <= AXI_Gan_Temp_1_hightime_sig;

  AXI_Gan_Temp_1_lowtime <= AXI_Gan_Temp_1_lowtime_sig;

  AXI_Gan_Temp_1_dutycyc <= AXI_Gan_Temp_1_dutycyc_sig;

  AXI_Gan_Temp_2_freq <= AXI_Gan_Temp_2_freq_sig;

  AXI_Gan_Temp_2_hightime <= AXI_Gan_Temp_2_hightime_sig;

  AXI_Gan_Temp_2_lowtime <= AXI_Gan_Temp_2_lowtime_sig;

  AXI_Gan_Temp_2_dutycyc <= AXI_Gan_Temp_2_dutycyc_sig;

  AXI_Gan_Temp_3_freq <= AXI_Gan_Temp_3_freq_sig;

  AXI_Gan_Temp_3_hightime <= AXI_Gan_Temp_3_hightime_sig;

  AXI_Gan_Temp_3_lowtime <= AXI_Gan_Temp_3_lowtime_sig;

  AXI_Gan_Temp_3_dutycyc <= AXI_Gan_Temp_3_dutycyc_sig;

  AXI_Gan_Temp_4_freq <= AXI_Gan_Temp_4_freq_sig;

  AXI_Gan_Temp_4_hightime <= AXI_Gan_Temp_4_hightime_sig;

  AXI_Gan_Temp_4_lowtime <= AXI_Gan_Temp_4_lowtime_sig;

  AXI_Gan_Temp_4_dutycyc <= AXI_Gan_Temp_4_dutycyc_sig;

  AXI_Gan_Temp_5_freq <= AXI_Gan_Temp_5_freq_sig;

  AXI_Gan_Temp_5_hightime <= AXI_Gan_Temp_5_hightime_sig;

  AXI_Gan_Temp_5_lowtime <= AXI_Gan_Temp_5_lowtime_sig;

  AXI_Gan_Temp_5_dutycyc <= AXI_Gan_Temp_5_dutycyc_sig;

  AXI_Gan_Temp_6_freq <= AXI_Gan_Temp_6_freq_sig;

  AXI_Gan_Temp_6_hightime <= AXI_Gan_Temp_6_hightime_sig;

  AXI_Gan_Temp_6_lowtime <= AXI_Gan_Temp_6_lowtime_sig;

  AXI_Gan_Temp_6_dutycyc <= AXI_Gan_Temp_6_dutycyc_sig;

END rtl;

