{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 14:20:13 2019 " "Info: Processing started: Mon Oct 28 14:20:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off micp -c micp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off micp -c micp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "micp EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design micp" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "Critical Warning: No exact pin location assignment(s) for 87 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[7\] " "Info: Pin adress\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[6\] " "Info: Pin adress\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[5\] " "Info: Pin adress\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[4\] " "Info: Pin adress\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[3\] " "Info: Pin adress\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[2\] " "Info: Pin adress\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[1\] " "Info: Pin adress\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[0\] " "Info: Pin adress\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 2984 3160 8 "adress\[7..0\]" "" } { 240 1528 1544 805 "ADRESS\[7..0\]" "" } { 568 1408 1486 584 "ADRESS\[7..0\]" "" } { 944 2992 3104 960 "ADRESS\[1..0\]" "" } { -264 1360 1438 -248 "ADRESS\[7..0\]" "" } { -16 2880 2984 0 "ADRESS\[7..0\]" "" } { -8 2312 2392 8 "ADRESS\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[5\] " "Info: Pin DAR_in22\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[4\] " "Info: Pin DAR_in22\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[3\] " "Info: Pin DAR_in22\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[2\] " "Info: Pin DAR_in22\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[1\] " "Info: Pin DAR_in22\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR_in22\[0\] " "Info: Pin DAR_in22\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR_in22[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1616 1048 1224 1632 "DAR_in22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR_in22[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[5\] " "Info: Pin DATA_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[4\] " "Info: Pin DATA_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[3\] " "Info: Pin DATA_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[2\] " "Info: Pin DATA_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[1\] " "Info: Pin DATA_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[0\] " "Info: Pin DATA_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -56 2976 3152 -40 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[7\] " "Info: Pin FROM_IR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[6\] " "Info: Pin FROM_IR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[5\] " "Info: Pin FROM_IR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[4\] " "Info: Pin FROM_IR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[3\] " "Info: Pin FROM_IR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[2\] " "Info: Pin FROM_IR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[1\] " "Info: Pin FROM_IR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR\[0\] " "Info: Pin FROM_IR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 200 1272 1448 216 "FROM_IR\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[7\] " "Info: Pin FROM_IR18\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[6\] " "Info: Pin FROM_IR18\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[5\] " "Info: Pin FROM_IR18\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[4\] " "Info: Pin FROM_IR18\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[3\] " "Info: Pin FROM_IR18\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[2\] " "Info: Pin FROM_IR18\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[1\] " "Info: Pin FROM_IR18\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FROM_IR18\[0\] " "Info: Pin FROM_IR18\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FROM_IR18[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 400 1272 1448 416 "FROM_IR18\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FROM_IR18[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAR-clk " "Info: Pin DAR-clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR-clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1704 1056 1232 1720 "DAR-clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR-clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[11] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[10] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[9] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[8] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 2992 3168 80 "IR\[11..0\]" "" } { 192 951 1000 208 "IR\[11..10\]" "" } { 392 951 1000 408 "IR\[11..10\]" "" } { 584 2144 2209 600 "IR\[11..10\]" "" } { 0 464 529 16 "IR\[11..10\]" "" } { -384 1488 1553 -368 "IR\[11..10\]" "" } { 88 832 928 104 "0,0,0,0,0,0,IR\[9..8\]" "" } { 104 840 934 120 "0,0,0,0,0,0,IR\[9..8\]" "" } { 120 856 928 136 "IR\[9..2\]" "" } { 136 841 935 152 "0,0,0,0,0,0,IR\[9..8\]" "" } { 288 832 928 304 "0,0,0,0,0,0,IR\[7..6\]" "" } { 336 841 928 352 "IR\[7..0\]" "" } { 56 2920 2992 72 "IR\[11..0\]" "" } { 152 712 784 168 "IR\[11..6\]" "" } { 264 712 784 280 "IR\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[5\] " "Info: Pin bx_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[4\] " "Info: Pin bx_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[3\] " "Info: Pin bx_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[2\] " "Info: Pin bx_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[1\] " "Info: Pin bx_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[0\] " "Info: Pin bx_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 80 2992 3168 96 "bx_out\[5..0\]" "" } { 872 2840 2916 888 "BX_out\[5..0\]" "" } { 840 2936 3032 856 "BX_out\[5..0\]" "" } { 72 2920 2992 88 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "2 " "Info: Pin 2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 2 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -488 2200 2376 -472 "2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "5 " "Info: Pin 5 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 5 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -456 2200 2376 -440 "5" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "6 " "Info: Pin 6 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 6 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -424 2200 2376 -408 "6" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "000 " "Info: Pin 000 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 000 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -560 2200 2376 -544 "000" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "11 " "Info: Pin 11 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 11 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -528 2200 2376 -512 "11" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Info: Pin res not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { res } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -416 1680 1856 -400 "res" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "7 " "Info: Pin 7 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 7 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -392 2200 2376 -376 "7" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[5\] " "Info: Pin DR22\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[4\] " "Info: Pin DR22\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[3\] " "Info: Pin DR22\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[2\] " "Info: Pin DR22\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[1\] " "Info: Pin DR22\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR22\[0\] " "Info: Pin DR22\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DR22[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1664 1056 1232 1680 "DR22\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR22[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[7\] " "Info: Pin ips\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[6\] " "Info: Pin ips\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[5\] " "Info: Pin ips\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[4\] " "Info: Pin ips\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[3\] " "Info: Pin ips\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[2\] " "Info: Pin ips\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[1\] " "Info: Pin ips\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ips\[0\] " "Info: Pin ips\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ips[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -184 2496 2672 -168 "ips\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ips[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3 " "Info: Pin data3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data3 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 2096 912 1080 2112 "data3" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -568 1264 1432 -552 "clk" "" } { -576 1432 1472 -560 "clk" "" } { -232 1728 1832 -216 "clk" "" } { 2104 1024 1080 2120 "clk" "" } { -592 1832 1896 -576 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[7\] " "Info: Pin data55\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aload " "Info: Pin aload not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { aload } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -192 1112 1128 -24 "aload" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[6\] " "Info: Pin data55\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[5\] " "Info: Pin data55\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[4\] " "Info: Pin data55\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[3\] " "Info: Pin data55\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[2\] " "Info: Pin data55\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[1\] " "Info: Pin data55\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[0\] " "Info: Pin data55\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -264 856 1024 -248 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 832 576 640 880 "inst13" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst24  " "Info: Automatically promoted node inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -256 624 688 -208 "inst24" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1032 2440 2504 1080 "inst34" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst\|inst7  " "Info: Automatically promoted node DCa:inst\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~8 " "Info: Destination node lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 542 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]~10 " "Info: Destination node lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 544 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~12 " "Info: Destination node lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14 " "Info: Destination node lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\]~8 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\]~9 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\]~9" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 555 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[6\]~12 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[6\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 560 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[5\]~13 " "Info: Destination node lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[5\]~13" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "d:/altera/quartus/lab4/DCa.bdf" { { 336 848 912 384 "inst7" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAR-clk " "Info: Destination node DAR-clk" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DAR-clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1704 1056 1232 1720 "DAR-clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAR-clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1576 592 656 1624 "inst12" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 88 2328 2392 136 "inst14" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst\|inst6  " "Info: Automatically promoted node DCa:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_register:inst42|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_register:inst42|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst24 " "Info: Destination node inst24" {  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -256 624 688 -208 "inst24" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 88 2328 2392 136 "inst14" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "2 " "Info: Destination node 2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { 2 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -488 2200 2376 -472 "2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "d:/altera/quartus/lab4/DCa.bdf" { { 272 848 912 320 "inst6" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aload (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node aload (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { aload } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -192 1112 1128 -24 "aload" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_mux5:inst25\|lpm_mux:lpm_mux_component\|mux_qnc:auto_generated\|l2_w0_n0_mux_dataout~2  " "Info: Automatically promoted node lpm_mux5:inst25\|lpm_mux:lpm_mux_component\|mux_qnc:auto_generated\|l2_w0_n0_mux_dataout~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "res " "Info: Destination node res" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { res } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -416 1680 1856 -400 "res" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_qnc.tdf" "" { Text "d:/altera/quartus/lab4/db/mux_qnc.tdf" 31 2 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mux5:inst25|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 3.3V 10 76 0 " "Info: Number of I/O pins in group: 86 (unused VREF, 3.3V VCCIO, 10 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.409 ns register register " "Info: Estimated most critical path is register to register delay of 1.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_data:dar\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LAB_X31_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y18; Fanout = 2; REG Node = 'lpm_dff_data:dar\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_data:dar|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.272 ns) 0.498 ns lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~7 2 COMB LAB_X30_Y18 4 " "Info: 2: + IC(0.226 ns) + CELL(0.272 ns) = 0.498 ns; Loc. = LAB_X30_Y18; Fanout = 4; COMB Node = 'lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lpm_dff_data:dar|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.899 ns lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~8 3 COMB LAB_X30_Y18 2 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.899 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~7 lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.155 ns) 1.409 ns lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LAB_X30_Y18 13 " "Info: 4: + IC(0.355 ns) + CELL(0.155 ns) = 1.409 ns; Loc. = LAB_X30_Y18; Fanout = 13; REG Node = 'lpm_dff_register:inst42\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~8 lpm_dff_register:inst42|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.581 ns ( 41.23 % ) " "Info: Total cell delay = 0.581 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 58.77 % ) " "Info: Total interconnect delay = 0.828 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { lpm_dff_data:dar|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~7 lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]~8 lpm_dff_register:inst42|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Warning: Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[7\] 0 " "Info: Pin \"adress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[6\] 0 " "Info: Pin \"adress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[5\] 0 " "Info: Pin \"adress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[4\] 0 " "Info: Pin \"adress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[3\] 0 " "Info: Pin \"adress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[2\] 0 " "Info: Pin \"adress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[1\] 0 " "Info: Pin \"adress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[0\] 0 " "Info: Pin \"adress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[5\] 0 " "Info: Pin \"DAR_in22\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[4\] 0 " "Info: Pin \"DAR_in22\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[3\] 0 " "Info: Pin \"DAR_in22\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[2\] 0 " "Info: Pin \"DAR_in22\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[1\] 0 " "Info: Pin \"DAR_in22\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR_in22\[0\] 0 " "Info: Pin \"DAR_in22\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[5\] 0 " "Info: Pin \"DATA_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[4\] 0 " "Info: Pin \"DATA_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[3\] 0 " "Info: Pin \"DATA_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[2\] 0 " "Info: Pin \"DATA_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[1\] 0 " "Info: Pin \"DATA_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[0\] 0 " "Info: Pin \"DATA_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[7\] 0 " "Info: Pin \"FROM_IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[6\] 0 " "Info: Pin \"FROM_IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[5\] 0 " "Info: Pin \"FROM_IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[4\] 0 " "Info: Pin \"FROM_IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[3\] 0 " "Info: Pin \"FROM_IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[2\] 0 " "Info: Pin \"FROM_IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[1\] 0 " "Info: Pin \"FROM_IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR\[0\] 0 " "Info: Pin \"FROM_IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[7\] 0 " "Info: Pin \"FROM_IR18\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[6\] 0 " "Info: Pin \"FROM_IR18\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[5\] 0 " "Info: Pin \"FROM_IR18\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[4\] 0 " "Info: Pin \"FROM_IR18\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[3\] 0 " "Info: Pin \"FROM_IR18\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[2\] 0 " "Info: Pin \"FROM_IR18\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[1\] 0 " "Info: Pin \"FROM_IR18\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FROM_IR18\[0\] 0 " "Info: Pin \"FROM_IR18\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAR-clk 0 " "Info: Pin \"DAR-clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Info: Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Info: Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Info: Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[5\] 0 " "Info: Pin \"bx_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[4\] 0 " "Info: Pin \"bx_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[3\] 0 " "Info: Pin \"bx_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[2\] 0 " "Info: Pin \"bx_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[1\] 0 " "Info: Pin \"bx_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[0\] 0 " "Info: Pin \"bx_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2 0 " "Info: Pin \"2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "5 0 " "Info: Pin \"5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "6 0 " "Info: Pin \"6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "000 0 " "Info: Pin \"000\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "11 0 " "Info: Pin \"11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res 0 " "Info: Pin \"res\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7 0 " "Info: Pin \"7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[5\] 0 " "Info: Pin \"DR22\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[4\] 0 " "Info: Pin \"DR22\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[3\] 0 " "Info: Pin \"DR22\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[2\] 0 " "Info: Pin \"DR22\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[1\] 0 " "Info: Pin \"DR22\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR22\[0\] 0 " "Info: Pin \"DR22\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[7\] 0 " "Info: Pin \"ips\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[6\] 0 " "Info: Pin \"ips\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[5\] 0 " "Info: Pin \"ips\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[4\] 0 " "Info: Pin \"ips\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[3\] 0 " "Info: Pin \"ips\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[2\] 0 " "Info: Pin \"ips\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[1\] 0 " "Info: Pin \"ips\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ips\[0\] 0 " "Info: Pin \"ips\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 14:20:17 2019 " "Info: Processing ended: Mon Oct 28 14:20:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
