{
  "Top": "pool",
  "RtlTop": "pool",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "644",
    "Uncertainty": "6.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pool",
    "Version": "1.0",
    "DisplayName": "Pool",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/pool.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w128_d2_A.vhd",
      "impl\/vhdl\/fifo_w128_d8_A.vhd",
      "impl\/vhdl\/hs2axis.vhd",
      "impl\/vhdl\/pool_1D.vhd",
      "impl\/vhdl\/pool_2D.vhd",
      "impl\/vhdl\/pool_2D_buf_V.vhd",
      "impl\/vhdl\/pool_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/pool_srem_33ns_32bkb.vhd",
      "impl\/vhdl\/pool.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w128_d2_A.v",
      "impl\/verilog\/fifo_w128_d8_A.v",
      "impl\/verilog\/hs2axis.v",
      "impl\/verilog\/pool_1D.v",
      "impl\/verilog\/pool_2D.v",
      "impl\/verilog\/pool_2D_buf_V.v",
      "impl\/verilog\/pool_AXILiteS_s_axi.v",
      "impl\/verilog\/pool_srem_33ns_32bkb.v",
      "impl\/verilog\/pool.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pool_v1_0\/data\/pool.mdd",
      "impl\/misc\/drivers\/pool_v1_0\/data\/pool.tcl",
      "impl\/misc\/drivers\/pool_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pool_v1_0\/src\/xpool.c",
      "impl\/misc\/drivers\/pool_v1_0\/src\/xpool.h",
      "impl\/misc\/drivers\/pool_v1_0\/src\/xpool_hw.h",
      "impl\/misc\/drivers\/pool_v1_0\/src\/xpool_linux.c",
      "impl\/misc\/drivers\/pool_v1_0\/src\/xpool_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS in_V_V out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "128"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "TLAST": {
          "Type": "null",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "128",
        "TLAST": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ch_div_K",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ch_div_K",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ch_div_K",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ch_div_K"
            }]
        },
        {
          "offset": "0x18",
          "name": "height_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of height_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of height_in"
            }]
        },
        {
          "offset": "0x20",
          "name": "width_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of width_in"
            }]
        },
        {
          "offset": "0x28",
          "name": "height_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of height_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of height_out"
            }]
        },
        {
          "offset": "0x30",
          "name": "width_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of width_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "Kx",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kx",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Kx",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Kx"
            }]
        },
        {
          "offset": "0x40",
          "name": "Ky",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Ky",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ky",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Ky"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_V_V_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "in_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ch_div_K": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "height_in": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "width_in": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "height_out": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "width_out": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Kx": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Ky": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "in_V_V": {
      "interfaceRef": "in_V_V",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_last": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pool",
      "Instances": [
        {
          "ModuleName": "pool_2D",
          "InstanceName": "pool_2D_U0"
        },
        {
          "ModuleName": "pool_1D",
          "InstanceName": "pool_1D_U0"
        },
        {
          "ModuleName": "hs2axis",
          "InstanceName": "hs2axis_U0"
        }
      ]
    },
    "Metrics": {
      "pool_1D": {
        "Latency": {
          "LatencyBest": "439",
          "LatencyAvg": "439",
          "LatencyWorst": "439",
          "PipelineII": "439",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "61.54"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "400",
            "Latency": "437",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "13",
          "FF": "4723",
          "LUT": "8174"
        }
      },
      "pool_2D": {
        "Latency": {
          "LatencyBest": "638",
          "LatencyAvg": "638",
          "LatencyWorst": "638",
          "PipelineII": "638",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "43.30"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "200",
            "Latency": "636",
            "PipelineII": "3",
            "PipelineDepth": "40"
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "13",
          "FF": "3830",
          "LUT": "8951"
        }
      },
      "hs2axis": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "203",
          "LatencyWorst": "203",
          "PipelineII": "203",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "19.57"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "200",
            "Latency": "201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "307",
          "LUT": "318",
          "BRAM_18K": "0"
        }
      },
      "pool": {
        "Latency": {
          "LatencyBest": "644",
          "LatencyAvg": "644",
          "LatencyWorst": "644",
          "PipelineII": "639",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "61.54"
        },
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "32",
          "FF": "9316",
          "LUT": "18303"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-08-13 16:19:28 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
