@W: MT530 :"c:\work\irail\ppi.irail.soc.fpga\hdl\afe_rx_sm.vhd":147:6:147:7|Found inferred clock AFE_RX_SM|clk which controls 15 sequential elements including packet_avail. This clock has no specified timing constraint which may adversely impact design performance. 
