{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670039570643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670039570644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:52:50 2022 " "Processing started: Fri Dec 02 19:52:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670039570644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670039570644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670039570644 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Design Software" 0 -1 1670039571035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1670039571214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1670039571214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_4x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_4x1 " "Found entity 1: mux64_4x1" {  } { { "mux64_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583486 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_4x1_testbench " "Found entity 2: mux64_4x1_testbench" {  } { { "mux64_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mem_wb " "Found entity 1: reg_mem_wb" {  } { { "reg_mem_wb.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_if_id " "Found entity 1: reg_if_id" {  } { { "reg_if_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "reg_id_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ex_mem " "Found entity 1: reg_ex_mem" {  } { { "reg_ex_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu " "Found entity 1: pipelined_cpu" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583496 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_cpu_testbench " "Found entity 2: pipelined_cpu_testbench" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nn_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file nn_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nn_dff " "Found entity 1: nn_dff" {  } { { "nn_dff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/nn_dff.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_dff " "Found entity 1: n_dff" {  } { { "n_dff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/n_dff.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583501 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_unit_testbench " "Found entity 2: forwarding_unit_testbench" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_neg " "Found entity 1: d_ff_neg" {  } { { "d_ff_neg.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_neg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_signals.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_signals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_signals " "Found entity 1: alu_signals" {  } { { "alu_signals.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_signals.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_flags " "Found entity 1: alu_flags" {  } { { "alu_flags.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_flags.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583506 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "single_cycle_cpu.sv " "Can't analyze file -- file single_cycle_cpu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1670039583510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583512 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender_testbench " "Found entity 2: sign_extender_testbench" {  } { { "sign_extender.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/register.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583515 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583517 ""} { "Info" "ISGN_ENTITY_NAME" "2 program_counter_testbench " "Found entity 2: program_counter_testbench" {  } { { "program_counter.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_2x1 " "Found entity 1: mux64_2x1" {  } { { "mux64_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583519 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_2x1_testbench " "Found entity 2: mux64_2x1_testbench" {  } { { "mux64_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2x1 " "Found entity 1: mux5_2x1" {  } { { "mux5_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux5_2x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "mux_32x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583522 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32x1_testbench " "Found entity 2: mux_32x1_testbench" {  } { { "mux_32x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "mux_16x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_16x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_8x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583528 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2x1_testbench " "Found entity 2: mux_2x1_testbench" {  } { { "mux_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583533 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor_testbench " "Found entity 2: multiplexor_testbench" {  } { { "multiplexor.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583536 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583536 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583536 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583538 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583540 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_decoder_testbench " "Found entity 2: instruction_decoder_testbench" {  } { { "instruction_decoder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabled_decoder_5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file enabled_decoder_5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabled_decoder_5x32 " "Found entity 1: enabled_decoder_5x32" {  } { { "enabled_decoder_5x32.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583544 ""} { "Info" "ISGN_ENTITY_NAME" "2 enabled_decoder_5x32_testbench " "Found entity 2: enabled_decoder_5x32_testbench" {  } { { "enabled_decoder_5x32.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583546 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "decoder_3x8.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583548 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_wb " "Found entity 1: data_wb" {  } { { "data_wb.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_wb.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583552 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_mem_testbench " "Found entity 2: data_mem_testbench" {  } { { "data_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_if.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_if " "Found entity 1: data_if" {  } { { "data_if.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583554 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_if_testbench " "Found entity 2: data_if_testbench" {  } { { "data_if.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_id.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_id " "Found entity 1: data_id" {  } { { "data_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583556 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_id_testbench " "Found entity 2: data_id_testbench" {  } { { "data_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ex.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_ex " "Found entity 1: data_ex" {  } { { "data_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583558 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_ex_testbench " "Found entity 2: data_ex_testbench" {  } { { "data_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_en " "Found entity 1: d_ff_en" {  } { { "d_ff_en.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583560 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_en_testbench " "Found entity 2: d_ff_en_testbench" {  } { { "d_ff_en.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_cond_decode.sv 2 2 " "Found 2 design units, including 2 entities, in source file b_cond_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 B_cond_decode " "Found entity 1: B_cond_decode" {  } { { "B_cond_decode.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583565 ""} { "Info" "ISGN_ENTITY_NAME" "2 B_cond_decode_testbench " "Found entity 2: B_cond_decode_testbench" {  } { { "B_cond_decode.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583567 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "adder64.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583568 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_testbench " "Found entity 2: adder64_testbench" {  } { { "adder64.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_more.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_more.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_more " "Found entity 1: adder_more" {  } { { "adder_more.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder_more.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583572 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_cbz.sv 1 1 " "Found 1 design units, including 1 entities, in source file forward_cbz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_cbz " "Found entity 1: forward_cbz" {  } { { "forward_cbz.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forward_cbz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_stur.sv 1 1 " "Found 1 design units, including 1 entities, in source file forward_stur.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_stur " "Found entity 1: forward_stur" {  } { { "forward_stur.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forward_stur.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670039583576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670039583576 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "MemWrite_ex dut forwarding_unit no such object is visible in the present scope forwarding_unit.sv(44) " "SystemVerilog error at forwarding_unit.sv(44): can't implicitly connect port \"MemWrite_ex\" on instance \"dut\" of module \"forwarding_unit\" - no such object is visible in the present scope" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 44 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Design Software" 0 -1 1670039583585 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "MemWrite_wb dut forwarding_unit no such object is visible in the present scope forwarding_unit.sv(44) " "SystemVerilog error at forwarding_unit.sv(44): can't implicitly connect port \"MemWrite_wb\" on instance \"dut\" of module \"forwarding_unit\" - no such object is visible in the present scope" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 44 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Design Software" 0 -1 1670039583585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670039583628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 19:53:03 2022 " "Processing ended: Fri Dec 02 19:53:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670039583628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670039583628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670039583628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670039583628 ""}
