
*** Running vivado
    with args -log PRBS7_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PRBS7_top.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source PRBS7_top.tcl -notrace
Command: open_checkpoint C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1089.223 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1089.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1580.562 ; gain = 6.984
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1580.562 ; gain = 6.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1580.562 ; gain = 491.340
Sourcing Tcl File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k325t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.562 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.582 ; gain = 25.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1579f2c2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1695.543 ; gain = 87.961

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = daf21051f4aef0de.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = d8a7170e095fbb64.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 2050.250 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14dcedb6a

Time (s): cpu = 00:00:20 ; elapsed = 00:04:46 . Memory (MB): peak = 2050.250 ; gain = 154.438

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: fbcd839a

Time (s): cpu = 00:00:21 ; elapsed = 00:04:47 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: de486b9c

Time (s): cpu = 00:00:22 ; elapsed = 00:04:47 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 289 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14d95d562

Time (s): cpu = 00:00:22 ; elapsed = 00:04:47 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells
INFO: [Opt 31-1021] In phase Sweep, 1324 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14d95d562

Time (s): cpu = 00:00:23 ; elapsed = 00:04:48 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14d95d562

Time (s): cpu = 00:00:23 ; elapsed = 00:04:48 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14d95d562

Time (s): cpu = 00:00:23 ; elapsed = 00:04:48 . Memory (MB): peak = 2050.250 ; gain = 154.438
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              25  |                                             85  |
|  Constant propagation         |              30  |             289  |                                             52  |
|  Sweep                        |               0  |             103  |                                           1324  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2050.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9796a6da

Time (s): cpu = 00:00:23 ; elapsed = 00:04:48 . Memory (MB): peak = 2050.250 ; gain = 154.438

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 50f95942

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2197.297 ; gain = 0.000
Ending Power Optimization Task | Checksum: 50f95942

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.297 ; gain = 147.047

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 50f95942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2197.297 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2197.297 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1018248ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2197.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:04:59 . Memory (MB): peak = 2197.297 ; gain = 616.734
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2197.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file PRBS7_top_drc_opted.rpt -pb PRBS7_top_drc_opted.pb -rpx PRBS7_top_drc_opted.rpx
Command: report_drc -file PRBS7_top_drc_opted.rpt -pb PRBS7_top_drc_opted.pb -rpx PRBS7_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2197.297 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4a2c41c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2197.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 122a80b9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181d8a5a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181d8a5a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 181d8a5a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 169f4fe7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b3b829a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 238 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 9, total 10, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 101 nets or cells. Created 10 new cells, deleted 91 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2197.297 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2197.297 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |             91  |                   101  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |             91  |                   102  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 20bcf56cf

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1b5011f66

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b5011f66

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1edb9eaad

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da422ed7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d3672a9

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 138a8f6f7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ce9e72a2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 2071ebebe

Time (s): cpu = 00:01:25 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 3.6 Small Shape Detail Placement | Checksum: 2071ebebe

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22e84fbbb

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19c64bf15

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21153fc79

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2197.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21153fc79

Time (s): cpu = 00:01:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2197.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d1946e2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-342.859 |
Phase 1 Physical Synthesis Initialization | Checksum: fd4003f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2209.844 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bf71fd78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2209.844 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d1946e2e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:13 . Memory (MB): peak = 2209.844 ; gain = 12.547
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.891. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547
Phase 4.1 Post Commit Optimization | Checksum: 16959a010

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16959a010

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16959a010

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547
Phase 4.3 Placer Reporting | Checksum: 16959a010

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2209.844 ; gain = 0.000

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2209.844 ; gain = 12.547
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19ba8305e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2209.844 ; gain = 12.547
Ending Placer Task | Checksum: 1352a41ec

Time (s): cpu = 00:02:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2209.844 ; gain = 12.547
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:45 . Memory (MB): peak = 2209.844 ; gain = 12.547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2209.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2209.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file PRBS7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2209.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PRBS7_top_utilization_placed.rpt -pb PRBS7_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PRBS7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2209.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2209.844 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-337.165 |
Phase 1 Physical Synthesis Initialization | Checksum: 1739a2ac7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2217.832 ; gain = 7.988
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-337.165 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1739a2ac7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.832 ; gain = 7.988

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-337.165 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[3].  Did not re-place instance dataAligner/prbsCKInst/errorCount[3]_INST_0
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.888 | TNS=-337.153 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_4
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.884 | TNS=-337.137 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_12_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_12
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.877 | TNS=-337.109 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_6
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8
INFO: [Physopt 32-242] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0. Rewired (signal push) dataAligner/prbsCKInst/errorCount[5]_INST_0_i_11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-337.097 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_rewire
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_10_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_10
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_47_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_47
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_31_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.872 | TNS=-336.948 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_9_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_9
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.852 | TNS=-336.868 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[2]_INST_0_i_9_comp_1.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.846 | TNS=-336.832 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_12_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_12
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_35_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_35
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_14_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.836 | TNS=-336.772 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_comp_1.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.833 | TNS=-336.754 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_26_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_26
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_7_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[0]_INST_0_i_7
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[0]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-336.700 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_8_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_8
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_45_comp_1.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-336.700 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_34_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_34
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_13_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.816 | TNS=-336.652 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_1_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.815 | TNS=-336.646 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_46_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_46
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_46_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.812 | TNS=-336.628 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_23_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_23
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_9_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_9
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.810 | TNS=-336.452 |
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.734 | TNS=-336.461 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[0].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.704 | TNS=-336.616 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[10].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-336.765 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[15].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-336.912 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/COUNTER_MATCH.  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/COUNTER_MATCH. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-337.075 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5].  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net dataAligner/prbsCKInst/p_0_in5_in[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/p_0_in5_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-337.075 |
INFO: [Physopt 32-601] Processed net dataAligner/prbsCKInst/r_reg_n_0_[0]. Net driver dataAligner/prbsCKInst/r_reg[0] was replaced.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/r_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-337.057 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[11].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-337.287 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[6].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.697 | TNS=-337.442 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_48_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_48
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_32_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.686 | TNS=-337.376 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_36_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_36
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.328 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[13].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.451 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[14].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.565 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[12].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.452 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.339 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.226 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.123 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-337.020 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[10].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.885 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[13].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.750 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[0].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.707 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[11].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.664 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[0].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.545 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[11].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.426 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[12].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.309 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[9].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.192 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-336.081 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/COUNTER_MATCH.  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/COUNTER_MATCH. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-335.970 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[10].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-335.943 |
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[15].  Did not re-place instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_dwe_r_reg.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_dwe_r_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-331.007 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[1].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.960 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[6].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.943 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[7].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.859 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[8].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.775 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[14].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.581 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.461 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.341 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.221 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.113 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-330.005 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-329.897 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-329.789 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-329.687 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-329.585 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[5].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-329.709 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[7].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.678 | TNS=-329.825 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5].  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.677 | TNS=-329.771 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[11].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.677 | TNS=-329.955 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[12].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.677 | TNS=-330.134 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.677 | TNS=-330.432 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[9].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.674 | TNS=-330.701 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[11].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.674 | TNS=-331.105 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[15].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.674 | TNS=-331.381 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/COUNTER_MATCH.  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/COUNTER_MATCH. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.650 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.548 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.471 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.394 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[2].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.256 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.240 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[0].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.132 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[12].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-331.024 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-330.916 |
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5].  Did not re-place instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CNT_CTRL[0].  Re-placed instance u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CNT_CTRL[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.586 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/COUNTER_MATCH.  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/COUNTER_MATCH. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.531 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.466 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[8].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.380 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[9].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.297 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[10].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.210 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[1].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.123 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[4].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-328.036 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[9].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-327.954 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[11].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-327.844 |
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[0].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-327.746 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-327.746 |
Phase 3 Critical Path Optimization | Checksum: 1739a2ac7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.863 ; gain = 14.020

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-327.746 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5].  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_comp
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-327.704 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_rewire
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_24_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_24
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.661 | TNS=-327.698 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_comp
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_38_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_38
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.660 | TNS=-327.674 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2].  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0
INFO: [Physopt 32-601] Processed net dataAligner/prbsCKInst/errorCount[2]. Net driver dataAligner/prbsCKInst/errorCount[2]_INST_0 was replaced.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.657 | TNS=-327.480 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_comp_1
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_6
INFO: [Physopt 32-710] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_n_0. Critical path length was reduced through logic transformation on cell dataAligner/prbsCKInst/errorCount[5]_INST_0_i_16_comp.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.657 | TNS=-327.480 |
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_15_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_15
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.655 | TNS=-327.448 |
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_5_n_0.  Re-placed instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_5
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.653 | TNS=-327.438 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[2].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[2]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[3].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[3]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[15].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[15]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[1].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[4].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]
INFO: [Physopt 32-735] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[4]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]_0.  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0.  Did not re-place instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0].  Re-placed instance u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__2
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[0].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[11].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[14].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[15].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[12].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[3].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[1].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[3].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[8].  Did not re-place instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CNT_CTRL[5].  Re-placed instance u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5].  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_rewire
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_7
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2].  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[0].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[1].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[4].  Re-placed instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[6].  Did not re-place instance u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CNT_CTRL[2].  Re-placed instance u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_11_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_11
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[0]_INST_0_i_5
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_10_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[0]_INST_0_i_10
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[0]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dataAligner/prbsCKInst/p_0_in9_in[1].  Re-placed instance dataAligner/prbsCKInst/r_reg[6]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[7].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3__51_n_0.  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3__51
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[15].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/COUNTER_MATCH.  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]
INFO: [Physopt 32-663] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[6].  Re-placed instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]_0.  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[9].  Did not re-place instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[12].  Did not re-place instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5].  Did not re-place instance u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]
INFO: [Physopt 32-702] Processed net u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[5]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1739a2ac7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2223.863 ; gain = 14.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2223.863 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.638 | TNS=-320.572 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.253  |         16.593  |            1  |              0  |                   142  |           0  |           2  |  00:00:21  |
|  Total          |          0.253  |         16.593  |            1  |              0  |                   142  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2223.863 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1064cb110

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2223.863 ; gain = 14.020
INFO: [Common 17-83] Releasing license: Implementation
593 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2223.863 ; gain = 14.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.176 ; gain = 11.312
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2235.176 ; gain = 11.312
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1407af ConstDB: 0 ShapeSum: 2f44f2e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 162c5007f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2440.062 ; gain = 204.758
Post Restoration Checksum: NetGraph: cb18cd35 NumContArr: 97ac334a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 162c5007f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2440.062 ; gain = 204.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 162c5007f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2446.934 ; gain = 211.629

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 162c5007f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2446.934 ; gain = 211.629
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1885a3e62

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2500.770 ; gain = 265.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.621 | TNS=-324.395| WHS=-0.311 | THS=-676.646|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 153d1390b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2500.770 ; gain = 265.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.621 | TNS=-277.033| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12c2f10d5

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2500.770 ; gain = 265.465
Phase 2 Router Initialization | Checksum: b3c2d18b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2500.770 ; gain = 265.465

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12750
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12750
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b3c2d18b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:57 . Memory (MB): peak = 2512.098 ; gain = 276.793
Phase 3 Initial Routing | Checksum: 1a4b59c8f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2512.098 ; gain = 276.793
INFO: [Route 35-580] Design has 80 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
|                  clkout0 |                  clkout0 |                                              u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG0_O_reg/D|
|                  clkout0 |                  clkout0 |                                              u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG1_O_reg/D|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1162
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.993 | TNS=-455.546| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 913a4171

Time (s): cpu = 00:01:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.020 | TNS=-441.282| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c57e03aa

Time (s): cpu = 00:02:04 ; elapsed = 00:01:23 . Memory (MB): peak = 2512.098 ; gain = 276.793
Phase 4 Rip-up And Reroute | Checksum: 1c57e03aa

Time (s): cpu = 00:02:04 ; elapsed = 00:01:23 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 161558599

Time (s): cpu = 00:02:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2512.098 ; gain = 276.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.869 | TNS=-398.821| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21f1396f8

Time (s): cpu = 00:02:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21f1396f8

Time (s): cpu = 00:02:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2512.098 ; gain = 276.793
Phase 5 Delay and Skew Optimization | Checksum: 21f1396f8

Time (s): cpu = 00:02:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 203b3e6e2

Time (s): cpu = 00:02:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.098 ; gain = 276.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.854 | TNS=-385.216| WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f20921aa

Time (s): cpu = 00:02:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.098 ; gain = 276.793
Phase 6 Post Hold Fix | Checksum: 1f20921aa

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.724353 %
  Global Horizontal Routing Utilization  = 0.951737 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d2b35a57

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d2b35a57

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4429a7a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2512.098 ; gain = 276.793

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.854 | TNS=-385.216| WHS=0.048  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e4429a7a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2512.098 ; gain = 276.793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:01:30 . Memory (MB): peak = 2512.098 ; gain = 276.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
614 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2512.098 ; gain = 276.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2514.973 ; gain = 2.875
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2514.973 ; gain = 2.875
INFO: [runtcl-4] Executing : report_drc -file PRBS7_top_drc_routed.rpt -pb PRBS7_top_drc_routed.pb -rpx PRBS7_top_drc_routed.rpx
Command: report_drc -file PRBS7_top_drc_routed.rpt -pb PRBS7_top_drc_routed.pb -rpx PRBS7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2519.051 ; gain = 4.078
INFO: [runtcl-4] Executing : report_methodology -file PRBS7_top_methodology_drc_routed.rpt -pb PRBS7_top_methodology_drc_routed.pb -rpx PRBS7_top_methodology_drc_routed.rpx
Command: report_methodology -file PRBS7_top_methodology_drc_routed.rpt -pb PRBS7_top_methodology_drc_routed.pb -rpx PRBS7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
Command: report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
626 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2520.172 ; gain = 1.121
INFO: [runtcl-4] Executing : report_route_status -file PRBS7_top_route_status.rpt -pb PRBS7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PRBS7_top_timing_summary_routed.rpt -pb PRBS7_top_timing_summary_routed.pb -rpx PRBS7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PRBS7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PRBS7_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PRBS7_top_bus_skew_routed.rpt -pb PRBS7_top_bus_skew_routed.pb -rpx PRBS7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force PRBS7_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/trig_in_reg, u_ila_1/inst/trig_in_reg... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PRBS7_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jun 29 12:45:50 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3101.023 ; gain = 580.852
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 12:45:50 2021...
