library ieee;
use ieee.std_logic_1164.all;

entity lcd is
	port(
		clk	: in	std_logic;
		rs		: out	std_logic;
		rw		: out std_logic;
		e		: out std_logic;
		data	: out std_logic_vector(7 downto 0)
	)