RM9K_READ_16	,	F_8
IORESOURCE_IO	,	V_37
pci_bus	,	V_49
" (%ld bytes)\n"	,	L_7
titan_ht_config_read_dword	,	F_2
b1	,	V_19
b2	,	V_20
number	,	V_13
b3	,	V_21
PCI_LATENCY_TIMER	,	V_43
b4	,	V_22
RM9K_WRITE	,	F_5
dev	,	V_7
ioport_resource	,	V_51
pcibios_init	,	F_25
val	,	V_1
PCI_FUNC	,	F_4
KERN_WARNING	,	V_42
address_reg	,	V_10
RM9K_WRITE_16	,	F_14
PCI_COMMAND_IO	,	V_38
pcibios_assign_all_busses	,	F_28
__inline__	,	T_1
devfn	,	V_14
"resource collisions\n"	,	L_2
str	,	V_54
size	,	V_47
titan_ht_config_write_dword	,	F_12
cmd	,	V_24
PCI_COMMAND_MASTER	,	V_26
device	,	V_5
pcibios_align_resource	,	F_22
flags	,	V_36
resource_size_t	,	T_5
RM9000x2_OCD_HTCFGD	,	V_16
offset1	,	V_23
"PCI setting latency timer to 32 from %d\n"	,	L_5
pcibios_setup	,	F_27
RM9000x2_OCD_HTCFGA	,	V_15
pcibios_fixup_bus	,	F_23
u16	,	T_3
address	,	V_12
u8	,	T_4
c	,	V_50
"PCI setting cache line size to 8 from "	,	L_3
longswap	,	F_9
uint32_t	,	V_2
l	,	V_18
EINVAL	,	V_35
r	,	V_31
pci_name	,	F_20
RM9K_READ_8	,	F_11
PCI_SLOT	,	F_3
pcibios_enable_device	,	F_21
__init	,	T_6
bus	,	V_8
data	,	V_45
align	,	V_48
titan_ht_pcibios_fixup_bus	,	F_24
"%d\n"	,	L_4
u32	,	T_2
check_titan_htlink	,	F_1
PCI_COMMAND	,	V_25
pci_scan_bus	,	F_26
titan_pcibios_set_master	,	F_17
res	,	V_46
offset	,	V_6
resource	,	V_30
iomem_resource	,	V_52
"rr: pcibios_setup\n"	,	L_8
RM9K_READ	,	F_6
pci_dev	,	V_4
titan_ht_config_write_byte	,	F_15
titan_ht_config_write_word	,	F_13
idx	,	V_29
KERN_INFO	,	V_55
printk	,	F_19
tmp1	,	V_28
titan_pci_ops	,	V_53
RM9000x2_HTLINK_REG	,	V_3
titan_ht_config_read_word	,	F_7
data_reg	,	V_11
RM9K_WRITE_8	,	F_16
"PCI: I/O Region %s/%d too large"	,	L_6
end	,	V_33
IORESOURCE_MEM	,	V_39
mask	,	V_44
PCI_COMMAND_MEMORY	,	V_40
start	,	V_32
PCI_CACHE_LINE_SIZE	,	V_41
titan_ht_config_read_byte	,	F_10
old_cmd	,	V_27
pcibios_enable_resources	,	F_18
PCIBIOS_SUCCESSFUL	,	V_17
"PCI: Device %s not available because of "	,	L_1
func	,	V_9
KERN_ERR	,	V_34
