Running: E:\jgins\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/utp/Arquitectura_computadores/procesadores/Procesador2/P_PROCESADOR_2_isim_beh.exe -prj E:/utp/Arquitectura_computadores/procesadores/Procesador2/P_PROCESADOR_2_beh.prj work.P_PROCESADOR_2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/UC.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SUMADOR.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SEU.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/PC.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/NPC.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/MUX.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/IM.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/ALU.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/procesador_2.vhd" into library work
Parsing VHDL file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/P_PROCESADOR_2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity NPC [npc_default]
Compiling architecture behavioral of entity SUMADOR [sumador_default]
Compiling architecture arquitectura_procesador_2 of entity procesador_2 [procesador_2_default]
Compiling architecture behavior of entity p_procesador_2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable E:/utp/Arquitectura_computadores/procesadores/Procesador2/P_PROCESADOR_2_isim_beh.exe
Fuse Memory Usage: 35704 KB
Fuse CPU Usage: 686 ms
