Fitter report for niosvprocessor
Sat Jun  8 00:31:44 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. I/O Assignment Warnings
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------+
; Fitter Summary                                                                                   ;
+---------------------------------+----------------------------------------------------------------+
; Fitter Status                   ; Successful - Sat Jun  8 00:31:44 2024                          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition ;
; Revision Name                   ; niosvprocessor                                                 ;
; Top-level Entity Name           ; niosvprocessor                                                 ;
; Family                          ; Cyclone V                                                      ;
; Device                          ; 5CSEBA6U23I7                                                   ;
; Timing Models                   ; Final                                                          ;
; Logic utilization (in ALMs)     ; 3,753 / 41,910 ( 9 % )                                         ;
; Total registers                 ; 4296                                                           ;
; Total pins                      ; 1 / 314 ( < 1 % )                                              ;
; Total virtual pins              ; 0                                                              ;
; Total block memory bits         ; 4,074,496 / 5,662,720 ( 72 % )                                 ;
; Total RAM Blocks                ; 510 / 553 ( 92 % )                                             ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                                                ;
; Total HSSI RX PCSs              ; 0                                                              ;
; Total HSSI PMA RX Deserializers ; 0                                                              ;
; Total HSSI TX PCSs              ; 0                                                              ;
; Total HSSI PMA TX Serializers   ; 0                                                              ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                                  ;
+---------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                 ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                    ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[0]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[1]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[2]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[3]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[4]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[5]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[6]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[7]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[8]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[9]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[10]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[11]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[12]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[13]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[14]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[15]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[16]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; BY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs1_gpr_val[17]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[0]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[1]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[2]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[3]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[4]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[5]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[6]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[7]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[8]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]~_Duplicate_1                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]~_Duplicate_1                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[9]~_Duplicate_2                                                                                                                                                                                        ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[10]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[11]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[12]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[13]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[14]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[15]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[16]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; AX               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]~_Duplicate_1                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]~_Duplicate_1                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; AY               ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]~_Duplicate_1                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rs2_gpr_val[17]~_Duplicate_2                                                                                                                                                                                       ; Q                ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~533                   ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~add_lh_hlmac_pl[0][0] ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~874                   ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][1]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][2]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][3]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][4]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][5]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][6]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][7]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][8]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][9]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][10]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][11]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][12]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][13]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][14]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][15]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][16]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][17]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][18]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][19]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][20]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][21]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][22]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][23]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][24]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][25]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][26]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][27]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_hh_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~192                   ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][1]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][2]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][3]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][4]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][5]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][6]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][7]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][8]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][9]       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][10]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][11]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][12]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][13]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][14]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][15]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][16]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][17]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][18]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][19]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][20]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][21]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][22]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][23]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][24]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][25]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][26]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][27]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][28]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][29]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][30]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][31]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][32]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][33]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][34]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][35]      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mult_ll_pl[0][0]      ; RESULTA          ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|rst1~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem[0][30]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][22]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|sop_enable                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                    ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter|has_pending_responses                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.data[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.data[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[3]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[8]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[16]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[16]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address[3]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address[3]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address_reg[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address_reg[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[6]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[10]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[20]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[20]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[30]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[30]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.HALTED                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.HALTED~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.IDLE                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.IDLE~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|datain_reg[10]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|datain_reg[10]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|hart_readdata[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|hart_readdata[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|hart_readdatavalid                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|hart_readdatavalid~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[37]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[37]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[41]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[41]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[43]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[43]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[54]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[54]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[56]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[56]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[61]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[61]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[62]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[62]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[63]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtime[63]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[9]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[23]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[23]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[29]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|C_dbg_expn_update                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|C_dbg_expn_update~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_imm[7]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_imm[7]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[11]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[11]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[22]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[22]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[23]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[23]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[28]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_instr_pc[28]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_branch_tgt_pc[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_branch_tgt_pc[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_branch_tgt_pc[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_branch_tgt_pc[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[1]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[4]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[5]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_addr[5]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[2]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[12]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[12]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[29]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[29]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[31]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[31]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s2[10]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s2[10]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s2[28]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s2[28]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[6]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[6]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[11]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[11]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[12]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[12]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[17]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[17]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[18]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[18]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[21]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[21]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[24]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_instr_pc[24]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_mret_instr                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_mret_instr~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[5]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[11]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[12]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_nxt_seq_pc[12]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rd[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_rd[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_exe_result[11]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_exe_result[11]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_exe_result[15]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_exe_result[15]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_instr_word[27]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_instr_word[27]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_mem_signext                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_mem_signext~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_mem_size[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_mem_size[0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_rd[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_rd[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_rd[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_rd[4]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|W_gpr_exe_result[12]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|W_gpr_exe_result[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|W_gpr_exe_result[31]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|W_gpr_exe_result[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[13]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[14]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[14]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[25]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[25]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[26]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[26]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[29]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|debug_pc[29]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mcontrol.execute                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mcontrol.execute~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[8]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[8]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[14]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[14]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[16]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[16]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[18]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[18]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[20]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[20]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[29]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[29]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtvec.base[21]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtvec.base[26]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[10]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[10]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[29]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[29]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[31]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[31]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[10]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[10]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[12]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[12]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[13]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[13]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[14]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[14]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[15]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[15]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[18]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[18]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[19]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[19]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[26]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_quotient[26]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_result[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_result[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_active                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_active~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_cnt[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_cnt[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[6]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[8]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[8]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[10]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[10]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[12]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[12]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[15]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[15]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[16]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[16]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[18]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[18]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[23]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[23]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[27]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[27]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[28]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[28]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[30]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[30]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|C1_dc_miss                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|C1_dc_miss~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0~DUPLICATE                                                                                                                                               ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|count[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|count[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|uncached_load_data[26]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|uncached_load_data[26]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[7]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[9]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[18]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[18]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[19]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[19]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[23]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[23]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[25]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[25]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[29]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[29]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[11]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[13]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[13]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[22]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[24]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[27]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[27]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[28]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[28]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[29]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[31]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_pc[31]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[12]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[12]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|current_mem_offset[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|current_mem_offset[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[4]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[14]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[14]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[15]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[15]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[29]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[29]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|mem_done_q2                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|mem_done_q2~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|read_active                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|read_active~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|state.S_FETCH_TRANSFER                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|state.S_FETCH_TRANSFER~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|state.S_WRITEBACK_REQ                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|state.S_WRITEBACK_REQ~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|M0_mul_result[12]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|M0_mul_result[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|M0_mul_result[20]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|M0_mul_result[20]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE               ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE  ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10525 ) ; 0.00 % ( 0 / 10525 )       ; 0.00 % ( 0 / 10525 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10525 ) ; 0.00 % ( 0 / 10525 )       ; 0.00 % ( 0 / 10525 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10304 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 212 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/f_off/Desktop/quartusprojects/output_files/niosvprocessor.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,753 / 41,910        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 3,753                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,241 / 41,910        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,260                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,153                 ;       ;
;         [c] ALMs used for registers                         ; 748                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 80                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 528 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 40 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 38                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 564 / 4,191           ; 13 %  ;
;     -- Logic LABs                                           ; 556                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 8                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,505                 ;       ;
;     -- 7 input functions                                    ; 54                    ;       ;
;     -- 6 input functions                                    ; 1,502                 ;       ;
;     -- 5 input functions                                    ; 999                   ;       ;
;     -- 4 input functions                                    ; 1,036                 ;       ;
;     -- <=3 input functions                                  ; 1,914                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 844                   ;       ;
; Memory ALUT usage                                           ; 130                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 130                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,296                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,015 / 83,820        ; 5 %   ;
;         -- Secondary logic registers                        ; 281 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,079                 ;       ;
;         -- Routing optimization registers                   ; 217                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 1 / 314               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 510 / 553             ; 92 %  ;
; Total MLAB memory bits                                      ; 1,936                 ;       ;
; Total block memory bits                                     ; 4,074,496 / 5,662,720 ; 72 %  ;
; Total block memory implementation bits                      ; 5,222,400 / 5,662,720 ; 92 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.4% / 6.3% / 6.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 30.3% / 31.4% / 27.4% ;       ;
; Maximum fan-out                                             ; 4529                  ;       ;
; Highest non-global fan-out                                  ; 2048                  ;       ;
; Total fan-out                                               ; 50916                 ;       ;
; Average fan-out                                             ; 4.51                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3678 / 41910 ( 9 % )  ; 75 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3678                  ; 75                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4150 / 41910 ( 10 % ) ; 92 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1234                  ; 26                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2106                  ; 47                   ; 0                              ;
;         [c] ALMs used for registers                         ; 730                   ; 19                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 80                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 512 / 41910 ( 1 % )   ; 17 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 40 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 38                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 554 / 4191 ( 13 % )   ; 11 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 546                   ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 8                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 5512                  ; 123                  ; 0                              ;
;     -- 7 input functions                                    ; 53                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 1477                  ; 25                   ; 0                              ;
;     -- 5 input functions                                    ; 975                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 1020                  ; 16                   ; 0                              ;
;     -- <=3 input functions                                  ; 1857                  ; 57                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 837                   ; 7                    ; 0                              ;
; Memory ALUT usage                                           ; 130                   ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 130                   ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 3926 / 83820 ( 5 % )  ; 89 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 274 / 83820 ( < 1 % ) ; 7 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 3990                  ; 89                   ; 0                              ;
;         -- Routing optimization registers                   ; 210                   ; 7                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 1                     ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 4074496               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 5222400               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 510 / 553 ( 92 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 543                   ; 141                  ; 1                              ;
;     -- Registered Input Connections                         ; 374                   ; 105                  ; 0                              ;
;     -- Output Connections                                   ; 9                     ; 218                  ; 458                            ;
;     -- Registered Output Connections                        ; 1                     ; 218                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 57804                 ; 1007                 ; 467                            ;
;     -- Registered Connections                               ; 32314                 ; 770                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 225                  ; 327                            ;
;     -- sld_hub:auto_hub                                     ; 225                   ; 2                    ; 132                            ;
;     -- hard_block:auto_generated_inst                       ; 327                   ; 132                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 41                    ; 68                   ; 4                              ;
;     -- Output Ports                                         ; 9                     ; 85                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 43                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 7                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 32                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 50                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 55                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 63                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 4529                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 7 ( 14 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; clk_clk                         ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; clk_clk  ; Incomplete set of assignments ;
; clk_clk  ; Missing location assignment   ;
+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                      ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+
; |niosvprocessor                                                                                                                         ; 3752.5 (0.3)         ; 4240.0 (0.5)                     ; 527.5 (0.2)                                       ; 40.0 (0.0)                       ; 80.0 (0.0)           ; 5505 (1)            ; 4296 (0)                  ; 0 (0)         ; 4074496           ; 510   ; 3          ; 1    ; 0            ; |niosvprocessor                                                                                                                                                                                                                                                                                                                                                                                                     ; niosvprocessor_niosvprocessor                    ; niosvprocessor ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 1.8 (1.4)            ; 8.1 (4.9)                        ; 6.3 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                          ; niosvprocessor ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; niosvprocessor ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                        ; niosvprocessor ;
;    |niosvprocessor_jtag:jtag|                                                                                                           ; 58.7 (15.0)          ; 74.8 (16.4)                      ; 16.1 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (32)            ; 112 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag                                                                                                                                                                                                                                                                                                                                                                            ; niosvprocessor_jtag                              ; niosvprocessor ;
;       |alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|                                                                         ; 19.2 (19.2)          ; 33.4 (33.4)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                ; work           ;
;       |niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|                                                                   ; 11.9 (0.0)           ; 11.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r                                                                                                                                                                                                                                                                                                              ; niosvprocessor_jtag_scfifo_r                     ; niosvprocessor ;
;          |scfifo:rfifo|                                                                                                                 ; 11.9 (0.0)           ; 11.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                 ; scfifo                                           ; work           ;
;             |scfifo_3291:auto_generated|                                                                                                ; 11.9 (0.0)           ; 11.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                      ; scfifo_3291                                      ; work           ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 11.9 (0.0)           ; 11.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                 ; a_dpfifo_5771                                    ; work           ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 5.9 (2.9)            ; 5.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; a_fefifo_7cf                                     ; work           ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                    ; cntr_vg7                                         ; work           ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                         ; altsyncram_7pu1                                  ; work           ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                           ; cntr_jgb                                         ; work           ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                 ; cntr_jgb                                         ; work           ;
;       |niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|                                                                   ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w                                                                                                                                                                                                                                                                                                              ; niosvprocessor_jtag_scfifo_w                     ; niosvprocessor ;
;          |scfifo:wfifo|                                                                                                                 ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                 ; scfifo                                           ; work           ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                      ; scfifo_3291                                      ; work           ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                 ; a_dpfifo_5771                                    ; work           ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.4 (3.4)            ; 7.0 (4.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; a_fefifo_7cf                                     ; work           ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                    ; cntr_vg7                                         ; work           ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                         ; altsyncram_7pu1                                  ; work           ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                           ; cntr_jgb                                         ; work           ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                 ; cntr_jgb                                         ; work           ;
;    |niosvprocessor_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 854.2 (0.0)          ; 907.7 (0.0)                      ; 54.2 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 1456 (0)            ; 966 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                  ; niosvprocessor_mm_interconnect_0                 ; niosvprocessor ;
;       |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|                                                                   ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                     ; 12.7 (12.7)          ; 13.2 (13.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|                                                                  ; 31.9 (31.9)          ; 42.2 (42.2)                      ; 10.5 (10.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 38 (38)             ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|                                                                    ; 16.2 (16.2)          ; 21.8 (21.8)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|                                                            ; 45.0 (45.0)          ; 48.7 (48.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo|                                                              ; 17.3 (17.3)          ; 19.7 (19.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|                                                                                  ; 23.0 (23.0)          ; 29.0 (29.0)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                    ; 13.8 (13.8)          ; 14.7 (14.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;       |altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|                                                                   ; 50.8 (7.2)           ; 53.3 (7.2)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (14)             ; 36 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                      ; niosvprocessor ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                        ; 43.3 (43.3)          ; 46.2 (46.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                              ; altera_merlin_address_alignment                  ; niosvprocessor ;
;       |altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|                                                                ; 46.6 (0.0)           ; 50.7 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                      ; niosvprocessor ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 46.6 (46.6)          ; 50.7 (50.7)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                 ; niosvprocessor ;
;       |altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|                                                               ; 85.1 (0.0)           ; 89.0 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (0)             ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                      ; niosvprocessor ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 85.1 (85.1)          ; 89.0 (89.0)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (146)           ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                 ; niosvprocessor ;
;       |altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|                                                         ; 58.3 (0.0)           ; 60.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                      ; niosvprocessor ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 58.3 (58.3)          ; 60.3 (60.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                 ; niosvprocessor ;
;       |altera_merlin_burst_adapter:sram_s1_burst_adapter|                                                                               ; 100.4 (0.0)          ; 104.5 (0.0)                      ; 4.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                      ; niosvprocessor ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 100.4 (100.4)        ; 104.5 (104.5)                    ; 4.4 (4.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 165 (165)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                 ; niosvprocessor ;
;       |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                          ; 19.7 (2.3)           ; 20.0 (2.7)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; niosvprocessor ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 17.3 (17.3)          ; 17.3 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                 ; niosvprocessor ;
;       |altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|                                                                         ; 21.5 (2.2)           ; 21.5 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (7)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                        ; niosvprocessor ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 19.3 (19.3)          ; 19.3 (19.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                 ; niosvprocessor ;
;       |altera_merlin_slave_agent:niosvprocessor_timer_sw_agent_agent|                                                                   ; 20.8 (1.5)           ; 21.3 (1.7)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_timer_sw_agent_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                        ; niosvprocessor ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                 ; niosvprocessor ;
;       |altera_merlin_slave_agent:sram_s1_agent|                                                                                         ; 19.5 (2.7)           ; 19.5 (2.8)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (5)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                        ; niosvprocessor ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                 ; niosvprocessor ;
;       |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                                ; 6.9 (6.9)            ; 7.8 (7.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; niosvprocessor ;
;       |altera_merlin_slave_translator:sram_s1_translator|                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                   ; niosvprocessor ;
;       |altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter|                                                     ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                    ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                             ; niosvprocessor_mm_interconnect_0_cmd_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                        ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_cmd_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_demux:rsp_demux_001|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_cmd_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_demux:rsp_demux_002|                                                                        ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_cmd_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                                     ; niosvprocessor_mm_interconnect_0_cmd_demux_002   ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 13.3 (11.3)          ; 13.3 (11.4)                      ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                 ; niosvprocessor_mm_interconnect_0_cmd_mux         ; niosvprocessor ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                            ; 18.8 (16.5)          ; 19.5 (17.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (51)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                             ; niosvprocessor_mm_interconnect_0_cmd_mux         ; niosvprocessor ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 25.6 (21.1)          ; 26.0 (21.7)                      ; 0.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (58)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_cmd_mux_001     ; niosvprocessor ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                        ; 28.3 (23.4)          ; 28.5 (23.1)                      ; 0.4 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 65 (58)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_cmd_mux_001     ; niosvprocessor ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_router:router|                                                                                  ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                   ; niosvprocessor_mm_interconnect_0_router          ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_router:router_001|                                                                              ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                               ; niosvprocessor_mm_interconnect_0_router          ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_router_002:router_003|                                                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                           ; niosvprocessor_mm_interconnect_0_router_002      ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                             ; niosvprocessor_mm_interconnect_0_rsp_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_rsp_demux       ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                 ; niosvprocessor_mm_interconnect_0_rsp_mux         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                            ; 68.5 (68.5)          ; 70.7 (70.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (130)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                             ; niosvprocessor_mm_interconnect_0_rsp_mux         ; niosvprocessor ;
;       |niosvprocessor_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                        ; 35.7 (35.7)          ; 37.8 (37.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                                                         ; niosvprocessor_mm_interconnect_0_rsp_mux_002     ; niosvprocessor ;
;    |niosvprocessor_niosvprocessor:niosvprocessor|                                                                                       ; 2593.1 (0.0)         ; 2986.0 (0.0)                     ; 429.9 (0.0)                                       ; 37.1 (0.0)                       ; 80.0 (0.0)           ; 3628 (0)            ; 3101 (0)                  ; 0 (0)         ; 73472             ; 12    ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor                                                                                                                                                                                                                                                                                                                                                        ; niosvprocessor_niosvprocessor                    ; niosvprocessor ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                          ; niosvprocessor ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                        ; niosvprocessor ;
;       |niosv_dm_top:dbg_mod|                                                                                                            ; 334.1 (0.0)          ; 484.1 (0.0)                      ; 150.3 (0.0)                                       ; 0.3 (0.0)                        ; 60.0 (0.0)           ; 407 (0)             ; 733 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod                                                                                                                                                                                                                                                                                                                                   ; niosv_dm_top                                     ; niosvprocessor ;
;          |niosv_debug_module:dm_inst|                                                                                                   ; 260.4 (166.9)        ; 293.1 (198.5)                    ; 33.0 (31.8)                                       ; 0.3 (0.3)                        ; 60.0 (0.0)           ; 343 (302)           ; 329 (242)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                                                                                                                        ; niosv_debug_module                               ; niosvprocessor ;
;             |niosv_ram:dbg_rom_inst|                                                                                                    ; 62.4 (0.0)           ; 63.4 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst                                                                                                                                                                                                                                                                                 ; niosv_ram                                        ; niosvprocessor ;
;                |altsyncram:ram_no_ecc.data_ram|                                                                                         ; 62.4 (0.0)           ; 63.4 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                                                                  ; altsyncram                                       ; work           ;
;                   |altsyncram_pds1:auto_generated|                                                                                      ; 62.4 (61.6)          ; 63.4 (62.8)                      ; 1.0 (1.2)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 41 (39)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated                                                                                                                                                                                                                   ; altsyncram_pds1                                  ; work           ;
;                      |decode_5la:wr_decode|                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                              ; decode_5la                                       ; work           ;
;             |niosv_ram:niosv_dm_csr_mem_inst|                                                                                           ; 31.0 (0.0)           ; 31.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                                                                                                                        ; niosv_ram                                        ; niosvprocessor ;
;                |altsyncram:ram_no_ecc.data_ram|                                                                                         ; 31.0 (0.0)           ; 31.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                                                         ; altsyncram                                       ; work           ;
;                   |altsyncram_q9s1:auto_generated|                                                                                      ; 31.0 (31.0)          ; 31.2 (31.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_q9s1:auto_generated                                                                                                                                                                                                          ; altsyncram_q9s1                                  ; work           ;
;          |niosv_dm_jtag2mm:dtm_inst|                                                                                                    ; 73.7 (68.9)          ; 191.0 (95.3)                     ; 117.3 (26.4)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (57)             ; 404 (163)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                                                                                                                         ; niosv_dm_jtag2mm                                 ; niosvprocessor ;
;             |altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|                                                                      ; 1.6 (0.0)            ; 51.5 (0.0)                       ; 49.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser         ; niosvprocessor ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 1.6 (0.3)            ; 51.5 (34.3)                      ; 49.9 (34.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 138 (89)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                   ; niosvprocessor ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 1.7 (1.7)            ; 15.7 (15.7)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                               ; altera_avalon_st_pipeline_base                   ; niosvprocessor ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; -0.5 (-0.5)          ; 0.6 (0.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                      ; altera_std_synchronizer_nocut                    ; niosvprocessor ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                      ; altera_std_synchronizer_nocut                    ; niosvprocessor ;
;             |altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|                                                                      ; 2.7 (0.0)            ; 43.8 (0.0)                       ; 41.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser         ; niosvprocessor ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.7 (1.0)            ; 43.8 (28.9)                      ; 41.2 (27.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 103 (66)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                   ; niosvprocessor ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 1.4 (1.4)            ; 13.4 (13.4)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                               ; altera_avalon_st_pipeline_base                   ; niosvprocessor ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                      ; altera_std_synchronizer_nocut                    ; niosvprocessor ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                      ; altera_std_synchronizer_nocut                    ; niosvprocessor ;
;             |sld_virtual_jtag_basic:vjtag_inst|                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst                                                                                                                                                                                                                                                                       ; sld_virtual_jtag_basic                           ; work           ;
;       |niosv_timer_msip:timer_module|                                                                                                   ; 143.2 (143.2)        ; 146.5 (146.5)                    ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 225 (225)           ; 191 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module                                                                                                                                                                                                                                                                                                                          ; niosv_timer_msip                                 ; niosvprocessor ;
;       |niosvprocessor_niosvprocessor_hart:hart|                                                                                         ; 2115.4 (0.0)         ; 2354.2 (0.0)                     ; 275.6 (0.0)                                       ; 36.8 (0.0)                       ; 20.0 (0.0)           ; 2995 (0)            ; 2174 (0)                  ; 0 (0)         ; 73472             ; 12    ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart                                                                                                                                                                                                                                                                                                                ; niosvprocessor_niosvprocessor_hart               ; niosvprocessor ;
;          |niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|                                                                    ; 2115.4 (779.0)       ; 2354.2 (881.7)                   ; 275.6 (119.4)                                     ; 36.8 (16.7)                      ; 20.0 (0.0)           ; 2995 (903)          ; 2174 (873)                ; 0 (0)         ; 73472             ; 12    ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst                                                                                                                                                                                                                                                      ; niosv_g_core_niosvprocessor_niosvprocessor_hart  ; niosvprocessor ;
;             |instr_decoder_niosvprocessor_niosvprocessor_hart:instr_decoder_inst|                                                       ; 48.0 (48.0)          ; 52.8 (52.8)                      ; 5.6 (5.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 118 (118)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|instr_decoder_niosvprocessor_niosvprocessor_hart:instr_decoder_inst                                                                                                                                                                                  ; instr_decoder_niosvprocessor_niosvprocessor_hart ; niosvprocessor ;
;             |niosv_csr:csr_inst|                                                                                                        ; 356.4 (352.0)        ; 373.0 (368.4)                    ; 17.3 (17.1)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 570 (565)           ; 352 (340)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst                                                                                                                                                                                                                                   ; niosv_csr                                        ; niosvprocessor ;
;                |niosv_interrupt_handler:irq_inst|                                                                                       ; 4.4 (4.4)            ; 4.6 (4.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                                                                                                  ; niosv_interrupt_handler                          ; niosvprocessor ;
;             |niosv_divider:gen_muldiv.div_inst|                                                                                         ; 139.6 (139.6)        ; 135.5 (135.5)                    ; 8.7 (8.7)                                         ; 12.8 (12.8)                      ; 0.0 (0.0)            ; 226 (226)           ; 204 (204)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst                                                                                                                                                                                                                    ; niosv_divider                                    ; niosvprocessor ;
;             |niosv_g_alu:alu_inst|                                                                                                      ; 223.5 (223.5)        ; 229.0 (229.0)                    ; 7.3 (7.3)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 308 (308)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_alu:alu_inst                                                                                                                                                                                                                                 ; niosv_g_alu                                      ; niosvprocessor ;
;             |niosv_g_dcache:lsu_inst|                                                                                                   ; 265.9 (206.4)        ; 292.4 (229.4)                    ; 28.7 (25.2)                                       ; 2.2 (2.2)                        ; 20.0 (0.0)           ; 374 (312)           ; 266 (213)                 ; 0 (0)         ; 35584             ; 5     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst                                                                                                                                                                                                                              ; niosv_g_dcache                                   ; niosvprocessor ;
;                |altera_avalon_sc_fifo:wr_rsp_status|                                                                                    ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; niosvprocessor ;
;                |dcache_mem_op_state:read_cmd|                                                                                           ; 5.8 (5.8)            ; 7.0 (7.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd                                                                                                                                                                                                 ; dcache_mem_op_state                              ; niosvprocessor ;
;                |dcache_mem_op_state:write_adrs|                                                                                         ; 6.8 (6.8)            ; 7.8 (7.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs                                                                                                                                                                                               ; dcache_mem_op_state                              ; niosvprocessor ;
;                |dcache_mem_op_state:write_data|                                                                                         ; 8.5 (8.5)            ; 9.0 (9.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data                                                                                                                                                                                               ; dcache_mem_op_state                              ; niosvprocessor ;
;                |niosv_ram:non_ecc_dram.dcache_data_inst|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst                                                                                                                                                                                      ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                       ; altsyncram                                       ; work           ;
;                      |altsyncram_rhv1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_rhv1:auto_generated                                                                                                                        ; altsyncram_rhv1                                  ; work           ;
;                |niosv_ram:non_ecc_tagram.dcache_tag_ram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram                                                                                                                                                                                      ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                       ; altsyncram                                       ; work           ;
;                      |altsyncram_hvp1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_hvp1:auto_generated                                                                                                                        ; altsyncram_hvp1                                  ; work           ;
;                |niosv_victim_buffer:niosv_victim_buffer_inst|                                                                           ; 25.3 (4.5)           ; 26.5 (5.7)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst                                                                                                                                                                                 ; niosv_victim_buffer                              ; niosvprocessor ;
;                   |altsyncram:victim_buffer|                                                                                            ; 20.8 (0.0)           ; 20.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer                                                                                                                                                        ; altsyncram                                       ; work           ;
;                      |altsyncram_kcl1:auto_generated|                                                                                   ; 20.8 (20.8)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_kcl1:auto_generated                                                                                                                         ; altsyncram_kcl1                                  ; work           ;
;             |niosv_g_fetch:instr_fetch_inst|                                                                                            ; 123.8 (79.9)         ; 187.5 (102.5)                    ; 64.5 (23.0)                                       ; 0.8 (0.4)                        ; 0.0 (0.0)            ; 202 (156)           ; 264 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst                                                                                                                                                                                                                       ; niosv_g_fetch                                    ; niosvprocessor ;
;                |niosv_instr_buffer:buffer_inst|                                                                                         ; 44.0 (44.0)          ; 85.0 (85.0)                      ; 41.5 (41.5)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 46 (46)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst                                                                                                                                                                                        ; niosv_instr_buffer                               ; niosvprocessor ;
;             |niosv_g_instr_cache:icache_inst|                                                                                           ; 134.4 (134.4)        ; 158.2 (158.2)                    ; 24.8 (24.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 211 (211)           ; 178 (178)                 ; 0 (0)         ; 35840             ; 5     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst                                                                                                                                                                                                                      ; niosv_g_instr_cache                              ; niosvprocessor ;
;                |niosv_ram:non_ecc_iram.icache_iram|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram                                                                                                                                                                                   ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                    ; altsyncram                                       ; work           ;
;                      |altsyncram_rhv1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram|altsyncram_rhv1:auto_generated                                                                                                                     ; altsyncram_rhv1                                  ; work           ;
;                |niosv_ram:non_ecc_iram.icache_tag_ram|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram                                                                                                                                                                                ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                 ; altsyncram                                       ; work           ;
;                      |altsyncram_lvp1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_lvp1:auto_generated                                                                                                                  ; altsyncram_lvp1                                  ; work           ;
;             |niosv_multiplier:gen_muldiv.mul_inst|                                                                                      ; 44.1 (20.3)          ; 44.1 (20.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (35)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst                                                                                                                                                                                                                 ; niosv_multiplier                                 ; niosvprocessor ;
;                |altera_mult_add:dsp_mult_inst|                                                                                          ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst                                                                                                                                                                                   ; altera_mult_add                                  ; work           ;
;                   |altera_mult_add_a0o2:auto_generated|                                                                                 ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated                                                                                                                                               ; altera_mult_add_a0o2                             ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                      ; altera_mult_add_rtl                              ; work           ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                          ; ama_data_split_reg_ext_function                  ; work           ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block ; ama_dynamic_signed_function                      ; work           ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                          ; ama_data_split_reg_ext_function                  ; work           ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block ; ama_dynamic_signed_function                      ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 23.0 (23.0)          ; 23.0 (23.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                             ; ama_multiplier_function                          ; work           ;
;             |niosv_reg_file:gp_reg_file_inst|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst                                                                                                                                                                                                                      ; niosv_reg_file                                   ; niosvprocessor ;
;                |niosv_ram:non_ecc_regfile.reg_file_a|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a                                                                                                                                                                                 ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram                                                                                                                                                  ; altsyncram                                       ; work           ;
;                      |altsyncram_v8v1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated                                                                                                                   ; altsyncram_v8v1                                  ; work           ;
;                |niosv_ram:non_ecc_regfile.reg_file_b|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b                                                                                                                                                                                 ; niosv_ram                                        ; niosvprocessor ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram                                                                                                                                                  ; altsyncram                                       ; work           ;
;                      |altsyncram_v8v1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated                                                                                                                   ; altsyncram_v8v1                                  ; work           ;
;    |niosvprocessor_sram:sram|                                                                                                           ; 169.9 (0.0)          ; 172.0 (0.0)                      ; 4.3 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 5 (0)                     ; 0 (0)         ; 4000000           ; 496   ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_sram:sram                                                                                                                                                                                                                                                                                                                                                                            ; niosvprocessor_sram                              ; niosvprocessor ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 169.9 (0.0)          ; 172.0 (0.0)                      ; 4.3 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 5 (0)                     ; 0 (0)         ; 4000000           ; 496   ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_sram:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                       ; work           ;
;          |altsyncram_76n1:auto_generated|                                                                                               ; 169.9 (1.6)          ; 172.0 (2.0)                      ; 4.3 (0.7)                                         ; 2.2 (0.2)                        ; 0.0 (0.0)            ; 176 (0)             ; 5 (5)                     ; 0 (0)         ; 4000000           ; 496   ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated                                                                                                                                                                                                                                                                                                                   ; altsyncram_76n1                                  ; work           ;
;             |decode_tma:decode3|                                                                                                        ; 8.0 (8.0)            ; 10.0 (10.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3                                                                                                                                                                                                                                                                                                ; decode_tma                                       ; work           ;
;             |mux_qib:mux2|                                                                                                              ; 160.3 (160.3)        ; 160.0 (160.0)                    ; 1.7 (1.7)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 160 (160)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|mux_qib:mux2                                                                                                                                                                                                                                                                                                      ; mux_qib                                          ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 74.5 (0.5)           ; 91.0 (0.5)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (1)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                          ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 74.0 (0.0)           ; 90.5 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                      ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 74.0 (0.0)           ; 90.5 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab                                      ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 74.0 (1.7)           ; 90.5 (3.2)                       ; 16.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (1)             ; 96 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 72.3 (0.0)           ; 87.3 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 72.3 (51.7)          ; 87.3 (60.7)                      ; 15.0 (8.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (84)            ; 90 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                    ; sld_jtag_hub                                     ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.0 (11.0)          ; 14.2 (14.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                            ; sld_rom_sr                                       ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.6 (9.6)            ; 12.5 (12.5)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |niosvprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                          ; sld_shadow_jsm                                   ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                  ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name    ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk_clk ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_clk             ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 414     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X39_Y16_N44       ; 501     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X40_Y16_N17       ; 2048    ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y24              ; 4525    ; Clock                                               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y7_N57    ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y3_N12   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                ; LABCELL_X4_Y3_N12    ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                ; LABCELL_X4_Y3_N0     ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|fifo_rd~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y19_N15  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|fifo_rd~1                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y16_N51 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|fifo_wr                                                                                                                                                                                                                                                                                                                           ; FF_X50_Y19_N26       ; 15      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|ien_AE~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y19_N21  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                            ; LABCELL_X46_Y16_N21  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                            ; LABCELL_X48_Y16_N0   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|r_val~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X4_Y7_N48    ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|read_0                                                                                                                                                                                                                                                                                                                            ; FF_X50_Y19_N14       ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|woverflow~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y19_N57  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_jtag:jtag|wr_rfifo                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y16_N48 ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X53_Y19_N21  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; MLABCELL_X52_Y17_N9  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; LABCELL_X40_Y19_N33  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                ; LABCELL_X45_Y19_N39  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                            ; LABCELL_X45_Y19_N12  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                              ; FF_X42_Y21_N38       ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X48_Y21_N27  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                  ; MLABCELL_X47_Y22_N39 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|mem_used[0]~4                                                                                                                                                                                                                              ; LABCELL_X45_Y21_N27  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_dm_agent_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; FF_X45_Y21_N14       ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X53_Y21_N33  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                          ; LABCELL_X53_Y21_N45  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                      ; LABCELL_X53_Y21_N15  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; FF_X50_Y21_N59       ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N51 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N3  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo|mem_used[0]~4                                                                                                                                                                                                                        ; LABCELL_X51_Y20_N54  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosvprocessor_timer_sw_agent_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; FF_X51_Y20_N32       ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X43_Y26_N6   ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X45_Y26_N39  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosvprocessor_data_manager_agent|always6~0                                                                                                                                                                                                                                 ; LABCELL_X35_Y24_N0   ; 60      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X45_Y23_N42  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; LABCELL_X51_Y19_N33  ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                          ; FF_X50_Y23_N8        ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                  ; FF_X48_Y19_N41       ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                    ; MLABCELL_X39_Y24_N54 ; 50      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                     ; MLABCELL_X47_Y21_N27 ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                         ; FF_X43_Y21_N20       ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                 ; FF_X43_Y21_N14       ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                              ; LABCELL_X48_Y24_N24  ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                         ; FF_X52_Y24_N59       ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                               ; LABCELL_X50_Y20_N33  ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; FF_X48_Y23_N32       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosvprocessor_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                           ; FF_X51_Y21_N14       ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X36_Y24_N12  ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; MLABCELL_X39_Y26_N48 ; 67      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                         ; FF_X42_Y26_N20       ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; FF_X40_Y26_N20       ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                          ; LABCELL_X53_Y19_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                 ; MLABCELL_X52_Y17_N18 ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                ; MLABCELL_X47_Y22_N42 ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_dm_agent_agent|comb~0                                                                                                                                                                                                                                          ; LABCELL_X45_Y21_N51  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                   ; MLABCELL_X52_Y20_N24 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosvprocessor_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                          ; MLABCELL_X52_Y20_N30 ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                ; LABCELL_X45_Y27_N30  ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|comb~0                                                                                                                                                                                                                                                          ; LABCELL_X43_Y26_N9   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|m0_write~0                                                                                                                                                                                                                                                      ; LABCELL_X36_Y24_N9   ; 512     ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                 ; LABCELL_X36_Y26_N21  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosvprocessor_instruction_manager_rd_limiter|save_dest_id~0                                                                                                                                                                                                              ; LABCELL_X36_Y26_N27  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; LABCELL_X48_Y24_N54  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                     ; LABCELL_X48_Y24_N48  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                     ; LABCELL_X40_Y24_N24  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y24_N36  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                             ; LABCELL_X37_Y24_N48  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                 ; MLABCELL_X39_Y24_N42 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                             ; LABCELL_X36_Y24_N42  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|niosvprocessor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                 ; LABCELL_X36_Y24_N36  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; FF_X50_Y24_N59       ; 88      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|WideOr43                                                                                                                                                                                                                                                      ; LABCELL_X36_Y9_N15   ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[7]~0                                                                                                                                                                                                                                         ; MLABCELL_X39_Y11_N51 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr                                                                                                                                                                                                                                                        ; FF_X35_Y11_N53       ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr_nxt~0                                                                                                                                                                                                                                                  ; LABCELL_X35_Y11_N51  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.haltreq~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y11_N36  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs~2                                                                                                                                                                                                                                                    ; LABCELL_X40_Y11_N15  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[3]                                                                                                                                                                                                                                           ; FF_X43_Y20_N1        ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|decode_5la:wr_decode|eq_node[0]                                                                                                                                          ; LABCELL_X35_Y15_N0   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|decode_5la:wr_decode|eq_node[1]                                                                                                                                          ; LABCELL_X35_Y15_N3   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_q9s1:auto_generated|wr_en_reg[0]                                                                                                                                                    ; FF_X36_Y10_N50       ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|nxt_cmdbuf_instr[0]~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y11_N9   ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                   ; MLABCELL_X39_Y15_N30 ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                ; FF_X1_Y3_N35         ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                     ; LABCELL_X1_Y6_N54    ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]~0                                                                                                                                                                                                                                               ; LABCELL_X35_Y2_N3    ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]~0                                                                                                                                                                                                                                                 ; LABCELL_X35_Y2_N12   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_shifted_dmi[1]~3                                                                                                                                                                                                                                           ; MLABCELL_X6_Y3_N57   ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]~0                                                                                                                                                                                                                                             ; LABCELL_X9_Y2_N15    ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|virtual_state_sdr~0                                                                                                                                                                                                          ; MLABCELL_X8_Y2_N12   ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y2_N45   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]~1                                                                                                                                                                                                                                              ; LABCELL_X10_Y2_N9    ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[31]~0                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y24_N33 ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|mtimecmp[63]~1                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y24_N39 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|nxt_mtime[31]~1                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y24_N45 ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_timer_msip:timer_module|nxt_mtime[63]~2                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y25_N27  ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|C_expn_update                                                                                                                                                                                               ; FF_X28_Y13_N41       ; 102     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_i_expn                                                                                                                                                                                                    ; FF_X33_Y15_N35       ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_ready                                                                                                                                                                                                     ; LABCELL_X30_Y21_N57  ; 124     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|D_use_imm                                                                                                                                                                                                   ; FF_X29_Y18_N17       ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_csr_set~0                                                                                                                                                                                                 ; LABCELL_X31_Y15_N42  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_exe_s1[4]~0                                                                                                                                                                                               ; LABCELL_X29_Y16_N36  ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_gpr_wr_en~0                                                                                                                                                                                               ; LABCELL_X30_Y16_N27  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_store_gpr                                                                                                                                                                                                 ; FF_X28_Y20_N44       ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|E_unaligned_redir~2                                                                                                                                                                                         ; MLABCELL_X28_Y19_N54 ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_cmo_op~1                                                                                                                                                                                                 ; LABCELL_X27_Y15_N45  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_e_expn                                                                                                                                                                                                   ; FF_X27_Y14_N32       ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_ecc_wait_for_nmi~0                                                                                                                                                                                       ; LABCELL_X30_Y21_N42  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_instr_valid                                                                                                                                                                                              ; FF_X30_Y16_N32       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_instr_valid~0                                                                                                                                                                                            ; LABCELL_X30_Y13_N12  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_multicycle_instr_pending~2                                                                                                                                                                               ; LABCELL_X30_Y21_N9   ; 445     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|M0_redirect_nxt~3                                                                                                                                                                                           ; MLABCELL_X28_Y19_N0  ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|always18~0                                                                                                                                                                                                  ; LABCELL_X27_Y14_N9   ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|always35~0                                                                                                                                                                                                  ; MLABCELL_X28_Y18_N51 ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|always37~0                                                                                                                                                                                                  ; LABCELL_X29_Y15_N15  ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|instr_decoder_niosvprocessor_niosvprocessor_hart:instr_decoder_inst|Decoder3~2                                                                                                                              ; LABCELL_X27_Y17_N54  ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|dcsr.ebreakm~0                                                                                                                                                                           ; LABCELL_X17_Y13_N33  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|dcsr_nxt.cause[2]~5                                                                                                                                                                      ; MLABCELL_X25_Y12_N36 ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|dscratch0[31]~0                                                                                                                                                                          ; MLABCELL_X21_Y13_N9  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|dscratch1[0]~0                                                                                                                                                                           ; LABCELL_X19_Y15_N48  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mcause.code[1]~0                                                                                                                                                                         ; MLABCELL_X25_Y13_N42 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mcontrol.dmode~0                                                                                                                                                                         ; LABCELL_X18_Y13_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mepc.epc[5]~0                                                                                                                                                                            ; MLABCELL_X25_Y13_N27 ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mie.mpie[0]~0                                                                                                                                                                            ; LABCELL_X10_Y15_N0   ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mscratch[31]~0                                                                                                                                                                           ; LABCELL_X17_Y15_N57  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtval[0]~0                                                                                                                                                                               ; MLABCELL_X25_Y13_N45 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|mtvec.base[29]~0                                                                                                                                                                         ; MLABCELL_X21_Y13_N33 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_csr:csr_inst|tdata2[31]~0                                                                                                                                                                             ; LABCELL_X18_Y13_N24  ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_result[10]~1                                                                                                                                                       ; LABCELL_X24_Y27_N27  ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_stall                                                                                                                                                              ; LABCELL_X27_Y21_N30  ; 162     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_quotient_done                                                                                                                                                         ; FF_X27_Y21_N8        ; 77      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder[6]~0                                                                                                                                                        ; LABCELL_X27_Y21_N9   ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|C2_dc_filling~0                                                                                                                                                                     ; MLABCELL_X39_Y20_N39 ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|Selector1~1                                                                                                                                                                         ; LABCELL_X37_Y21_N45  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]~2                                                                                                                                   ; LABCELL_X36_Y23_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|always4~0                                                                                                                                                                           ; LABCELL_X31_Y21_N15  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|always9~0                                                                                                                                                                           ; LABCELL_X33_Y24_N30  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|dram_wr_en                                                                                                                                                                          ; MLABCELL_X34_Y21_N33 ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|init_mem_read                                                                                                                                                                       ; LABCELL_X36_Y21_N39  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|init_mem_write                                                                                                                                                                      ; LABCELL_X33_Y21_N12  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[6]~1                                                                                                                                                                       ; LABCELL_X33_Y22_N51  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|victim_wr_en                                                                                                                                                                        ; FF_X37_Y21_N32       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|victim_wr_en_q                                                                                                                                                                      ; FF_X39_Y27_N14       ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|wr_tag_en                                                                                                                                                                           ; MLABCELL_X34_Y21_N24 ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|always1~0                                                                                                                                                                    ; MLABCELL_X34_Y17_N54 ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|axi_lookahead[2]~0                                                                                                                                                           ; LABCELL_X31_Y17_N48  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|dispatch_pc[20]~0                                                                                                                                                            ; LABCELL_X31_Y13_N36  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_flush                                                                                                                                                                  ; LABCELL_X31_Y16_N39  ; 25      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_hold                                                                                                                                                                   ; FF_X34_Y17_N38       ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|flush_count[1]~1                                                                                                                                                             ; LABCELL_X35_Y17_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~160                                                                                                                                 ; LABCELL_X31_Y17_N18  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~161                                                                                                                                 ; LABCELL_X31_Y17_N30  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~162                                                                                                                                 ; LABCELL_X31_Y17_N33  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~163                                                                                                                                 ; LABCELL_X31_Y17_N12  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2]~0                                                                                                                               ; LABCELL_X31_Y17_N36  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|prev_branch_taken                                                                                                                                                            ; FF_X31_Y16_N8        ; 45      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_fetch:instr_fetch_inst|total_lookahead[0]~0                                                                                                                                                         ; MLABCELL_X34_Y17_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|address_buf[3]~0                                                                                                                                                            ; MLABCELL_X34_Y15_N9  ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[22]~0                                                                                                                                                      ; LABCELL_X37_Y16_N0   ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|comb~0                                                                                                                                                                      ; LABCELL_X37_Y16_N48  ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|current_mem_offset[2]~0                                                                                                                                                     ; LABCELL_X37_Y17_N51  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[11]~0                                                                                                                                                      ; LABCELL_X43_Y14_N48  ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|internal_address[11]~1                                                                                                                                                      ; LABCELL_X40_Y16_N54  ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|iram_wr_en~0                                                                                                                                                                ; LABCELL_X37_Y16_N30  ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|miss~0                                                                                                                                                                      ; LABCELL_X37_Y16_N57  ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|nca_requests_pending[2]~0                                                                                                                                                   ; LABCELL_X36_Y17_N54  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|word_valid[1]~2                                                                                                                                                             ; LABCELL_X40_Y16_N48  ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|word_valid[1]~3                                                                                                                                                             ; LABCELL_X40_Y16_N33  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|nxt_csr_expn_type[31]~0                                                                                                                                                                                     ; MLABCELL_X25_Y15_N36 ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|wr_gpr_en                                                                                                                                                                                                   ; MLABCELL_X28_Y20_N30 ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4183w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N0   ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4200w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N24  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4210w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N48  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4220w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N36  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4230w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N57  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4240w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N27  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4250w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N51  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4260w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N39  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4279w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N12  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4290w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N6   ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4300w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N42  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4310w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N30  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4320w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N21  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4330w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N9   ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4340w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N45  ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|decode_tma:decode3|w_anode4350w[3]                                                                                                                                                                                                                                       ; LABCELL_X35_Y31_N33  ; 16      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y2_N50         ; 64      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X3_Y1_N15   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y1_N15    ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X3_Y1_N30   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4                           ; LABCELL_X4_Y2_N9     ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; MLABCELL_X3_Y2_N51   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; MLABCELL_X3_Y1_N54   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; MLABCELL_X3_Y1_N6    ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                    ; LABCELL_X2_Y2_N33    ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X3_Y1_N51   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X3_Y1_N12   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N50         ; 18      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y1_N29         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y1_N32         ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X1_Y1_N35         ; 83      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y1_N24    ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N50         ; 61      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y1_N3    ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; clk_clk ; PIN_Y24  ; 4525    ; Global Clock         ; GCLK10           ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                 ;
+-------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst                                                     ; 2048    ;
; niosvprocessor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|m0_write~0 ; 512     ;
; altera_reset_controller:rst_controller|r_early_rst                                                    ; 501     ;
+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                          ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_r:the_niosvprocessor_jtag_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                    ; M10K_X41_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour        ;
; niosvprocessor_jtag:jtag|niosvprocessor_jtag_scfifo_w:the_niosvprocessor_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                    ; M10K_X5_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour        ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_pds1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 42           ; 32           ; 42           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1344    ; 42                          ; 32                          ; 42                          ; 32                          ; 1344                ; 0           ; 4     ; ./debug_rom.mif         ; LAB_X47_Y19_N0, LAB_X52_Y19_N0, LAB_X47_Y18_N0, LAB_X52_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                      ;                 ;                 ;          ;                        ;                                  ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_q9s1:auto_generated|ALTDPRAM_INSTANCE                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 10           ; 32           ; 10           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 320     ; 10                          ; 32                          ; 10                          ; 32                          ; 320                 ; 0           ; 2     ; ./csr_mlab.mif          ; LAB_X39_Y13_N0, LAB_X39_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                      ;                 ;                 ;          ;                        ;                                  ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_rhv1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                    ; M10K_X38_Y21_N0, M10K_X41_Y21_N0, M10K_X41_Y22_N0, M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_hvp1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816    ; 128                         ; 22                          ; 128                         ; 22                          ; 2816                ; 1           ; 0     ; None                    ; M10K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_kcl1:auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 34           ; 8            ; 34           ; yes                    ; no                      ; no                     ; no                      ; 272     ; 8                           ; 34                          ; 8                           ; 34                          ; 272                 ; 0           ; 2     ; None                    ; LAB_X39_Y25_N0, LAB_X39_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                      ;                 ;                 ;          ;                        ;                                  ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram|altsyncram_rhv1:auto_generated|ALTSYNCRAM    ; M10K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                    ; M10K_X38_Y18_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X38_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_lvp1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0     ; None                    ; M10K_X38_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                    ; M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                    ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; niosvprocessor_sram:sram|altsyncram:the_altsyncram|altsyncram_76n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO       ; Single Port      ; Single Clock ; 125000       ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4000000 ; 125000                      ; 32                          ; --                          ; --                          ; 4000000             ; 496         ; 0     ; niosvprocessor_sram.hex ; M10K_X14_Y18_N0, M10K_X26_Y20_N0, M10K_X26_Y5_N0, M10K_X5_Y5_N0, M10K_X14_Y14_N0, M10K_X14_Y13_N0, M10K_X14_Y8_N0, M10K_X5_Y11_N0, M10K_X14_Y21_N0, M10K_X14_Y15_N0, M10K_X26_Y2_N0, M10K_X14_Y19_N0, M10K_X14_Y3_N0, M10K_X26_Y3_N0, M10K_X26_Y6_N0, M10K_X14_Y71_N0, M10K_X14_Y61_N0, M10K_X26_Y72_N0, M10K_X26_Y76_N0, M10K_X14_Y73_N0, M10K_X26_Y69_N0, M10K_X38_Y77_N0, M10K_X26_Y77_N0, M10K_X26_Y67_N0, M10K_X26_Y71_N0, M10K_X14_Y76_N0, M10K_X14_Y69_N0, M10K_X41_Y77_N0, M10K_X38_Y73_N0, M10K_X38_Y69_N0, M10K_X14_Y62_N0, M10K_X58_Y22_N0, M10K_X58_Y18_N0, M10K_X58_Y25_N0, M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y21_N0, M10K_X69_Y19_N0, M10K_X49_Y18_N0, M10K_X49_Y21_N0, M10K_X49_Y20_N0, M10K_X41_Y20_N0, M10K_X49_Y17_N0, M10K_X49_Y27_N0, M10K_X76_Y21_N0, M10K_X49_Y26_N0, M10K_X41_Y29_N0, M10K_X38_Y26_N0, M10K_X41_Y30_N0, M10K_X26_Y26_N0, M10K_X41_Y32_N0, M10K_X49_Y42_N0, M10K_X49_Y43_N0, M10K_X14_Y29_N0, M10K_X38_Y42_N0, M10K_X41_Y44_N0, M10K_X14_Y26_N0, M10K_X14_Y30_N0, M10K_X26_Y45_N0, M10K_X41_Y27_N0, M10K_X14_Y25_N0, M10K_X14_Y27_N0, M10K_X14_Y23_N0, M10K_X69_Y11_N0, M10K_X58_Y7_N0, M10K_X58_Y19_N0, M10K_X69_Y6_N0, M10K_X58_Y21_N0, M10K_X58_Y17_N0, M10K_X69_Y12_N0, M10K_X76_Y19_N0, M10K_X58_Y10_N0, M10K_X69_Y30_N0, M10K_X58_Y20_N0, M10K_X76_Y6_N0, M10K_X58_Y6_N0, M10K_X69_Y14_N0, M10K_X58_Y9_N0, M10K_X69_Y16_N0, M10K_X26_Y65_N0, M10K_X49_Y64_N0, M10K_X26_Y60_N0, M10K_X38_Y65_N0, M10K_X26_Y59_N0, M10K_X14_Y66_N0, M10K_X26_Y61_N0, M10K_X26_Y62_N0, M10K_X49_Y65_N0, M10K_X26_Y64_N0, M10K_X41_Y64_N0, M10K_X14_Y65_N0, M10K_X49_Y66_N0, M10K_X14_Y64_N0, M10K_X26_Y63_N0, M10K_X26_Y40_N0, M10K_X26_Y32_N0, M10K_X26_Y34_N0, M10K_X38_Y36_N0, M10K_X41_Y33_N0, M10K_X26_Y29_N0, M10K_X38_Y40_N0, M10K_X38_Y35_N0, M10K_X38_Y33_N0, M10K_X38_Y37_N0, M10K_X41_Y31_N0, M10K_X26_Y31_N0, M10K_X41_Y35_N0, M10K_X41_Y41_N0, M10K_X26_Y33_N0, M10K_X41_Y51_N0, M10K_X49_Y49_N0, M10K_X38_Y48_N0, M10K_X5_Y53_N0, M10K_X5_Y52_N0, M10K_X49_Y50_N0, M10K_X41_Y46_N0, M10K_X38_Y44_N0, M10K_X49_Y52_N0, M10K_X5_Y49_N0, M10K_X41_Y45_N0, M10K_X26_Y52_N0, M10K_X41_Y50_N0, M10K_X49_Y46_N0, M10K_X14_Y43_N0, M10K_X14_Y47_N0, M10K_X69_Y23_N0, M10K_X41_Y14_N0, M10K_X76_Y5_N0, M10K_X76_Y12_N0, M10K_X69_Y2_N0, M10K_X41_Y7_N0, M10K_X49_Y5_N0, M10K_X58_Y2_N0, M10K_X76_Y2_N0, M10K_X76_Y17_N0, M10K_X49_Y1_N0, M10K_X69_Y18_N0, M10K_X76_Y29_N0, M10K_X76_Y7_N0, M10K_X49_Y14_N0, M10K_X26_Y49_N0, M10K_X38_Y53_N0, M10K_X26_Y57_N0, M10K_X14_Y53_N0, M10K_X14_Y56_N0, M10K_X38_Y56_N0, M10K_X38_Y49_N0, M10K_X26_Y53_N0, M10K_X26_Y54_N0, M10K_X26_Y56_N0, M10K_X14_Y57_N0, M10K_X38_Y57_N0, M10K_X41_Y52_N0, M10K_X14_Y52_N0, M10K_X14_Y58_N0, M10K_X38_Y25_N0, M10K_X38_Y38_N0, M10K_X49_Y32_N0, M10K_X49_Y31_N0, M10K_X26_Y41_N0, M10K_X26_Y27_N0, M10K_X26_Y35_N0, M10K_X41_Y39_N0, M10K_X26_Y25_N0, M10K_X41_Y38_N0, M10K_X49_Y41_N0, M10K_X38_Y39_N0, M10K_X38_Y27_N0, M10K_X41_Y37_N0, M10K_X38_Y31_N0, M10K_X76_Y14_N0, M10K_X38_Y2_N0, M10K_X69_Y5_N0, M10K_X49_Y11_N0, M10K_X38_Y10_N0, M10K_X69_Y3_N0, M10K_X38_Y16_N0, M10K_X76_Y20_N0, M10K_X69_Y13_N0, M10K_X69_Y7_N0, M10K_X69_Y1_N0, M10K_X69_Y9_N0, M10K_X41_Y18_N0, M10K_X38_Y23_N0, M10K_X41_Y23_N0, M10K_X49_Y38_N0, M10K_X41_Y40_N0, M10K_X49_Y30_N0, M10K_X49_Y35_N0, M10K_X49_Y39_N0, M10K_X41_Y28_N0, M10K_X58_Y32_N0, M10K_X58_Y29_N0, M10K_X38_Y34_N0, M10K_X49_Y33_N0, M10K_X38_Y32_N0, M10K_X49_Y29_N0, M10K_X58_Y35_N0, M10K_X41_Y34_N0, M10K_X49_Y40_N0, M10K_X41_Y36_N0, M10K_X69_Y15_N0, M10K_X26_Y15_N0, M10K_X58_Y13_N0, M10K_X38_Y13_N0, M10K_X49_Y19_N0, M10K_X41_Y12_N0, M10K_X38_Y11_N0, M10K_X58_Y16_N0, M10K_X49_Y16_N0, M10K_X41_Y13_N0, M10K_X69_Y17_N0, M10K_X41_Y17_N0, M10K_X26_Y17_N0, M10K_X38_Y15_N0, M10K_X26_Y18_N0, M10K_X58_Y14_N0, M10K_X58_Y15_N0, M10K_X41_Y19_N0, M10K_X41_Y10_N0, M10K_X41_Y15_N0, M10K_X76_Y13_N0, M10K_X49_Y13_N0, M10K_X58_Y12_N0, M10K_X49_Y12_N0, M10K_X69_Y8_N0, M10K_X49_Y8_N0, M10K_X41_Y8_N0, M10K_X41_Y16_N0, M10K_X58_Y11_N0, M10K_X76_Y15_N0, M10K_X49_Y15_N0, M10K_X69_Y29_N0, M10K_X41_Y69_N0, M10K_X26_Y74_N0, M10K_X49_Y67_N0, M10K_X49_Y72_N0, M10K_X49_Y56_N0, M10K_X26_Y68_N0, M10K_X38_Y66_N0, M10K_X38_Y71_N0, M10K_X38_Y72_N0, M10K_X26_Y70_N0, M10K_X38_Y70_N0, M10K_X38_Y74_N0, M10K_X14_Y68_N0, M10K_X14_Y72_N0, M10K_X38_Y67_N0, M10K_X38_Y62_N0, M10K_X26_Y16_N0, M10K_X14_Y9_N0, M10K_X14_Y17_N0, M10K_X38_Y5_N0, M10K_X14_Y4_N0, M10K_X26_Y14_N0, M10K_X26_Y13_N0, M10K_X38_Y4_N0, M10K_X26_Y9_N0, M10K_X26_Y8_N0, M10K_X26_Y7_N0, M10K_X26_Y11_N0, M10K_X14_Y22_N0, M10K_X26_Y24_N0, M10K_X14_Y24_N0, M10K_X26_Y30_N0, M10K_X58_Y36_N0, M10K_X69_Y35_N0, M10K_X76_Y33_N0, M10K_X69_Y33_N0, M10K_X58_Y34_N0, M10K_X49_Y34_N0, M10K_X76_Y34_N0, M10K_X76_Y32_N0, M10K_X76_Y30_N0, M10K_X58_Y33_N0, M10K_X69_Y36_N0, M10K_X69_Y34_N0, M10K_X76_Y36_N0, M10K_X76_Y35_N0, M10K_X49_Y36_N0, M10K_X49_Y73_N0, M10K_X49_Y54_N0, M10K_X41_Y53_N0, M10K_X41_Y60_N0, M10K_X41_Y58_N0, M10K_X41_Y70_N0, M10K_X38_Y63_N0, M10K_X41_Y74_N0, M10K_X38_Y68_N0, M10K_X49_Y71_N0, M10K_X41_Y73_N0, M10K_X49_Y69_N0, M10K_X49_Y74_N0, M10K_X49_Y59_N0, M10K_X38_Y59_N0, M10K_X26_Y75_N0, M10K_X14_Y74_N0, M10K_X14_Y60_N0, M10K_X14_Y75_N0, M10K_X14_Y59_N0, M10K_X26_Y66_N0, M10K_X14_Y63_N0, M10K_X5_Y55_N0, M10K_X14_Y70_N0, M10K_X38_Y64_N0, M10K_X26_Y73_N0, M10K_X38_Y61_N0, M10K_X38_Y75_N0, M10K_X5_Y73_N0, M10K_X14_Y67_N0, M10K_X76_Y26_N0, M10K_X76_Y27_N0, M10K_X76_Y23_N0, M10K_X76_Y28_N0, M10K_X76_Y25_N0, M10K_X69_Y28_N0, M10K_X58_Y23_N0, M10K_X76_Y24_N0, M10K_X49_Y24_N0, M10K_X69_Y24_N0, M10K_X49_Y23_N0, M10K_X69_Y27_N0, M10K_X69_Y26_N0, M10K_X49_Y22_N0, M10K_X76_Y22_N0, M10K_X41_Y75_N0, M10K_X49_Y57_N0, M10K_X41_Y67_N0, M10K_X49_Y75_N0, M10K_X49_Y61_N0, M10K_X49_Y68_N0, M10K_X41_Y66_N0, M10K_X41_Y71_N0, M10K_X41_Y72_N0, M10K_X41_Y68_N0, M10K_X49_Y70_N0, M10K_X38_Y76_N0, M10K_X41_Y76_N0, M10K_X49_Y76_N0, M10K_X41_Y65_N0, M10K_X5_Y42_N0, M10K_X14_Y46_N0, M10K_X5_Y45_N0, M10K_X14_Y48_N0, M10K_X5_Y38_N0, M10K_X14_Y39_N0, M10K_X49_Y51_N0, M10K_X41_Y43_N0, M10K_X49_Y45_N0, M10K_X49_Y47_N0, M10K_X41_Y48_N0, M10K_X5_Y34_N0, M10K_X14_Y40_N0, M10K_X49_Y44_N0, M10K_X41_Y42_N0, M10K_X38_Y51_N0, M10K_X69_Y10_N0, M10K_X49_Y4_N0, M10K_X58_Y3_N0, M10K_X41_Y6_N0, M10K_X76_Y3_N0, M10K_X26_Y4_N0, M10K_X38_Y7_N0, M10K_X49_Y3_N0, M10K_X58_Y5_N0, M10K_X41_Y4_N0, M10K_X38_Y3_N0, M10K_X38_Y8_N0, M10K_X41_Y5_N0, M10K_X38_Y6_N0, M10K_X41_Y9_N0, M10K_X69_Y22_N0, M10K_X49_Y58_N0, M10K_X49_Y55_N0, M10K_X41_Y55_N0, M10K_X41_Y54_N0, M10K_X49_Y62_N0, M10K_X41_Y62_N0, M10K_X41_Y63_N0, M10K_X49_Y63_N0, M10K_X38_Y58_N0, M10K_X41_Y61_N0, M10K_X38_Y60_N0, M10K_X41_Y59_N0, M10K_X49_Y53_N0, M10K_X41_Y56_N0, M10K_X41_Y57_N0, M10K_X49_Y60_N0, M10K_X76_Y10_N0, M10K_X76_Y8_N0, M10K_X76_Y11_N0, M10K_X49_Y10_N0, M10K_X49_Y2_N0, M10K_X49_Y7_N0, M10K_X69_Y4_N0, M10K_X58_Y8_N0, M10K_X41_Y3_N0, M10K_X49_Y9_N0, M10K_X58_Y4_N0, M10K_X38_Y9_N0, M10K_X41_Y2_N0, M10K_X76_Y9_N0, M10K_X49_Y6_N0, M10K_X14_Y11_N0, M10K_X14_Y6_N0, M10K_X14_Y2_N0, M10K_X26_Y1_N0, M10K_X5_Y4_N0, M10K_X26_Y21_N0, M10K_X26_Y12_N0, M10K_X14_Y10_N0, M10K_X14_Y7_N0, M10K_X26_Y10_N0, M10K_X14_Y5_N0, M10K_X5_Y8_N0, M10K_X5_Y10_N0, M10K_X5_Y9_N0, M10K_X14_Y12_N0, M10K_X38_Y12_N0, M10K_X38_Y55_N0, M10K_X38_Y52_N0, M10K_X38_Y47_N0, M10K_X26_Y55_N0, M10K_X14_Y54_N0, M10K_X14_Y50_N0, M10K_X5_Y46_N0, M10K_X38_Y45_N0, M10K_X14_Y49_N0, M10K_X5_Y54_N0, M10K_X38_Y54_N0, M10K_X26_Y47_N0, M10K_X14_Y55_N0, M10K_X5_Y43_N0, M10K_X38_Y50_N0, M10K_X41_Y24_N0, M10K_X69_Y32_N0, M10K_X58_Y28_N0, M10K_X49_Y28_N0, M10K_X49_Y25_N0, M10K_X41_Y26_N0, M10K_X58_Y30_N0, M10K_X58_Y26_N0, M10K_X58_Y24_N0, M10K_X69_Y31_N0, M10K_X58_Y31_N0, M10K_X69_Y25_N0, M10K_X58_Y27_N0, M10K_X38_Y24_N0, M10K_X41_Y25_N0, M10K_X5_Y51_N0, M10K_X38_Y46_N0, M10K_X26_Y50_N0, M10K_X26_Y43_N0, M10K_X14_Y45_N0, M10K_X26_Y51_N0, M10K_X14_Y51_N0, M10K_X5_Y41_N0, M10K_X5_Y47_N0, M10K_X5_Y48_N0, M10K_X41_Y47_N0, M10K_X26_Y48_N0, M10K_X26_Y46_N0, M10K_X5_Y50_N0, M10K_X41_Y49_N0, M10K_X38_Y29_N0, M10K_X5_Y39_N0, M10K_X26_Y42_N0, M10K_X5_Y40_N0, M10K_X14_Y41_N0, M10K_X14_Y35_N0, M10K_X14_Y37_N0, M10K_X14_Y38_N0, M10K_X26_Y36_N0, M10K_X14_Y36_N0, M10K_X26_Y37_N0, M10K_X26_Y39_N0, M10K_X5_Y35_N0, M10K_X26_Y38_N0, M10K_X38_Y41_N0, M10K_X5_Y37_N0, M10K_X38_Y28_N0, M10K_X5_Y33_N0, M10K_X14_Y34_N0, M10K_X14_Y32_N0, M10K_X14_Y31_N0, M10K_X5_Y36_N0, M10K_X26_Y28_N0, M10K_X26_Y44_N0, M10K_X38_Y30_N0, M10K_X5_Y32_N0, M10K_X14_Y28_N0, M10K_X14_Y42_N0, M10K_X38_Y43_N0, M10K_X5_Y44_N0, M10K_X14_Y44_N0, M10K_X14_Y33_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~192 ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~533 ; Sum of two 18x18      ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosvprocessor_niosvprocessor_hart:hart|niosv_g_core_niosvprocessor_niosvprocessor_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_a0o2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~874 ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 21,904 / 289,320 ( 8 % )  ;
; C12 interconnects                           ; 451 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 6,630 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 4,674 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,140 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,730 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 613 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 759 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 8,265 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 14,320 / 266,960 ( 5 % )  ;
; Spine clocks                                ; 12 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 3     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 25    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 5         ; 0            ; 0            ; 5         ; 5         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 5            ; 5            ; 5            ; 5            ; 0         ; 5            ; 5            ; 0         ; 0         ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clk_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 508.0             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 28.9              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.977             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.845             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                         ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                             ; 1.730             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                             ; 1.688             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                             ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                             ; 1.685             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                   ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                             ; 1.553             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                             ; 1.535             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.444             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                        ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                              ; 1.400             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                      ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                        ; 1.373             ;
; altera_internal_jtag~FF_19                                                                                                                                                                                                                                                                                                                               ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                        ; 1.373             ;
; altera_internal_jtag~FF_38                                                                                                                                                                                                                                                                                                                               ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                        ; 1.373             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                   ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                              ; 1.369             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.362             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.333             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.328             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.323             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.312             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.289             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.280             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.271             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.256             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.256             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.248             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.241             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.232             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.231             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.228             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.227             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.221             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.216             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.215             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.210             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                             ; 1.202             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                                             ; 1.202             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                                             ; 1.202             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                             ; 1.202             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                                             ; 1.202             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                                            ; 1.189             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                                             ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                                             ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                                             ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                             ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                                             ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                                            ; 1.186             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                                            ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.185             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                               ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                             ; 1.185             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                                            ; 1.174             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                                            ; 1.174             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                                            ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                                          ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                                          ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                                          ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                                          ; 1.171             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                           ; 1.169             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                                          ; 1.161             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                                           ; 1.159             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                                          ; 1.159             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                           ; 1.158             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                                          ; 1.158             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                                          ; 1.158             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                             ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                           ; 1.158             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                    ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                   ; 1.158             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                            ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                                          ; 1.151             ;
; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                ; niosvprocessor_jtag:jtag|alt_jtag_atlantic:niosvprocessor_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                ; 1.136             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[20]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                                                                 ; 1.134             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                                              ; 1.123             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[38]                                                                                                                                                                                                                                              ; 1.123             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[37]                                                                                                                                                                                                                                              ; 1.123             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[35]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[35]                                                                                                                                                                                                                                              ; 1.123             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                                              ; 1.103             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                                              ; 1.103             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                                              ; 1.103             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[36]                                                                                                                                                                                                                                              ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[36]                                                                                                                                                                                                                                              ; 1.103             ;
; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                           ; niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                                               ; 1.102             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "niosvprocessor"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 4629 fanout uses global clock CLKCTRL_G14
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16469): Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver clk_clk~inputCLKENA0, placed at CLKCTRL_G14
        Info (179012): Refclk input I/O pad clk_clk is placed onto PIN_Y24
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'niosvprocessor/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'niosvprocessor/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register niosvprocessor_niosvprocessor:niosvprocessor|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 170 registers into blocks of type DSP block
    Extra Info (176220): Created 72 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:53
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:02
Info (11888): Total time spent on timing analysis during the Fitter is 8.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:59
Info (144001): Generated suppressed messages file C:/Users/f_off/Desktop/quartusprojects/output_files/niosvprocessor.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 6770 megabytes
    Info: Processing ended: Sat Jun  8 00:31:48 2024
    Info: Elapsed time: 00:07:29
    Info: Total CPU time (on all processors): 00:14:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/f_off/Desktop/quartusprojects/output_files/niosvprocessor.fit.smsg.


