# GOAL

A *flexibly configurable* RISCV RV32E softcore, fully functional with memory mapped IO port, interrupt, and exception. All of which are configurable.

Hopefully the core will be small. Better if it runs on 100MHz.


## Architecture

## Interrupts

## Exceptions

## Vectors

## I/O

## Memory
