--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X5Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X5Y44.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32965 paths analyzed, 15618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.294ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55 (SLICE_X103Y121.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y96.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X103Y113.D2    net (fanout=13)       7.730   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X103Y113.DMUX  Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X103Y121.A2    net (fanout=8)        1.258   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X103Y121.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<58>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (1.082ns logic, 8.988ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X103Y113.D1    net (fanout=14)       6.059   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X103Y113.DMUX  Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X103Y121.A2    net (fanout=8)        1.258   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X103Y121.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<58>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                      8.343ns (1.026ns logic, 7.317ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7
    SLICE_X103Y113.D5    net (fanout=14)       3.335   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
    SLICE_X103Y113.DMUX  Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X103Y121.A2    net (fanout=8)        1.258   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X103Y121.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<58>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.026ns logic, 4.593ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (SLICE_X102Y121.B1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y96.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X103Y113.D2    net (fanout=13)       7.730   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X102Y121.B1    net (fanout=8)        1.223   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X102Y121.CLK   Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                     10.000ns (1.047ns logic, 8.953ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X103Y113.D1    net (fanout=14)       6.059   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X102Y121.B1    net (fanout=8)        1.223   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X102Y121.CLK   Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                      8.273ns (0.991ns logic, 7.282ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.681 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7
    SLICE_X103Y113.D5    net (fanout=14)       3.335   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X102Y121.B1    net (fanout=8)        1.223   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X102Y121.CLK   Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (0.991ns logic, 4.558ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48 (SLICE_X101Y120.B1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.678 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y96.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X103Y113.D2    net (fanout=13)       7.730   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X101Y120.B1    net (fanout=8)        1.226   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X101Y120.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<48>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      9.984ns (1.028ns logic, 8.956ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.678 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X103Y113.D1    net (fanout=14)       6.059   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X101Y120.B1    net (fanout=8)        1.226   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X101Y120.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<48>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (0.972ns logic, 7.285ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.678 - 0.776)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y96.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_7
    SLICE_X103Y113.D5    net (fanout=14)       3.335   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
    SLICE_X103Y113.D     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X101Y120.B1    net (fanout=8)        1.226   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X101Y120.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<48>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (0.972ns logic, 4.561ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y53.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_82 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_82 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<82>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_82
    RAMB8_X3Y53.DIADI9   net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/fifo_din<82>
    RAMB8_X3Y53.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y53.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_81 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_81 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y106.CQ     Tcko                  0.234   link_tracking_1_inst/tracking_core_inst/fifo_din<81>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_81
    RAMB8_X3Y53.DIADI8   net (fanout=1)        0.157   link_tracking_1_inst/tracking_core_inst/fifo_din<81>
    RAMB8_X3Y53.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y41.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.479 - 0.420)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X80Y79.DQ          Tcko                  0.234   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                           link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB8_X3Y41.ADDRAWRADDR9 net (fanout=8)        0.274   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB8_X3Y41.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.442ns (0.168ns logic, 0.274ns route)
                                                           (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X5Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X5Y44.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      8.235ns|            0|            0|            0|        32965|
| TS_clk40MHz_0                 |     25.000ns|     10.294ns|          N/A|            0|            0|        32965|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.294|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32965 paths, 0 nets, and 15152 connections

Design statistics:
   Minimum period:  10.294ns{1}   (Maximum frequency:  97.144MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 10 10:07:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



