// Seed: 2229733582
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wand id_2,
    output wand id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input wor id_12,
    input wire id_13,
    output tri0 id_14,
    output wire id_15,
    input tri0 id_16,
    output tri1 id_17,
    output wor id_18,
    input wor id_19,
    input tri1 id_20,
    output tri0 id_21,
    output supply1 id_22,
    input wand id_23,
    output tri1 id_24,
    output tri id_25,
    input uwire id_26,
    output wand id_27,
    input uwire id_28,
    output wand id_29,
    output tri1 id_30,
    input tri0 id_31,
    output supply1 id_32,
    output tri id_33,
    output uwire id_34
    , id_41,
    input tri0 id_35,
    input supply0 id_36,
    output uwire id_37,
    input wand id_38,
    output wire id_39
    , id_42
);
  always @(*) id_41 <= 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd78
) (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand _id_3,
    input tri1 id_4
    , id_6
);
  wire [id_3 : !  1] id_7;
  wire [  id_3 : -1] id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2,
      id_4,
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_0,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_0,
      id_4,
      id_1,
      id_2,
      id_4,
      id_0,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
