<module name="NAVSS0_UDMASS_INTA_0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_IMAP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__IMAP_INTMAP" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__IMAP_INTMAP" offset="0x0" width="64" description="The Interrupt Mapping Register controls which of N virtual interrupt source outputs this channels physical interrupt sources will map onto.">
		<bitfield id="REGNUM" width="9" begin="16" end="8" resetval="0x0" description="Virtual interrupt status register number:  this field specifies which of the potential virtual interrupt cause registers the event pending bit will appear in." range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="BITNUM" width="6" begin="5" end="0" resetval="0x0" description="Virtual interrupt cause register bit number:  this field specifies which of the 64 bits in the specified virtual interrupt cause register the event pending bit will appear in." range="5 - 0" rwaccess="R/W"/>
	</register>
</module>