 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 06:03:47 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U72/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n151 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U13/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n2 (net)                            1       0.6071                                             0.0000     2.2200 f
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0433                         0.0740     2.2941 f
  wptr_full/n174 (net)                          3       2.3447                                             0.0000     2.2941 f
  wptr_full/U18/S0 (MUX21X2_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.2941 f
  wptr_full/U18/Y (MUX21X2_RVT)                                             0.0437                         0.1009     2.3950 f
  wptr_full/n187 (net)                          2       2.1905                                             0.0000     2.3950 f
  wptr_full/U17/A1 (XNOR2X2_RVT)                                  0.0000    0.0437    0.0000               0.0000     2.3950 f
  wptr_full/U17/Y (XNOR2X2_RVT)                                             0.0314                         0.0905     2.4854 r
  wptr_full/n127 (net)                          1       0.4650                                             0.0000     2.4854 r
  wptr_full/U43/A3 (AND4X1_RVT)                                   0.0000    0.0314    0.0000               0.0000     2.4854 r
  wptr_full/U43/Y (AND4X1_RVT)                                              0.0355                         0.0872     2.5726 r
  wptr_full/n140 (net)                          1       0.5524                                             0.0000     2.5726 r
  wptr_full/U5/A1 (AND3X1_RVT)                                    0.0000    0.0355    0.0000               0.0000     2.5726 r
  wptr_full/U5/Y (AND3X1_RVT)                                               0.0275                         0.0598     2.6324 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     2.6324 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     2.6324 r
  data arrival time                                                                                                   2.6324

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.9000 r
  library setup time                                                                                      -0.1271     1.7729
  data required time                                                                                                  1.7729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7729
  data arrival time                                                                                                  -2.6324
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8596


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                             0.0906                         0.0975     2.1936 r
  rptr_empty/n24 (net)                          2       1.1069                                             0.0000     2.1936 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                  0.0000    0.0906    0.0000               0.0000     2.1936 r
  rptr_empty/U10/Y (AO22X1_RVT)                                             0.0538                         0.0924     2.2860 r
  rptr_empty/n3 (net)                           2       2.6837                                             0.0000     2.2860 r
  rptr_empty/U9/A (INVX2_RVT)                                     0.0000    0.0538    0.0000               0.0000     2.2860 r
  rptr_empty/U9/Y (INVX2_RVT)                                               0.0285                         0.0197     2.3057 f
  rptr_empty/n69 (net)                          2       1.1121                                             0.0000     2.3057 f
  rptr_empty/U75/A1 (MUX21X2_RVT)                                 0.0000    0.0285    0.0000               0.0000     2.3057 f
  rptr_empty/U75/Y (MUX21X2_RVT)                                            0.0435                         0.0868     2.3925 f
  rptr_empty/n85 (net)                          2       2.1905                                             0.0000     2.3925 f
  rptr_empty/U34/A1 (XNOR2X2_RVT)                                 0.0000    0.0435    0.0000               0.0000     2.3925 f
  rptr_empty/U34/Y (XNOR2X2_RVT)                                            0.0320                         0.0915     2.4839 r
  rptr_empty/n15 (net)                          1       0.6222                                             0.0000     2.4839 r
  rptr_empty/U31/A1 (NAND3X0_RVT)                                 0.0000    0.0320    0.0000               0.0000     2.4839 r
  rptr_empty/U31/Y (NAND3X0_RVT)                                            0.0485                         0.0418     2.5257 f
  rptr_empty/n13 (net)                          1       0.5644                                             0.0000     2.5257 f
  rptr_empty/U24/A1 (NOR3X0_RVT)                                  0.0000    0.0485    0.0000               0.0000     2.5257 f
  rptr_empty/U24/Y (NOR3X0_RVT)                                             0.0212                         0.1071     2.6328 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     2.6328 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0212    0.0000               0.0000     2.6328 r
  data arrival time                                                                                                   2.6328

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1244     1.7756
  data required time                                                                                                  1.7756
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7756
  data arrival time                                                                                                  -2.6328
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8573


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U32/A2 (OR2X2_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U32/Y (OR2X2_RVT)                                               0.0288                         0.0692     2.2013 r
  wptr_full/n165 (net)                          3       1.6750                                             0.0000     2.2013 r
  wptr_full/U21/A (NBUFFX2_RVT)                                   0.0000    0.0288    0.0000               0.0000     2.2013 r
  wptr_full/U21/Y (NBUFFX2_RVT)                                             0.0219                         0.0457     2.2470 r
  wptr_full/n115 (net)                          2       1.0213                                             0.0000     2.2470 r
  wptr_full/U58/A4 (OA22X1_RVT)                                   0.0000    0.0219    0.0000               0.0000     2.2470 r
  wptr_full/U58/Y (OA22X1_RVT)                                              0.0353                         0.0642     2.3112 r
  wptr_full/n166 (net)                          2       1.1507                                             0.0000     2.3112 r
  wptr_full/U4/A1 (MUX21X1_RVT)                                   0.0000    0.0353    0.0000               0.0000     2.3112 r
  wptr_full/U4/Y (MUX21X1_RVT)                                              0.0459                         0.0945     2.4057 r
  wptr_full/n191 (net)                          2       1.8033                                             0.0000     2.4057 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0459    0.0000               0.0000     2.4057 r
  data arrival time                                                                                                   2.4057

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1330     1.7670
  data required time                                                                                                  1.7670
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7670
  data arrival time                                                                                                  -2.4057
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6387


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U32/A2 (OR2X2_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U32/Y (OR2X2_RVT)                                               0.0288                         0.0692     2.2013 r
  wptr_full/n165 (net)                          3       1.6750                                             0.0000     2.2013 r
  wptr_full/U7/A1 (NAND2X0_RVT)                                   0.0000    0.0288    0.0000               0.0000     2.2013 r
  wptr_full/U7/Y (NAND2X0_RVT)                                              0.0360                         0.0326     2.2339 f
  wptr_full/n1 (net)                            1       0.6071                                             0.0000     2.2339 f
  wptr_full/U6/A1 (AND2X1_RVT)                                    0.0000    0.0360    0.0000               0.0000     2.2339 f
  wptr_full/U6/Y (AND2X1_RVT)                                               0.0340                         0.0645     2.2984 f
  wptr_full/n181 (net)                          3       2.2232                                             0.0000     2.2984 f
  wptr_full/U31/S0 (MUX21X1_RVT)                                  0.0000    0.0340    0.0000               0.0000     2.2984 f
  wptr_full/U31/Y (MUX21X1_RVT)                                             0.0523                         0.1063     2.4047 f
  wptr_full/n190 (net)                          2       2.1905                                             0.0000     2.4047 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0523    0.0000               0.0000     2.4047 f
  data arrival time                                                                                                   2.4047

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1274     1.7726
  data required time                                                                                                  1.7726
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7726
  data arrival time                                                                                                  -2.4047
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6321


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U29/A (INVX2_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U29/Y (INVX2_RVT)                                               0.0645                         0.0389     2.1357 r
  wptr_full/n118 (net)                          1       0.7040                                             0.0000     2.1357 r
  wptr_full/U28/A2 (OR2X1_RVT)                                    0.0000    0.0645    0.0000               0.0000     2.1357 r
  wptr_full/U28/Y (OR2X1_RVT)                                               0.0286                         0.0653     2.2010 r
  wptr_full/n154 (net)                          2       1.1042                                             0.0000     2.2010 r
  wptr_full/U27/A1 (NAND2X0_RVT)                                  0.0000    0.0286    0.0000               0.0000     2.2010 r
  wptr_full/U27/Y (NAND2X0_RVT)                                             0.0360                         0.0326     2.2336 f
  wptr_full/n117 (net)                          1       0.6071                                             0.0000     2.2336 f
  wptr_full/U26/A1 (AND2X1_RVT)                                   0.0000    0.0360    0.0000               0.0000     2.2336 f
  wptr_full/U26/Y (AND2X1_RVT)                                              0.0433                         0.0652     2.2988 f
  wptr_full/n175 (net)                          3       2.3447                                             0.0000     2.2988 f
  wptr_full/U35/S0 (MUX21X2_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.2988 f
  wptr_full/U35/Y (MUX21X2_RVT)                                             0.0428                         0.0962     2.3950 r
  wptr_full/n184 (net)                          2       2.2064                                             0.0000     2.3950 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3950 r
  data arrival time                                                                                                   2.3950

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3950
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6269


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U69/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U69/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n148 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U10/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n113 (net)                          1       0.6071                                             0.0000     2.2200 f
  wptr_full/U19/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U19/Y (AND2X1_RVT)                                              0.0399                         0.0744     2.2945 f
  wptr_full/n173 (net)                          4       2.4100                                             0.0000     2.2945 f
  wptr_full/U42/A (INVX1_RVT)                                     0.0000    0.0399    0.0000               0.0000     2.2945 f
  wptr_full/U42/Y (INVX1_RVT)                                               0.0242                         0.0248     2.3192 r
  wptr_full/n126 (net)                          1       0.5592                                             0.0000     2.3192 r
  wptr_full/U11/A3 (AO22X1_RVT)                                   0.0000    0.0242    0.0000               0.0000     2.3192 r
  wptr_full/U11/Y (AO22X1_RVT)                                              0.0447                         0.0723     2.3915 r
  wptr_full/n186 (net)                          2       2.2064                                             0.0000     2.3915 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0447    0.0000               0.0000     2.3915 r
  data arrival time                                                                                                   2.3915

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1326     1.7674
  data required time                                                                                                  1.7674
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7674
  data arrival time                                                                                                  -2.3915
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6241


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                   0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U13/Y (OR2X1_RVT)                                              0.0345                         0.0719     2.2174 r
  rptr_empty/n20 (net)                          2       1.8435                                             0.0000     2.2174 r
  rptr_empty/U45/A1 (XOR2X2_RVT)                                  0.0000    0.0345    0.0000               0.0000     2.2174 r
  rptr_empty/U45/Y (XOR2X2_RVT)                                             0.0378                         0.1023     2.3197 f
  rptr_empty/n86 (net)                          3       2.0100                                             0.0000     2.3197 f
  rptr_empty/U89/A2 (MUX21X1_RVT)                                 0.0000    0.0378    0.0000               0.0000     2.3197 f
  rptr_empty/U89/Y (MUX21X1_RVT)                                            0.0372                         0.0819     2.4016 f
  rptr_empty/rgraynext_9_ (net)                 1       0.5092                                             0.0000     2.4016 f
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0372    0.0000               0.0000     2.4016 f
  data arrival time                                                                                                   2.4016

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1221     1.7779
  data required time                                                                                                  1.7779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7779
  data arrival time                                                                                                  -2.4016
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6236


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U72/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n151 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U13/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n2 (net)                            1       0.6071                                             0.0000     2.2200 f
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0433                         0.0740     2.2941 f
  wptr_full/n174 (net)                          3       2.3447                                             0.0000     2.2941 f
  wptr_full/U18/S0 (MUX21X2_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.2941 f
  wptr_full/U18/Y (MUX21X2_RVT)                                             0.0428                         0.0962     2.3902 r
  wptr_full/n187 (net)                          2       2.2064                                             0.0000     2.3902 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3902 r
  data arrival time                                                                                                   2.3902

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3902
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6222


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U25/A2 (OR2X1_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U25/Y (OR2X1_RVT)                                               0.0284                         0.0649     2.1970 r
  wptr_full/n163 (net)                          2       1.1042                                             0.0000     2.1970 r
  wptr_full/U50/A1 (NAND2X0_RVT)                                  0.0000    0.0284    0.0000               0.0000     2.1970 r
  wptr_full/U50/Y (NAND2X0_RVT)                                             0.0344                         0.0314     2.2284 f
  wptr_full/n130 (net)                          1       0.5386                                             0.0000     2.2284 f
  wptr_full/U48/A2 (AND2X1_RVT)                                   0.0000    0.0344    0.0000               0.0000     2.2284 f
  wptr_full/U48/Y (AND2X1_RVT)                                              0.0346                         0.0676     2.2961 f
  wptr_full/n179 (net)                          3       2.2784                                             0.0000     2.2961 f
  wptr_full/U37/S0 (MUX21X2_RVT)                                  0.0000    0.0346    0.0000               0.0000     2.2961 f
  wptr_full/U37/Y (MUX21X2_RVT)                                             0.0429                         0.0935     2.3895 r
  wptr_full/n188 (net)                          2       2.2064                                             0.0000     2.3895 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0429    0.0000               0.0000     2.3895 r
  data arrival time                                                                                                   2.3895

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3895
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6215


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U75/Y (NAND3X0_RVT)                                             0.0844                         0.0799     2.1767 r
  wptr_full/n158 (net)                          2       0.9463                                             0.0000     2.1767 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                  0.0000    0.0844    0.0000               0.0000     2.1767 r
  wptr_full/U76/Y (NAND2X0_RVT)                                             0.0458                         0.0457     2.2224 f
  wptr_full/n156 (net)                          1       0.6071                                             0.0000     2.2224 f
  wptr_full/U9/A1 (AND2X1_RVT)                                    0.0000    0.0458    0.0000               0.0000     2.2224 f
  wptr_full/U9/Y (AND2X1_RVT)                                               0.0433                         0.0698     2.2922 f
  wptr_full/n177 (net)                          3       2.3447                                             0.0000     2.2922 f
  wptr_full/U8/S0 (MUX21X2_RVT)                                   0.0000    0.0433    0.0000               0.0000     2.2922 f
  wptr_full/U8/Y (MUX21X2_RVT)                                              0.0428                         0.0962     2.3884 r
  wptr_full/n183 (net)                          2       2.2064                                             0.0000     2.3884 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3884 r
  data arrival time                                                                                                   2.3884

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3884
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6203


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                             0.0906                         0.0975     2.1936 r
  rptr_empty/n24 (net)                          2       1.1069                                             0.0000     2.1936 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                  0.0000    0.0906    0.0000               0.0000     2.1936 r
  rptr_empty/U10/Y (AO22X1_RVT)                                             0.0538                         0.0924     2.2860 r
  rptr_empty/n3 (net)                           2       2.6837                                             0.0000     2.2860 r
  rptr_empty/U15/S0 (MUX21X2_RVT)                                 0.0000    0.0538    0.0000               0.0000     2.2860 r
  rptr_empty/U15/Y (MUX21X2_RVT)                                            0.0428                         0.0994     2.3854 r
  rptr_empty/n84 (net)                          2       2.2064                                             0.0000     2.3854 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.3854 r
  data arrival time                                                                                                   2.3854

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3854
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6173


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                             0.0906                         0.0975     2.1936 r
  rptr_empty/n24 (net)                          2       1.1069                                             0.0000     2.1936 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                  0.0000    0.0906    0.0000               0.0000     2.1936 r
  rptr_empty/U10/Y (AO22X1_RVT)                                             0.0538                         0.0924     2.2860 r
  rptr_empty/n3 (net)                           2       2.6837                                             0.0000     2.2860 r
  rptr_empty/U9/A (INVX2_RVT)                                     0.0000    0.0538    0.0000               0.0000     2.2860 r
  rptr_empty/U9/Y (INVX2_RVT)                                               0.0285                         0.0197     2.3057 f
  rptr_empty/n69 (net)                          2       1.1121                                             0.0000     2.3057 f
  rptr_empty/U75/A1 (MUX21X2_RVT)                                 0.0000    0.0285    0.0000               0.0000     2.3057 f
  rptr_empty/U75/Y (MUX21X2_RVT)                                            0.0435                         0.0868     2.3925 f
  rptr_empty/n85 (net)                          2       2.1905                                             0.0000     2.3925 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0435    0.0000               0.0000     2.3925 f
  data arrival time                                                                                                   2.3925

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1243     1.7757
  data required time                                                                                                  1.7757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7757
  data arrival time                                                                                                  -2.3925
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6168


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U74/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U74/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n155 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U51/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U51/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n132 (net)                          1       0.6071                                             0.0000     2.2200 f
  wptr_full/U47/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U47/Y (AND2X1_RVT)                                              0.0358                         0.0740     2.2941 f
  wptr_full/n176 (net)                          3       2.3447                                             0.0000     2.2941 f
  wptr_full/U46/S0 (MUX21X2_RVT)                                  0.0000    0.0358    0.0000               0.0000     2.2941 f
  wptr_full/U46/Y (MUX21X2_RVT)                                             0.0408                         0.0913     2.3854 r
  wptr_full/n189 (net)                          2       1.7367                                             0.0000     2.3854 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0408    0.0000               0.0000     2.3854 r
  data arrival time                                                                                                   2.3854

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1312     1.7688
  data required time                                                                                                  1.7688
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7688
  data arrival time                                                                                                  -2.3854
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6166


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                            0.0886                         0.0945     2.1906 r
  rptr_empty/n49 (net)                          2       0.9852                                             0.0000     2.1906 r
  rptr_empty/U79/A3 (NAND3X0_RVT)                                 0.0000    0.0886    0.0000               0.0000     2.1906 r
  rptr_empty/U79/Y (NAND3X0_RVT)                                            0.0702                         0.0718     2.2624 f
  rptr_empty/n52 (net)                          1       1.1091                                             0.0000     2.2624 f
  rptr_empty/U80/S0 (MUX21X1_RVT)                                 0.0000    0.0702    0.0000               0.0000     2.2624 f
  rptr_empty/U80/Y (MUX21X1_RVT)                                            0.0523                         0.1239     2.3863 f
  rptr_empty/n81 (net)                          2       2.1905                                             0.0000     2.3863 f
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0523    0.0000               0.0000     2.3863 f
  data arrival time                                                                                                   2.3863

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1274     1.7726
  data required time                                                                                                  1.7726
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7726
  data arrival time                                                                                                  -2.3863
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6137


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                            0.0886                         0.0945     2.1906 r
  rptr_empty/n49 (net)                          2       0.9852                                             0.0000     2.1906 r
  rptr_empty/U64/A3 (AND3X2_RVT)                                  0.0000    0.0886    0.0000               0.0000     2.1906 r
  rptr_empty/U64/Y (AND3X2_RVT)                                             0.0402                         0.0936     2.2841 r
  rptr_empty/n73 (net)                          2       1.1202                                             0.0000     2.2841 r
  rptr_empty/U81/A1 (MUX21X2_RVT)                                 0.0000    0.0402    0.0000               0.0000     2.2841 r
  rptr_empty/U81/Y (MUX21X2_RVT)                                            0.0428                         0.0959     2.3801 r
  rptr_empty/n80 (net)                          2       2.2064                                             0.0000     2.3801 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.3801 r
  data arrival time                                                                                                   2.3801

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3801
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6120


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U79/A1 (NAND2X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U79/Y (NAND2X0_RVT)                                             0.0799                         0.0820     2.1788 r
  wptr_full/n164 (net)                          1       0.5565                                             0.0000     2.1788 r
  wptr_full/U24/A1 (NAND2X0_RVT)                                  0.0000    0.0799    0.0000               0.0000     2.1788 r
  wptr_full/U24/Y (NAND2X0_RVT)                                             0.0526                         0.0398     2.2186 f
  wptr_full/n116 (net)                          1       0.6071                                             0.0000     2.2186 f
  wptr_full/U23/A1 (AND2X1_RVT)                                   0.0000    0.0526    0.0000               0.0000     2.2186 f
  wptr_full/U23/Y (AND2X1_RVT)                                              0.0312                         0.0691     2.2877 f
  wptr_full/n180 (net)                          2       1.7411                                             0.0000     2.2877 f
  wptr_full/U20/S0 (MUX21X2_RVT)                                  0.0000    0.0312    0.0000               0.0000     2.2877 f
  wptr_full/U20/Y (MUX21X2_RVT)                                             0.0428                         0.0924     2.3801 r
  wptr_full/n185 (net)                          2       2.2064                                             0.0000     2.3801 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3801 r
  data arrival time                                                                                                   2.3801

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3801
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6120


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U53/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U53/Y (NAND2X0_RVT)                                            0.0901                         0.0969     2.1929 r
  rptr_empty/n42 (net)                          2       1.0802                                             0.0000     2.1929 r
  rptr_empty/U76/A2 (NAND3X0_RVT)                                 0.0000    0.0901    0.0000               0.0000     2.1929 r
  rptr_empty/U76/Y (NAND3X0_RVT)                                            0.0773                         0.0757     2.2686 f
  rptr_empty/n44 (net)                          1       1.2306                                             0.0000     2.2686 f
  rptr_empty/U77/S0 (MUX21X2_RVT)                                 0.0000    0.0773    0.0000               0.0000     2.2686 f
  rptr_empty/U77/Y (MUX21X2_RVT)                                            0.0436                         0.1171     2.3857 f
  rptr_empty/n82 (net)                          2       2.1905                                             0.0000     2.3857 f
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0436    0.0000               0.0000     2.3857 f
  data arrival time                                                                                                   2.3857

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1243     1.7757
  data required time                                                                                                  1.7757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7757
  data arrival time                                                                                                  -2.3857
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6100


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U75/Y (NAND3X0_RVT)                                             0.0844                         0.0799     2.1767 r
  wptr_full/n158 (net)                          2       0.9463                                             0.0000     2.1767 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                  0.0000    0.0844    0.0000               0.0000     2.1767 r
  wptr_full/U76/Y (NAND2X0_RVT)                                             0.0458                         0.0457     2.2224 f
  wptr_full/n156 (net)                          1       0.6071                                             0.0000     2.2224 f
  wptr_full/U9/A1 (AND2X1_RVT)                                    0.0000    0.0458    0.0000               0.0000     2.2224 f
  wptr_full/U9/Y (AND2X1_RVT)                                               0.0433                         0.0698     2.2922 f
  wptr_full/n177 (net)                          3       2.3447                                             0.0000     2.2922 f
  wptr_full/U16/A1 (MUX21X2_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.2922 f
  wptr_full/U16/Y (MUX21X2_RVT)                                             0.0437                         0.0923     2.3845 f
  wptr_full/n182 (net)                          2       2.1905                                             0.0000     2.3845 f
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0437    0.0000               0.0000     2.3845 f
  data arrival time                                                                                                   2.3845

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1244     1.7756
  data required time                                                                                                  1.7756
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7756
  data arrival time                                                                                                  -2.3845
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6089


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U66/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U66/Y (NAND2X0_RVT)                                            0.0902                         0.0969     2.1930 r
  rptr_empty/n54 (net)                          2       1.0808                                             0.0000     2.1930 r
  rptr_empty/U11/A3 (NAND3X0_RVT)                                 0.0000    0.0902    0.0000               0.0000     2.1930 r
  rptr_empty/U11/Y (NAND3X0_RVT)                                            0.0737                         0.0747     2.2676 f
  rptr_empty/n57 (net)                          1       1.2306                                             0.0000     2.2676 f
  rptr_empty/U82/S0 (MUX21X2_RVT)                                 0.0000    0.0737    0.0000               0.0000     2.2676 f
  rptr_empty/U82/Y (MUX21X2_RVT)                                            0.0436                         0.1155     2.3831 f
  rptr_empty/n83 (net)                          2       2.1905                                             0.0000     2.3831 f
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0436    0.0000               0.0000     2.3831 f
  data arrival time                                                                                                   2.3831

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1243     1.7757
  data required time                                                                                                  1.7757
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7757
  data arrival time                                                                                                  -2.3831
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6074


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                   0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U13/Y (OR2X1_RVT)                                              0.0345                         0.0719     2.2174 r
  rptr_empty/n20 (net)                          2       1.8435                                             0.0000     2.2174 r
  rptr_empty/U12/A1 (AND3X1_RVT)                                  0.0000    0.0345    0.0000               0.0000     2.2174 r
  rptr_empty/U12/Y (AND3X1_RVT)                                             0.0327                         0.0648     2.2822 r
  rptr_empty/n67 (net)                          2       1.0897                                             0.0000     2.2822 r
  rptr_empty/U74/A2 (MUX21X2_RVT)                                 0.0000    0.0327    0.0000               0.0000     2.2822 r
  rptr_empty/U74/Y (MUX21X2_RVT)                                            0.0433                         0.0928     2.3750 r
  rptr_empty/n78 (net)                          2       2.2064                                             0.0000     2.3750 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0433    0.0000               0.0000     2.3750 r
  data arrival time                                                                                                   2.3750

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1321     1.7679
  data required time                                                                                                  1.7679
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7679
  data arrival time                                                                                                  -2.3750
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6071


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                            0.0887                         0.0947     2.1908 r
  rptr_empty/n45 (net)                          2       0.9925                                             0.0000     2.1908 r
  rptr_empty/U78/A3 (NAND3X0_RVT)                                 0.0000    0.0887    0.0000               0.0000     2.1908 r
  rptr_empty/U78/Y (NAND3X0_RVT)                                            0.0735                         0.0744     2.2652 f
  rptr_empty/n48 (net)                          1       1.2306                                             0.0000     2.2652 f
  rptr_empty/U33/S0 (MUX21X2_RVT)                                 0.0000    0.0735    0.0000               0.0000     2.2652 f
  rptr_empty/U33/Y (MUX21X2_RVT)                                            0.0419                         0.1131     2.3783 f
  rptr_empty/n77 (net)                          2       1.7925                                             0.0000     2.3783 f
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0419    0.0000               0.0000     2.3783 f
  data arrival time                                                                                                   2.3783

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1237     1.7763
  data required time                                                                                                  1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7763
  data arrival time                                                                                                  -2.3783
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6021


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U32/A2 (OR2X2_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U32/Y (OR2X2_RVT)                                               0.0288                         0.0692     2.2013 r
  wptr_full/n165 (net)                          3       1.6750                                             0.0000     2.2013 r
  wptr_full/U21/A (NBUFFX2_RVT)                                   0.0000    0.0288    0.0000               0.0000     2.2013 r
  wptr_full/U21/Y (NBUFFX2_RVT)                                             0.0219                         0.0457     2.2470 r
  wptr_full/n115 (net)                          2       1.0213                                             0.0000     2.2470 r
  wptr_full/U58/A4 (OA22X1_RVT)                                   0.0000    0.0219    0.0000               0.0000     2.2470 r
  wptr_full/U58/Y (OA22X1_RVT)                                              0.0353                         0.0642     2.3112 r
  wptr_full/n166 (net)                          2       1.1507                                             0.0000     2.3112 r
  wptr_full/U68/A1 (AND2X1_RVT)                                   0.0000    0.0353    0.0000               0.0000     2.3112 r
  wptr_full/U68/Y (AND2X1_RVT)                                              0.0296                         0.0565     2.3677 r
  wptr_full/n192 (net)                          2       1.4962                                             0.0000     2.3677 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0296    0.0000               0.0000     2.3677 r
  data arrival time                                                                                                   2.3677

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1276     1.7724
  data required time                                                                                                  1.7724
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7724
  data arrival time                                                                                                  -2.3677
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5953


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U70/A1 (AO21X1_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U70/Y (AO21X1_RVT)                                             0.0332                         0.1176     2.2137 f
  rptr_empty/n36 (net)                          1       0.6071                                             0.0000     2.2137 f
  rptr_empty/U72/A1 (AND2X1_RVT)                                  0.0000    0.0332    0.0000               0.0000     2.2137 f
  rptr_empty/U72/Y (AND2X1_RVT)                                             0.0302                         0.0600     2.2737 f
  rptr_empty/n75 (net)                          2       1.7411                                             0.0000     2.2737 f
  rptr_empty/U83/S0 (MUX21X2_RVT)                                 0.0000    0.0302    0.0000               0.0000     2.2737 f
  rptr_empty/U83/Y (MUX21X2_RVT)                                            0.0408                         0.0896     2.3633 r
  rptr_empty/n79 (net)                          2       1.7367                                             0.0000     2.3633 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0408    0.0000               0.0000     2.3633 r
  data arrival time                                                                                                   2.3633

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1312     1.7688
  data required time                                                                                                  1.7688
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7688
  data arrival time                                                                                                  -2.3633
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5945


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                   0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U13/Y (OR2X1_RVT)                                              0.0345                         0.0719     2.2174 r
  rptr_empty/n20 (net)                          2       1.8435                                             0.0000     2.2174 r
  rptr_empty/U45/A1 (XOR2X2_RVT)                                  0.0000    0.0345    0.0000               0.0000     2.2174 r
  rptr_empty/U45/Y (XOR2X2_RVT)                                             0.0378                         0.1023     2.3197 f
  rptr_empty/n86 (net)                          3       2.0100                                             0.0000     2.3197 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0378    0.0000               0.0000     2.3197 f
  data arrival time                                                                                                   2.3197

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     1.9000 r
  library setup time                                                                                      -0.1223     1.7777
  data required time                                                                                                  1.7777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7777
  data arrival time                                                                                                  -2.3197
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5419


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                             0.0906                         0.0975     2.1936 r
  rptr_empty/n24 (net)                          2       1.1069                                             0.0000     2.1936 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                  0.0000    0.0906    0.0000               0.0000     2.1936 r
  rptr_empty/U10/Y (AO22X1_RVT)                                             0.0538                         0.0924     2.2860 r
  rptr_empty/n3 (net)                           2       2.6837                                             0.0000     2.2860 r
  rptr_empty/U9/A (INVX2_RVT)                                     0.0000    0.0538    0.0000               0.0000     2.2860 r
  rptr_empty/U9/Y (INVX2_RVT)                                               0.0285                         0.0197     2.3057 f
  rptr_empty/n69 (net)                          2       1.1121                                             0.0000     2.3057 f
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0285    0.0000               0.0000     2.3057 f
  data arrival time                                                                                                   2.3057

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1186     1.7814
  data required time                                                                                                  1.7814
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7814
  data arrival time                                                                                                  -2.3057
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5243


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U29/A (INVX2_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U29/Y (INVX2_RVT)                                               0.0645                         0.0389     2.1357 r
  wptr_full/n118 (net)                          1       0.7040                                             0.0000     2.1357 r
  wptr_full/U28/A2 (OR2X1_RVT)                                    0.0000    0.0645    0.0000               0.0000     2.1357 r
  wptr_full/U28/Y (OR2X1_RVT)                                               0.0286                         0.0653     2.2010 r
  wptr_full/n154 (net)                          2       1.1042                                             0.0000     2.2010 r
  wptr_full/U27/A1 (NAND2X0_RVT)                                  0.0000    0.0286    0.0000               0.0000     2.2010 r
  wptr_full/U27/Y (NAND2X0_RVT)                                             0.0360                         0.0326     2.2336 f
  wptr_full/n117 (net)                          1       0.6071                                             0.0000     2.2336 f
  wptr_full/U26/A1 (AND2X1_RVT)                                   0.0000    0.0360    0.0000               0.0000     2.2336 f
  wptr_full/U26/Y (AND2X1_RVT)                                              0.0433                         0.0652     2.2988 f
  wptr_full/n175 (net)                          3       2.3447                                             0.0000     2.2988 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0433    0.0000               0.0000     2.2988 f
  data arrival time                                                                                                   2.2988

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1242     1.7758
  data required time                                                                                                  1.7758
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7758
  data arrival time                                                                                                  -2.2988
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5230


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U53/A1 (AO21X1_RVT)                                   0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U53/Y (AO21X1_RVT)                                              0.0329                         0.1172     2.2140 f
  wptr_full/n134 (net)                          1       0.5546                                             0.0000     2.2140 f
  wptr_full/U49/A1 (NAND2X0_RVT)                                  0.0000    0.0329    0.0000               0.0000     2.2140 f
  wptr_full/U49/Y (NAND2X0_RVT)                                             0.0824                         0.0632     2.2772 r
  wptr_full/n172 (net)                          3       2.2049                                             0.0000     2.2772 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0824    0.0000               0.0000     2.2772 r
  data arrival time                                                                                                   2.2772

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1457     1.7543
  data required time                                                                                                  1.7543
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7543
  data arrival time                                                                                                  -2.2772
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5229


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U32/A2 (OR2X2_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U32/Y (OR2X2_RVT)                                               0.0288                         0.0692     2.2013 r
  wptr_full/n165 (net)                          3       1.6750                                             0.0000     2.2013 r
  wptr_full/U7/A1 (NAND2X0_RVT)                                   0.0000    0.0288    0.0000               0.0000     2.2013 r
  wptr_full/U7/Y (NAND2X0_RVT)                                              0.0360                         0.0326     2.2339 f
  wptr_full/n1 (net)                            1       0.6071                                             0.0000     2.2339 f
  wptr_full/U6/A1 (AND2X1_RVT)                                    0.0000    0.0360    0.0000               0.0000     2.2339 f
  wptr_full/U6/Y (AND2X1_RVT)                                               0.0340                         0.0645     2.2984 f
  wptr_full/n181 (net)                          3       2.2232                                             0.0000     2.2984 f
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0340    0.0000               0.0000     2.2984 f
  data arrival time                                                                                                   2.2984

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1209     1.7791
  data required time                                                                                                  1.7791
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7791
  data arrival time                                                                                                  -2.2984
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5193


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U72/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n151 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U13/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n2 (net)                            1       0.6071                                             0.0000     2.2200 f
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0433                         0.0740     2.2941 f
  wptr_full/n174 (net)                          3       2.3447                                             0.0000     2.2941 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0433    0.0000               0.0000     2.2941 f
  data arrival time                                                                                                   2.2941

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1242     1.7758
  data required time                                                                                                  1.7758
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7758
  data arrival time                                                                                                  -2.2941
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5183


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U69/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U69/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n148 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U10/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n113 (net)                          1       0.6071                                             0.0000     2.2200 f
  wptr_full/U19/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U19/Y (AND2X1_RVT)                                              0.0399                         0.0744     2.2945 f
  wptr_full/n173 (net)                          4       2.4100                                             0.0000     2.2945 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0399    0.0000               0.0000     2.2945 f
  data arrival time                                                                                                   2.2945

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1230     1.7770
  data required time                                                                                                  1.7770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7770
  data arrival time                                                                                                  -2.2945
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5175


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U78/A (INVX4_RVT)                                     0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U78/Y (INVX4_RVT)                                               0.0631                         0.0354     2.1321 r
  wptr_full/n160 (net)                          2       1.3993                                             0.0000     2.1321 r
  wptr_full/U25/A2 (OR2X1_RVT)                                    0.0000    0.0631    0.0000               0.0000     2.1321 r
  wptr_full/U25/Y (OR2X1_RVT)                                               0.0284                         0.0649     2.1970 r
  wptr_full/n163 (net)                          2       1.1042                                             0.0000     2.1970 r
  wptr_full/U50/A1 (NAND2X0_RVT)                                  0.0000    0.0284    0.0000               0.0000     2.1970 r
  wptr_full/U50/Y (NAND2X0_RVT)                                             0.0344                         0.0314     2.2284 f
  wptr_full/n130 (net)                          1       0.5386                                             0.0000     2.2284 f
  wptr_full/U48/A2 (AND2X1_RVT)                                   0.0000    0.0344    0.0000               0.0000     2.2284 f
  wptr_full/U48/Y (AND2X1_RVT)                                              0.0346                         0.0676     2.2961 f
  wptr_full/n179 (net)                          3       2.2784                                             0.0000     2.2961 f
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0346    0.0000               0.0000     2.2961 f
  data arrival time                                                                                                   2.2961

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1211     1.7789
  data required time                                                                                                  1.7789
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7789
  data arrival time                                                                                                  -2.2961
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5172


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U75/Y (NAND3X0_RVT)                                             0.0844                         0.0799     2.1767 r
  wptr_full/n158 (net)                          2       0.9463                                             0.0000     2.1767 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                  0.0000    0.0844    0.0000               0.0000     2.1767 r
  wptr_full/U76/Y (NAND2X0_RVT)                                             0.0458                         0.0457     2.2224 f
  wptr_full/n156 (net)                          1       0.6071                                             0.0000     2.2224 f
  wptr_full/U9/A1 (AND2X1_RVT)                                    0.0000    0.0458    0.0000               0.0000     2.2224 f
  wptr_full/U9/Y (AND2X1_RVT)                                               0.0433                         0.0698     2.2922 f
  wptr_full/n177 (net)                          3       2.3447                                             0.0000     2.2922 f
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0433    0.0000               0.0000     2.2922 f
  data arrival time                                                                                                   2.2922

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1242     1.7758
  data required time                                                                                                  1.7758
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7758
  data arrival time                                                                                                  -2.2922
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5165


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U74/A1 (NAND3X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U74/Y (NAND3X0_RVT)                                             0.0865                         0.0832     2.1799 r
  wptr_full/n155 (net)                          2       1.1042                                             0.0000     2.1799 r
  wptr_full/U51/A1 (NAND2X0_RVT)                                  0.0000    0.0865    0.0000               0.0000     2.1799 r
  wptr_full/U51/Y (NAND2X0_RVT)                                             0.0547                         0.0401     2.2200 f
  wptr_full/n132 (net)                          1       0.6071                                             0.0000     2.2200 f
  wptr_full/U47/A1 (AND2X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     2.2200 f
  wptr_full/U47/Y (AND2X1_RVT)                                              0.0358                         0.0740     2.2941 f
  wptr_full/n176 (net)                          3       2.3447                                             0.0000     2.2941 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0358    0.0000               0.0000     2.2941 f
  data arrival time                                                                                                   2.2941

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1216     1.7784
  data required time                                                                                                  1.7784
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7784
  data arrival time                                                                                                  -2.2941
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5157


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                            0.0886                         0.0945     2.1906 r
  rptr_empty/n49 (net)                          2       0.9852                                             0.0000     2.1906 r
  rptr_empty/U64/A3 (AND3X2_RVT)                                  0.0000    0.0886    0.0000               0.0000     2.1906 r
  rptr_empty/U64/Y (AND3X2_RVT)                                             0.0402                         0.0936     2.2841 r
  rptr_empty/n73 (net)                          2       1.1202                                             0.0000     2.2841 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0402    0.0000               0.0000     2.2841 r
  data arrival time                                                                                                   2.2841

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1310     1.7690
  data required time                                                                                                  1.7690
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7690
  data arrival time                                                                                                  -2.2841
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5152


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                   0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U13/Y (OR2X1_RVT)                                              0.0345                         0.0719     2.2174 r
  rptr_empty/n20 (net)                          2       1.8435                                             0.0000     2.2174 r
  rptr_empty/U12/A1 (AND3X1_RVT)                                  0.0000    0.0345    0.0000               0.0000     2.2174 r
  rptr_empty/U12/Y (AND3X1_RVT)                                             0.0327                         0.0648     2.2822 r
  rptr_empty/n67 (net)                          2       1.0897                                             0.0000     2.2822 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0327    0.0000               0.0000     2.2822 r
  data arrival time                                                                                                   2.2822

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1284     1.7716
  data required time                                                                                                  1.7716
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7716
  data arrival time                                                                                                  -2.2822
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5106


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U65/A1 (AO21X1_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U65/Y (AO21X1_RVT)                                             0.0322                         0.1162     2.2123 f
  rptr_empty/n30 (net)                          1       0.4727                                             0.0000     2.2123 f
  rptr_empty/U21/A3 (OA21X1_RVT)                                  0.0000    0.0322    0.0000               0.0000     2.2123 f
  rptr_empty/U21/Y (OA21X1_RVT)                                             0.0398                         0.0724     2.2847 f
  rptr_empty/n74 (net)                          3       2.3136                                             0.0000     2.2847 f
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0398    0.0000               0.0000     2.2847 f
  data arrival time                                                                                                   2.2847

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1230     1.7770
  data required time                                                                                                  1.7770
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7770
  data arrival time                                                                                                  -2.2847
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5077


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U79/A1 (NAND2X0_RVT)                                  0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U79/Y (NAND2X0_RVT)                                             0.0799                         0.0820     2.1788 r
  wptr_full/n164 (net)                          1       0.5565                                             0.0000     2.1788 r
  wptr_full/U24/A1 (NAND2X0_RVT)                                  0.0000    0.0799    0.0000               0.0000     2.1788 r
  wptr_full/U24/Y (NAND2X0_RVT)                                             0.0526                         0.0398     2.2186 f
  wptr_full/n116 (net)                          1       0.6071                                             0.0000     2.2186 f
  wptr_full/U23/A1 (AND2X1_RVT)                                   0.0000    0.0526    0.0000               0.0000     2.2186 f
  wptr_full/U23/Y (AND2X1_RVT)                                              0.0312                         0.0691     2.2877 f
  wptr_full/n180 (net)                          2       1.7411                                             0.0000     2.2877 f
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0312    0.0000               0.0000     2.2877 f
  data arrival time                                                                                                   2.2877

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1199     1.7801
  data required time                                                                                                  1.7801
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7801
  data arrival time                                                                                                  -2.2877
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5075


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U53/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U53/Y (NAND2X0_RVT)                                            0.0901                         0.0969     2.1929 r
  rptr_empty/n42 (net)                          2       1.0802                                             0.0000     2.1929 r
  rptr_empty/U55/A2 (AND3X1_RVT)                                  0.0000    0.0901    0.0000               0.0000     2.1929 r
  rptr_empty/U55/Y (AND3X1_RVT)                                             0.0350                         0.0832     2.2762 r
  rptr_empty/n71 (net)                          2       1.0897                                             0.0000     2.2762 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0350    0.0000               0.0000     2.2762 r
  data arrival time                                                                                                   2.2762

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1292     1.7708
  data required time                                                                                                  1.7708
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7708
  data arrival time                                                                                                  -2.2762
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5054


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0275                         0.0123     1.1123 f
  winc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U16/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U16/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n15 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U18/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U18/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n11 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1636                         0.4762     2.0968 f
  io_b_winc_net (net)                          19       9.9783                                             0.0000     2.0968 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0968 f
  wptr_full/winc (net)                                  9.9783                                             0.0000     2.0968 f
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.1636    0.0000               0.0000     2.0968 f
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0439                         0.1009     2.1977 f
  wptr_full/n162 (net)                          2       1.3454                                             0.0000     2.1977 f
  wptr_full/U38/A2 (OA21X1_RVT)                                   0.0000    0.0439    0.0000               0.0000     2.1977 f
  wptr_full/U38/Y (OA21X1_RVT)                                              0.0448                         0.0812     2.2789 f
  wptr_full/n178 (net)                          3       2.3447                                             0.0000     2.2789 f
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0448    0.0000               0.0000     2.2789 f
  data arrival time                                                                                                   2.2789

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1247     1.7753
  data required time                                                                                                  1.7753
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7753
  data arrival time                                                                                                  -2.2789
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5036


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U67/A1 (NAND2X0_RVT)                                 0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U67/Y (NAND2X0_RVT)                                            0.0600                         0.0505     2.1960 f
  rptr_empty/n55 (net)                          2       1.1345                                             0.0000     2.1960 f
  rptr_empty/U69/A2 (AND3X1_RVT)                                  0.0000    0.0600    0.0000               0.0000     2.1960 f
  rptr_empty/U69/Y (AND3X1_RVT)                                             0.0354                         0.0856     2.2816 f
  rptr_empty/n76 (net)                          2       1.1121                                             0.0000     2.2816 f
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0354    0.0000               0.0000     2.2816 f
  data arrival time                                                                                                   2.2816

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1214     1.7786
  data required time                                                                                                  1.7786
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7786
  data arrival time                                                                                                  -2.2816
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5031


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U17/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U17/Y (NAND2X0_RVT)                                            0.0887                         0.0947     2.1908 r
  rptr_empty/n37 (net)                          2       0.9925                                             0.0000     2.1908 r
  rptr_empty/U16/A3 (AND3X1_RVT)                                  0.0000    0.0887    0.0000               0.0000     2.1908 r
  rptr_empty/U16/Y (AND3X1_RVT)                                             0.0340                         0.0826     2.2734 r
  rptr_empty/n68 (net)                          2       1.0897                                             0.0000     2.2734 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0340    0.0000               0.0000     2.2734 r
  data arrival time                                                                                                   2.2734

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1288     1.7712
  data required time                                                                                                  1.7712
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7712
  data arrival time                                                                                                  -2.2734
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5023


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                 0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                            0.0887                         0.0947     2.1908 r
  rptr_empty/n45 (net)                          2       0.9925                                             0.0000     2.1908 r
  rptr_empty/U59/A3 (AND3X1_RVT)                                  0.0000    0.0887    0.0000               0.0000     2.1908 r
  rptr_empty/U59/Y (AND3X1_RVT)                                             0.0336                         0.0822     2.2730 r
  rptr_empty/n72 (net)                          2       1.0362                                             0.0000     2.2730 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0336    0.0000               0.0000     2.2730 r
  data arrival time                                                                                                   2.2730

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1287     1.7713
  data required time                                                                                                  1.7713
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7713
  data arrival time                                                                                                  -2.2730
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5017


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U35/A1 (AO21X1_RVT)                                  0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U35/Y (AO21X1_RVT)                                             0.0332                         0.1176     2.2137 f
  rptr_empty/n25 (net)                          1       0.6071                                             0.0000     2.2137 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0332    0.0000               0.0000     2.2137 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0412                         0.0637     2.2774 f
  rptr_empty/n70 (net)                          3       2.3136                                             0.0000     2.2774 f
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0412    0.0000               0.0000     2.2774 f
  data arrival time                                                                                                   2.2774

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1235     1.7765
  data required time                                                                                                  1.7765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7765
  data arrival time                                                                                                  -2.2774
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5009


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0275                         0.0123     1.1123 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1123 f
  U15/A (INVX8_RVT)                                               0.0000    0.0275    0.0000               0.0000     1.1123 f
  U15/Y (INVX8_RVT)                                                         0.0307                         0.0311     1.1433 r
  n14 (net)                                     1      21.0310                                             0.0000     1.1433 r
  U17/A (INVX32_RVT)                                              0.0000    0.0307    0.0000               0.0000     1.1433 r
  U17/Y (INVX32_RVT)                                                        0.6892                         0.4773     1.6206 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6206 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6892    0.0000               0.0000     1.6206 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1629                         0.4755     2.0961 f
  io_b_rinc_net (net)                          12       9.0117                                             0.0000     2.0961 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0961 f
  rptr_empty/rinc (net)                                 9.0117                                             0.0000     2.0961 f
  rptr_empty/U14/A (INVX4_RVT)                                    0.0000    0.1629    0.0000               0.0000     2.0961 f
  rptr_empty/U14/Y (INVX4_RVT)                                              0.0715                         0.0494     2.1454 r
  rptr_empty/n33 (net)                          8       4.7572                                             0.0000     2.1454 r
  rptr_empty/U71/A2 (OR2X1_RVT)                                   0.0000    0.0715    0.0000               0.0000     2.1454 r
  rptr_empty/U71/Y (OR2X1_RVT)                                              0.0255                         0.0622     2.2076 r
  rptr_empty/n35 (net)                          1       0.5464                                             0.0000     2.2076 r
  rptr_empty/U72/A2 (AND2X1_RVT)                                  0.0000    0.0255    0.0000               0.0000     2.2076 r
  rptr_empty/U72/Y (AND2X1_RVT)                                             0.0322                         0.0585     2.2661 r
  rptr_empty/n75 (net)                          2       1.7497                                             0.0000     2.2661 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0322    0.0000               0.0000     2.2661 r
  data arrival time                                                                                                   2.2661

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1282     1.7718
  data required time                                                                                                  1.7718
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7718
  data arrival time                                                                                                  -2.2661
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4944


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[7] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[7] (net)              1       2.7166                                             0.0000     0.1059 f
  U34/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U34/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n24 (net)                      1      21.0310                                             0.0000     0.1456 r
  U35/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U35/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n23 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1572                         0.4559     1.1314 f
  io_r_wdata_in_7__net (net)     1       1.4259                                             0.0000     1.1314 f
  U19/A (INVX2_RVT)                                0.0000    0.1572    0.0000               0.0000     1.1314 f
  U19/Y (INVX2_RVT)                                          0.0614                         0.0366     1.1680 r
  n32 (net)                      1       0.5110                                             0.0000     1.1680 r
  wdata_reg_7_/D (SDFFASX1_RVT)                    0.0000    0.0614    0.0000               0.0000     1.1680 r
  data arrival time                                                                                    1.1680

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1352     0.8648
  data required time                                                                                   0.8648
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8648
  data arrival time                                                                                   -1.1680
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3031


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[6] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[6] (net)              1       2.7166                                             0.0000     0.1059 f
  U32/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U32/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n25 (net)                      1      21.0310                                             0.0000     0.1456 r
  U33/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U33/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n22 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_6__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[5] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[5] (net)              1       2.7166                                             0.0000     0.1059 f
  U30/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U30/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n26 (net)                      1      21.0310                                             0.0000     0.1456 r
  U31/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U31/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n21 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_5__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[4] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[4] (net)              1       2.7166                                             0.0000     0.1059 f
  U28/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U28/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n27 (net)                      1      21.0310                                             0.0000     0.1456 r
  U29/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U29/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n20 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_4__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[3] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[3] (net)              1       2.7166                                             0.0000     0.1059 f
  U26/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U26/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n28 (net)                      1      21.0310                                             0.0000     0.1456 r
  U27/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U27/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n19 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_3__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[2] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[2] (net)              1       2.7166                                             0.0000     0.1059 f
  U24/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U24/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n29 (net)                      1      21.0310                                             0.0000     0.1456 r
  U25/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U25/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n18 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_2__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[1] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[1] (net)              1       2.7166                                             0.0000     0.1059 f
  U22/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U22/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n30 (net)                      1      21.0310                                             0.0000     0.1456 r
  U23/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U23/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n17 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_1__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[0] (in)                                           0.0145                         0.0059     0.1059 f
  wdata_in[0] (net)              1       2.7166                                             0.0000     0.1059 f
  U20/A (INVX4_RVT)                                0.0000    0.0145    0.0000               0.0000     0.1059 f
  U20/Y (INVX4_RVT)                                          0.0511                         0.0397     0.1456 r
  n31 (net)                      1      21.0310                                             0.0000     0.1456 r
  U21/A (INVX32_RVT)                               0.0000    0.0511    0.0000               0.0000     0.1456 r
  U21/Y (INVX32_RVT)                                         0.6122                         0.5299     0.6755 f
  n16 (net)                      1     2574.0898                                            0.0000     0.6755 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.6122    0.0000               0.0000     0.6755 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1566                         0.4552     1.1307 f
  io_r_wdata_in_0__net (net)     1       0.5083                                             0.0000     1.1307 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1566    0.0000               0.0000     1.1307 f
  data arrival time                                                                                    1.1307

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1684     0.8316
  data required time                                                                                   0.8316
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8316
  data arrival time                                                                                   -1.1307
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.2991


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[7] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n86 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     0.2737 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U40/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U40/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[7] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[7] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[6] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n78 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.2737 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U39/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U39/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[6] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[6] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[5] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n70 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     0.2737 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U38/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U38/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[5] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[5] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[4] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n62 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     0.2737 r
  fifomem/U23/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U23/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U37/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U37/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[4] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[4] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[3] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n54 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.2737 r
  fifomem/U22/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U22/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[3] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[3] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[2] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n46 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     0.2737 r
  fifomem/U21/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U21/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[2] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[2] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[1] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n38 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     0.2737 r
  fifomem/U20/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U20/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[1] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[1] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_1__U/O2[0] (SRAMLP2RW128x8)                               0.0541                         0.1158     0.2158 f
  fifomem/n30 (net)                             1       0.5752                                             0.0000     0.2158 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0541    0.0000               0.0000     0.2158 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0507                         0.0579     0.2737 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.2737 r
  fifomem/U19/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2737 r
  fifomem/U19/Y (OR2X2_RVT)                                                 0.0428                         0.0840     0.3578 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     0.3578 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3578 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3929 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.3929 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3929 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.3929 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3929 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8918                         1.3834     1.7763 f
  rdata[0] (net)                                1     1434.3105                                            0.0000     1.7763 f
  rdata[0] (out)                                                  0.0000    0.8918    0.0000               0.0000     1.7763 f
  data arrival time                                                                                                   1.7763

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8763


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.0000    0.0000               0.0000     0.1000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0684                         0.1548     0.2548 r
  rptr_empty/rempty_BAR (net)                   4       2.3882                                             0.0000     0.2548 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.2548 r
  io_t_rempty_net (net)                                 2.3882                                             0.0000     0.2548 r
  U14/A (IBUFFX16_RVT)                                            0.0000    0.0684    0.0000               0.0000     0.2548 r
  U14/Y (IBUFFX16_RVT)                                                      0.0311                         0.0921     0.3468 f
  n35 (net)                                     1      21.8502                                             0.0000     0.3468 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0311    0.0000               0.0000     0.3468 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8931                         1.3805     1.7274 f
  rempty (net)                                  1     1434.3105                                            0.0000     1.7274 f
  rempty (out)                                                    0.0000    0.8931    0.0000               0.0000     1.7274 f
  data arrival time                                                                                                   1.7274

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7274
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8274


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.0000    0.0000               0.0000     0.1000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0499                         0.1264     0.2264 r
  wptr_full/wfull_BAR (net)                     3       1.8596                                             0.0000     0.2264 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.2264 r
  io_t_wfull_net (net)                                  1.8596                                             0.0000     0.2264 r
  U13/A (IBUFFX16_RVT)                                            0.0000    0.0499    0.0000               0.0000     0.2264 r
  U13/Y (IBUFFX16_RVT)                                                      0.0306                         0.0870     0.3134 f
  n34 (net)                                     1      21.8502                                             0.0000     0.3134 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0306    0.0000               0.0000     0.3134 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8932                         1.3804     1.6938 f
  wfull (net)                                   1     1434.3105                                            0.0000     1.6938 f
  wfull (out)                                                     0.0000    0.8932    0.0000               0.0000     1.6938 f
  data arrival time                                                                                                   1.6938

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.6938
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7938


1
