strict digraph "" {
	node [label="\N"];
	"1775:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee042510>",
		clk_sens=True,
		fillcolor=gold,
		label="1775:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'RxB_IRQ']"];
	"1776:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee042690>",
		fillcolor=turquoise,
		label="1776:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1775:AL" -> "1776:BL"	 [cond="[]",
		lineno=None];
	"1783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042750>",
		fillcolor=springgreen,
		label="1783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042790>",
		fillcolor=firebrick,
		label="1784:NS
irq_rxb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1783:IF" -> "1784:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[2])",
		lineno=1783];
	"1777:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee0426d0>",
		fillcolor=springgreen,
		label="1777:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1776:BL" -> "1777:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1775:AL"	 [def_var="['irq_rxb']",
		label="Leaf_1775:AL"];
	"1784:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
	"1778:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042c10>",
		fillcolor=firebrick,
		label="1778:NS
irq_rxb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1777:IF" -> "1778:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1777];
	"1780:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042710>",
		fillcolor=springgreen,
		label="1780:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1777:IF" -> "1780:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1777];
	"1778:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
	"1780:IF" -> "1783:IF"	 [cond="['RxB_IRQ']",
		label="!(RxB_IRQ)",
		lineno=1780];
	"1781:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042a90>",
		fillcolor=firebrick,
		label="1781:NS
irq_rxb <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1780:IF" -> "1781:NS"	 [cond="['RxB_IRQ']",
		label=RxB_IRQ,
		lineno=1780];
	"1781:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
}
