Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 16:53:04 2020
| Host         : DESKTOP-1K67A6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (23)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.695        0.000                      0                  208        0.196        0.000                      0                  208        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.695        0.000                      0                  208        0.196        0.000                      0                  208        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.290ns (21.605%)  route 4.681ns (78.395%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.202    buttoncond/CLK
    SLICE_X64Y66         FDRE                                         r  buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.720 f  buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           1.014     6.734    buttoncond/M_ctr_q_reg[11]
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.858 r  buttoncond/io_led_OBUF[18]_inst_i_5/O
                         net (fo=1, routed)           0.339     7.196    buttoncond/io_led_OBUF[18]_inst_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  buttoncond/io_led_OBUF[18]_inst_i_3/O
                         net (fo=2, routed)           0.573     7.894    buttoncond/io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X63Y66         LUT5 (Prop_lut5_I2_O)        0.124     8.018 r  buttoncond/io_led_OBUF[18]_inst_i_2/O
                         net (fo=4, routed)           0.825     8.843    buttoncond/M_last_q_reg_0
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124     8.967 f  buttoncond/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.439     9.406    tester/state_cout/M_register_1_q_reg[4]_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  tester/state_cout/io_led_OBUF[22]_inst_i_2/O
                         net (fo=12, routed)          0.985    10.515    buttoncond/M_register_1_q_reg[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.152    10.667 r  buttoncond/M_register_1_q[0]_i_1/O
                         net (fo=1, routed)           0.506    11.173    tester/state_cout/D[0]
    SLICE_X63Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.906    tester/state_cout/CLK
    SLICE_X63Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.275    14.868    tester/state_cout/M_register_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.040ns (18.482%)  route 4.587ns (81.518%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.503    10.826    tester/E[0]
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    tester/CLK
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[16]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.727    tester/FSM_onehot_M_state_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.040ns (18.482%)  route 4.587ns (81.518%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.503    10.826    tester/E[0]
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    tester/CLK
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[5]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.727    tester/FSM_onehot_M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.040ns (18.513%)  route 4.578ns (81.487%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.493    10.817    tester/E[0]
    SLICE_X65Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X65Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.742    tester/FSM_onehot_M_state_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.040ns (18.513%)  route 4.578ns (81.487%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.493    10.817    tester/E[0]
    SLICE_X65Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X65Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.742    tester/FSM_onehot_M_state_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.040ns (18.690%)  route 4.525ns (81.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.440    10.764    tester/E[0]
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    tester/CLK
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[26]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.726    tester/FSM_onehot_M_state_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.040ns (18.690%)  route 4.525ns (81.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.440    10.764    tester/E[0]
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    tester/CLK
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[27]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.726    tester/FSM_onehot_M_state_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.040ns (18.690%)  route 4.525ns (81.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.440    10.764    tester/E[0]
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    tester/CLK
    SLICE_X61Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[28]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.726    tester/FSM_onehot_M_state_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.040ns (18.961%)  route 4.445ns (81.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.361    10.684    tester/E[0]
    SLICE_X62Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X62Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[12]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.742    tester/FSM_onehot_M_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.040ns (19.032%)  route 4.424ns (80.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.615     5.199    buttoncond/CLK
    SLICE_X64Y68         FDRE                                         r  buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=3, routed)           1.442     7.159    buttoncond/M_ctr_q_reg[17]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.283 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.285     7.568    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.692 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.562     8.254    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.796     9.173    buttoncond/M_buttoncond_out
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.150     9.323 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=33, routed)          1.340    10.663    tester/E[0]
    SLICE_X61Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    tester/CLK
    SLICE_X61Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[25]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.727    tester/FSM_onehot_M_state_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.920%)  route 0.141ns (50.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    tester/CLK
    SLICE_X62Y61         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tester/FSM_onehot_M_state_q_reg[9]/Q
                         net (fo=10, routed)          0.141     1.817    tester/FSM_onehot_M_state_q_reg_n_0_[9]
    SLICE_X62Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    tester/CLK
    SLICE_X62Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[10]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.070     1.621    tester/FSM_onehot_M_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.701%)  route 0.149ns (51.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    tester/CLK
    SLICE_X63Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tester/FSM_onehot_M_state_q_reg[21]/Q
                         net (fo=8, routed)           0.149     1.825    tester/FSM_onehot_M_state_q_reg_n_0_[21]
    SLICE_X63Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    tester/CLK
    SLICE_X63Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[22]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.070     1.621    tester/FSM_onehot_M_state_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.658%)  route 0.190ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    tester/CLK
    SLICE_X61Y62         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  tester/FSM_onehot_M_state_q_reg[7]/Q
                         net (fo=11, routed)          0.190     1.863    tester/FSM_onehot_M_state_q_reg_n_0_[7]
    SLICE_X63Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    tester/CLK
    SLICE_X63Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[8]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.072     1.644    tester/FSM_onehot_M_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.698%)  route 0.155ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    tester/CLK
    SLICE_X59Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tester/FSM_onehot_M_state_q_reg[15]/Q
                         net (fo=8, routed)           0.155     1.830    tester/FSM_onehot_M_state_q_reg_n_0_[15]
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    tester/CLK
    SLICE_X59Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[16]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.057     1.608    tester/FSM_onehot_M_state_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.316%)  route 0.177ns (55.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    tester/CLK
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tester/FSM_onehot_M_state_q_reg[13]/Q
                         net (fo=10, routed)          0.177     1.854    tester/FSM_onehot_M_state_q_reg_n_0_[13]
    SLICE_X62Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    tester/CLK
    SLICE_X62Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[14]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.070     1.621    tester/FSM_onehot_M_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    reset_cond/CLK
    SLICE_X62Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.846    reset_cond/M_stage_d[2]
    SLICE_X62Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.858     2.048    reset_cond/CLK
    SLICE_X62Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y63         FDSE (Hold_fdse_C_D)         0.070     1.603    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.418%)  route 0.208ns (59.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    reset_cond/CLK
    SLICE_X62Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.208     1.882    reset_cond/M_stage_d[3]
    SLICE_X63Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y61         FDSE (Hold_fdse_C_D)         0.070     1.621    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.532    buttoncond/CLK
    SLICE_X64Y66         FDRE                                         r  buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.127     1.822    buttoncond/M_ctr_q_reg[10]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y66         FDRE                                         r  buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     2.046    buttoncond/CLK
    SLICE_X64Y66         FDRE                                         r  buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134     1.666    buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.586     1.530    buttoncond/sync/CLK
    SLICE_X65Y68         FDRE                                         r  buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.872    buttoncond/sync/M_pipe_d[1]
    SLICE_X65Y68         FDRE                                         r  buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.854     2.044    buttoncond/sync/CLK
    SLICE_X65Y68         FDRE                                         r  buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.066     1.596    buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.531    buttoncond/CLK
    SLICE_X64Y67         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.137     1.832    buttoncond/M_ctr_q_reg[14]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.942 r  buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.942    buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y67         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.045    buttoncond/CLK
    SLICE_X64Y67         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.134     1.665    buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   M_register_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   M_register_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   M_register_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   M_register_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   M_register_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   M_register_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   M_register_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   M_register_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   M_register_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   M_register_b_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   M_register_b_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   M_register_b_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   M_register_b_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   M_register_b_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   M_register_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_register_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   M_register_a_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   M_register_a_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   M_register_a_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   M_register_a_q_reg[4]/C



