Analysis & Synthesis Status : Successful - Mon Apr 04 23:07:22 2022
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : full_adder_1
Top-level Entity Name : full_adder_1
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 8
    Dedicated logic registers : 0
Total registers : 0
Total pins : 17
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
