#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 12 12:23:57 2022
# Process ID: 7920
# Current directory: C:/Users/pccmsdaq02/Petiroc/Digital/HDL
# Command line: vivado.exe -mode batch -source C:/Users/pccmsdaq02/Petiroc/Digital/HDL/Digital.tcl
# Log file: C:/Users/pccmsdaq02/Petiroc/Digital/HDL/vivado.log
# Journal file: C:/Users/pccmsdaq02/Petiroc/Digital/HDL\vivado.jou
#-----------------------------------------------------------
source C:/Users/pccmsdaq02/Petiroc/Digital/HDL/Digital.tcl
# set outputDir C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital
# file mkdir $outputDir
# create_project Digital C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital -part XC7K160TFFG676-2 -force
# set_property source_mgmt_mode None [current_project]
# set_property target_language VHDL [current_project]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/clk_wiz_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/clk_wiz_0.xcix
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/clk_wiz_0.xcix' will not be added.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/DTClockGenerator.xci
WARNING: [IP_Flow 19-2162] IP 'DTClockGenerator' is locked:
* IP 'DTClockGenerator' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/fast_clock.xci
WARNING: [IP_Flow 19-2162] IP 'fast_clock' is locked:
* IP 'fast_clock' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/fifo_generator_0.xcix
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/fifo_generator_0.xcix
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/fifo_generator_0.xcix' will not be added.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FlashPageMemory.xci
INFO: [Device 21-403] Loading part xc7k160tffg676-2
WARNING: [IP_Flow 19-2162] IP 'FlashPageMemory' is locked:
* IP 'FlashPageMemory' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 542.867 ; gain = 117.559
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FTDI_FIFOs.xci
WARNING: [IP_Flow 19-2162] IP 'FTDI_FIFOs' is locked:
* IP 'FTDI_FIFOs' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FTDI_FIFO_AW.xci
WARNING: [IP_Flow 19-2162] IP 'FTDI_FIFO_AW' is locked:
* IP 'FTDI_FIFO_AW' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/TestBram.xci
WARNING: [IP_Flow 19-2162] IP 'TestBram' is locked:
* IP 'TestBram' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 550.945 ; gain = 8.078
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/subpage_Timer64.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/subpage_ToT_And_TS.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/top_Digital.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ADC1.v
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adcs_top.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adcs_top.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adcs_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ADC_FRAME_S.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ADC_FRAME_S.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ADC_FRAME_S.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_interface.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_interface.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_interface.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_sync.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_sync.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/adc_sync.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronoenable.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronoenable.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronoenable.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronostartstop.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronostartstop.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/chronostartstop.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/counter_rising.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/counter_rising.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/counter_rising.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/delay_fix.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/delay_fix.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/delay_fix.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/d_latch.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/d_latch.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/d_latch.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_neg.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_neg.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_neg.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_pos.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_pos.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/edge_pos.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ff_sr.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ff_sr.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ff_sr.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FlashController.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FlashController.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/FlashController.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/flash_prog.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/flash_prog.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_core.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_core.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_core.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_wrapper.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_wrapper.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/ft600_fifo245_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/i2cmaster.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/i2cmaster.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/i2cmaster.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/init_clock_gen.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/init_clock_gen.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/init_clock_gen.vhd' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/MCRateMeter.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/MCRateMeter.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/MCRateMeter.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocAnalogReadout.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocAnalogReadout.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocAnalogReadout.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocSlowControl.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocSlowControl.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PetirocSlowControl.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PULSE_GENERATOR.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PULSE_GENERATOR.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/PULSE_GENERATOR.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/security.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/security.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/security.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi32bit_master_write.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi32bit_master_write.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi32bit_master_write.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi93lc56_16bit.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi93lc56_16bit.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi93lc56_16bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi_timing_module.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi_timing_module.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/spi_timing_module.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/TimestampGenerator.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/TimestampGenerator.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/TimestampGenerator.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U85_custompacket.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U85_custompacket.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U85_custompacket.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/xlx_soft_gd.vhd
# add_files -force C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/xlx_soft_gd.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/pcores/xlx_soft_gd.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force -fileset constrs_1 C:/Users/pccmsdaq02/Petiroc/Digital/HDL/dt555w_constraints.xdc
# import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# import_files -fileset constrs_1 -force -norecurse C:/Users/pccmsdaq02/Petiroc/Digital/HDL/dt555w_constraints.xdc
# foreach ip [get_ips] {
# upgrade_ip [get_ips $ip]
# set ip_filename [get_property IP_FILE $ip]
# set ip_dcp [file rootname $ip_filename]
# append ip_dcp ".dcp"
# set ip_xml [file rootname $ip_filename]
# append ip_xml ".xml"
# if {([file exists $ip_dcp] == 0) || [expr {[file mtime $ip_filename ] > [file mtime $ip_dcp ]}]} {
# reset_target all $ip
# file delete $ip_xml
# generate_target all $ip
# synth_ip $ip
# }
# }
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DTClockGenerator'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DTClockGenerator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DTClockGenerator'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'DTClockGenerator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DTClockGenerator'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top DTClockGenerator -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 656.469 ; gain = 103.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DTClockGenerator' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.v:74]
INFO: [Synth 8-638] synthesizing module 'DTClockGenerator_clk_wiz' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_clk_wiz.v:72]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'DTClockGenerator_clk_wiz' (3#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_clk_wiz.v:72]
INFO: [Synth 8-256] done synthesizing module 'DTClockGenerator' (4#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 707.551 ; gain = 154.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 707.551 ; gain = 154.469
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 766.789 ; gain = 1.117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.789 ; gain = 213.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.789 ; gain = 213.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.789 ; gain = 213.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.789 ; gain = 213.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 766.789 ; gain = 213.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.656 ; gain = 261.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.656 ; gain = 261.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |MMCME2_ADV |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------------------------+------+
|      |Instance |Module                   |Cells |
+------+---------+-------------------------+------+
|1     |top      |                         |     7|
|2     |  inst   |DTClockGenerator_clk_wiz |     7|
+------+---------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 824.238 ; gain = 211.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 824.238 ; gain = 271.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 853.344 ; gain = 302.398
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1206.605 ; gain = 655.660
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FTDI_FIFO_AW'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FTDI_FIFO_AW'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FTDI_FIFO_AW'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FTDI_FIFO_AW'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top FTDI_FIFO_AW -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1206.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFO_AW' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/synth/FTDI_FIFO_AW.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 66 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 25 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 24 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/synth/FTDI_FIFO_AW.vhd:546]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'FTDI_FIFO_AW' (31#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/synth/FTDI_FIFO_AW.vhd:76]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port WR_RST
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port RD_RST
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[71]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[69]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[68]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[66]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[65]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[64]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[63]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[62]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[61]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[60]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[59]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[58]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[57]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFO_AW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFO_AW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFO_AW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFO_AW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFO_AW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFO_AW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1442.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_pe_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     2|
|3     |LUT2     |    32|
|4     |LUT3     |     7|
|5     |LUT4     |    11|
|6     |LUT5     |     7|
|7     |LUT6     |    11|
|8     |RAMB36E1 |     1|
|9     |FDCE     |    45|
|10    |FDPE     |    20|
|11    |FDRE     |    56|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                             |Module                       |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                                  |                             |   196|
|2     |  U0                                                                                 |fifo_generator_v13_2_1       |   196|
|3     |    inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth |   196|
|4     |      \gconvfifo.rf                                                                  |fifo_generator_top           |   196|
|5     |        \grf.rf                                                                      |fifo_generator_ramfifo       |   196|
|6     |          \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                  |    77|
|7     |            wr_pntr_cdc_inst                                                         |xpm_cdc_gray__1              |    34|
|8     |            rd_pntr_cdc_inst                                                         |xpm_cdc_gray                 |    34|
|9     |          \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                     |    38|
|10    |            \gras.gpe.rdpe                                                           |rd_pe_as                     |    11|
|11    |            \gras.rsts                                                               |rd_status_flags_as           |     5|
|12    |            \grhf.rhf                                                                |rd_handshaking_flags         |     1|
|13    |            rpntr                                                                    |rd_bin_cntr                  |    21|
|14    |          \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                     |    51|
|15    |            \gwas.gpf.wrpf                                                           |wr_pf_as                     |    11|
|16    |            \gwas.wsts                                                               |wr_status_flags_as           |     3|
|17    |            wpntr                                                                    |wr_bin_cntr                  |    37|
|18    |          \gntv_or_sync_fifo.mem                                                     |memory                       |     1|
|19    |            \gbm.gbmg.gbmga.ngecc.bmg                                                |blk_mem_gen_v8_4_1           |     1|
|20    |              inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth     |     1|
|21    |                \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top              |     1|
|22    |                  \valid.cstr                                                        |blk_mem_gen_generic_cstr     |     1|
|23    |                    \ramloop[0].ram.r                                                |blk_mem_gen_prim_width       |     1|
|24    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper     |     1|
|25    |          rstblk                                                                     |reset_blk_ramfifo            |    29|
|26    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1         |     2|
|27    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst            |     2|
|28    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1            |     4|
|29    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single               |     4|
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:02:22 . Memory (MB): peak = 1442.148 ; gain = 235.543
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1442.148 ; gain = 235.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 1472.863 ; gain = 266.258
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1472.863 ; gain = 266.258
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FTDI_FIFOs'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FTDI_FIFOs'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FTDI_FIFOs'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FTDI_FIFOs'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top FTDI_FIFOs -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1472.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFOs' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/synth/FTDI_FIFOs.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 25 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 24 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/synth/FTDI_FIFOs.vhd:546]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'FTDI_FIFOs' (31#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/synth/FTDI_FIFOs.vhd:76]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port WR_RST
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port RD_RST
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1472.863 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1472.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFOs_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFOs_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFOs_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFOs_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FTDI_FIFOs_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FTDI_FIFOs_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1551.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_pe_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     2|
|3     |LUT2     |    32|
|4     |LUT3     |     7|
|5     |LUT4     |    11|
|6     |LUT5     |     7|
|7     |LUT6     |    11|
|8     |RAMB18E1 |     1|
|9     |FDCE     |    45|
|10    |FDPE     |    20|
|11    |FDRE     |    56|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                             |Module                       |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                                  |                             |   196|
|2     |  U0                                                                                 |fifo_generator_v13_2_1       |   196|
|3     |    inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth |   196|
|4     |      \gconvfifo.rf                                                                  |fifo_generator_top           |   196|
|5     |        \grf.rf                                                                      |fifo_generator_ramfifo       |   196|
|6     |          \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                  |    77|
|7     |            wr_pntr_cdc_inst                                                         |xpm_cdc_gray__1              |    34|
|8     |            rd_pntr_cdc_inst                                                         |xpm_cdc_gray                 |    34|
|9     |          \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                     |    38|
|10    |            \gras.gpe.rdpe                                                           |rd_pe_as                     |    11|
|11    |            \gras.rsts                                                               |rd_status_flags_as           |     5|
|12    |            \grhf.rhf                                                                |rd_handshaking_flags         |     1|
|13    |            rpntr                                                                    |rd_bin_cntr                  |    21|
|14    |          \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                     |    51|
|15    |            \gwas.gpf.wrpf                                                           |wr_pf_as                     |    11|
|16    |            \gwas.wsts                                                               |wr_status_flags_as           |     3|
|17    |            wpntr                                                                    |wr_bin_cntr                  |    37|
|18    |          \gntv_or_sync_fifo.mem                                                     |memory                       |     1|
|19    |            \gbm.gbmg.gbmga.ngecc.bmg                                                |blk_mem_gen_v8_4_1           |     1|
|20    |              inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth     |     1|
|21    |                \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top              |     1|
|22    |                  \valid.cstr                                                        |blk_mem_gen_generic_cstr     |     1|
|23    |                    \ramloop[0].ram.r                                                |blk_mem_gen_prim_width       |     1|
|24    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper     |     1|
|25    |          rstblk                                                                     |reset_blk_ramfifo            |    29|
|26    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1         |     2|
|27    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst            |     2|
|28    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1            |     4|
|29    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single               |     4|
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1551.535 ; gain = 78.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:02:04 . Memory (MB): peak = 1551.535 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 1551.535 ; gain = 78.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 1566.582 ; gain = 93.719
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1566.582 ; gain = 93.719
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FlashPageMemory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FlashPageMemory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FlashPageMemory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'FlashPageMemory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FlashPageMemory'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top FlashPageMemory -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FlashPageMemory' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/synth/FlashPageMemory.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: FlashPageMemory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.94295 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/synth/FlashPageMemory.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'FlashPageMemory' (9#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/synth/FlashPageMemory.vhd:74]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1566.582 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc:57]
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1566.582 ; gain = 0.000
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TestBram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TestBram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TestBram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'TestBram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TestBram'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top TestBram -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestBram' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/synth/TestBram.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: TestBram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/synth/TestBram.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'TestBram' (9#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/synth/TestBram.vhd:69]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:47 . Memory (MB): peak = 1566.582 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram_ooc.xdc:54]
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1566.582 ; gain = 0.000
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top clk_wiz_0 -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:74]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:72]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 56 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (3#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:72]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |MMCME2_ADV |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     6|
|2     |  inst   |clk_wiz_0_clk_wiz |     6|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/.Xil/Vivado-7920-LAPTOP-O3N8AFU4/clk_wiz_0/clk_wiz_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1566.582 ; gain = 0.000
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fast_clock'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fast_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fast_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fast_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fast_clock'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top fast_clock -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fast_clock' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.v:75]
INFO: [Synth 8-638] synthesizing module 'fast_clock_clk_wiz' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_clk_wiz.v:73]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.500000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'fast_clock_clk_wiz' (3#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_clk_wiz.v:73]
INFO: [Synth 8-256] done synthesizing module 'fast_clock' (4#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.v:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |MMCME2_ADV |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |     8|
|2     |  inst   |fast_clock_clk_wiz |     8|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1566.582 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1566.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1566.582 ; gain = 0.000
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7k160tffg676-2
read_ip C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top fifo_generator_0 -part xc7k160tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 224 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 112 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (14#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (29#1) [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RD_PNTR_WR[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SRST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[9]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1566.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1583.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 55    
+---Registers : 
	              112 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              112 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    30|
|3     |LUT3     |    11|
|4     |LUT4     |    28|
|5     |LUT5     |     9|
|6     |LUT6     |    14|
|7     |MUXCY    |    20|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     3|
|10    |FDCE     |    53|
|11    |FDPE     |    22|
|12    |FDRE     |   196|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                                             |Module                                   |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                                                  |                                         |   389|
|2     |  U0                                                                                 |fifo_generator_v13_2_1                   |   389|
|3     |    inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth             |   389|
|4     |      \gconvfifo.rf                                                                  |fifo_generator_top                       |   389|
|5     |        \grf.rf                                                                      |fifo_generator_ramfifo                   |   389|
|6     |          \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                              |   124|
|7     |            wr_pntr_cdc_inst                                                         |xpm_cdc_gray                             |    54|
|8     |            rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized0             |    60|
|9     |          \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                 |    62|
|10    |            \gr1.gr1_int.rfwft                                                       |rd_fwft                                  |    16|
|11    |            \gras.rsts                                                               |rd_status_flags_as                       |    13|
|12    |              c0                                                                     |compare                                  |     6|
|13    |              c1                                                                     |compare_1                                |     5|
|14    |            rpntr                                                                    |rd_bin_cntr                              |    33|
|15    |          \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                 |    59|
|16    |            \gwas.wsts                                                               |wr_status_flags_as                       |    14|
|17    |              c1                                                                     |compare__parameterized0                  |     5|
|18    |              c2                                                                     |compare__parameterized0_0                |     6|
|19    |            wpntr                                                                    |wr_bin_cntr                              |    45|
|20    |          \gntv_or_sync_fifo.mem                                                     |memory                                   |   116|
|21    |            \gbm.gbmg.gbmga.ngecc.bmg                                                |blk_mem_gen_v8_4_1                       |     4|
|22    |              inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth                 |     4|
|23    |                \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top                          |     4|
|24    |                  \valid.cstr                                                        |blk_mem_gen_generic_cstr                 |     4|
|25    |                    \ramloop[0].ram.r                                                |blk_mem_gen_prim_width                   |     1|
|26    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper                 |     1|
|27    |                    \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized0   |     1|
|28    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper__parameterized0 |     1|
|29    |                    \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized1   |     1|
|30    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper__parameterized1 |     1|
|31    |                    \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized2   |     1|
|32    |                      \prim_noinit.ram                                               |blk_mem_gen_prim_wrapper__parameterized2 |     1|
|33    |          rstblk                                                                     |reset_blk_ramfifo                        |    28|
|34    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1                     |     2|
|35    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                        |     2|
|36    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1                        |     4|
|37    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                           |     4|
+------+-------------------------------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 1583.062 ; gain = 16.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 472 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:02:26 . Memory (MB): peak = 1583.062 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 1583.062 ; gain = 16.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 1598.152 ; gain = 31.570
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/HDL/.Xil/Vivado-7920-LAPTOP-O3N8AFU4/fifo_generator_0/fifo_generator_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 1598.961 ; gain = 32.379
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
# set_property Top top_Digital [current_fileset]
# set obj [get_runs impl_1]
# set obj_s [get_runs synth_1]
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# if {[catch {
# launch_runs synth_1 -jobs 32
# wait_on_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 32
# wait_on_run impl_1
# } errorstring]} {
# Error "ABBA: $errorstring "
# exit
# }
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.xci' is already up-to-date
[Thu May 12 12:38:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/runme.log
[Thu May 12 12:38:02 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_Digital.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Digital.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_Digital.tcl -notrace
Command: synth_design -top top_Digital -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 365.723 ; gain = 105.426
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port trigger is neither a static name nor a globally static expression [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2812]
WARNING: [Synth 8-2519] partially associated formal dout cannot have actual OPEN [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:500]
INFO: [Synth 8-638] synthesizing module 'TOP_Digital' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:893]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:894]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:895]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:896]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:897]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:898]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:899]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:900]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'D_CLK_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1515]
INFO: [Synth 8-3491] module 'DTClockGenerator' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/DTClockGenerator_stub.vhdl:5' bound to instance 'dcm_top' of component 'DTClockGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'DTClockGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/DTClockGenerator_stub.vhdl:18]
INFO: [Synth 8-3491] module 'fast_clock' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/fast_clock_stub.vhdl:5' bound to instance 'FASTCLOCKGEN' of component 'fast_clock' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1541]
INFO: [Synth 8-638] synthesizing module 'fast_clock' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/fast_clock_stub.vhdl:20]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_125MHZ' to cell 'BUFR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1563]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_inst' of component 'xpm_cdc_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (1#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'ft600_fifo245_wrapper' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:13' bound to instance 'USBInterface' of component 'ft600_fifo245_wrapper' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'ft600_fifo245_wrapper' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:383]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_inst' of component 'xpm_cdc_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:391]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (1#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'ft600_fifo245_core' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_core.vhd:18' bound to instance 'Inst_ft600_fifo245_core' of component 'ft600_fifo245_core' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:410]
INFO: [Synth 8-638] synthesizing module 'spi93lc56_16bit' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'spi93lc56_16bit' (2#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-3491] module 'FTDI_FIFO_AW' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FTDI_FIFO_AW_stub.vhdl:5' bound to instance 'ADDRESS_FIFO' of component 'FTDI_FIFO_AW' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:445]
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFO_AW' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FTDI_FIFO_AW_stub.vhdl:23]
INFO: [Synth 8-3491] module 'FTDI_FIFOs' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FTDI_FIFOs_stub.vhdl:5' bound to instance 'DATA_READ_FIFO' of component 'FTDI_FIFOs' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:488]
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFOs' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FTDI_FIFOs_stub.vhdl:23]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:586]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:1000]
WARNING: [Synth 8-3848] Net BUS_PetirocCfg0_R_INT in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:120]
WARNING: [Synth 8-3848] Net BUS_i2chv_R_INT in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:171]
WARNING: [Synth 8-3848] Net REG_UNIQUE_WR in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'ft600_fifo245_wrapper' (5#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:218]
INFO: [Synth 8-3491] module 'TestBram' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/TestBram_stub.vhdl:5' bound to instance 'TBR' of component 'TestBram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1803]
INFO: [Synth 8-638] synthesizing module 'TestBram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/TestBram_stub.vhdl:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'A_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1904]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'B_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1914]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'C_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1925]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'D_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1935]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'A_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1948]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'B_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1959]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'C_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1969]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'D_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1980]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'D_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'C_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2004]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'B_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2016]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'A_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2027]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'CLK_40_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2040]
	Parameter ComponentBaseAddress bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'init_clock_gen' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:35' bound to instance 'CDCE0' of component 'init_clock_gen' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'init_clock_gen' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:52]
	Parameter ComponentBaseAddress bound to: 16'b0000000000000000 
WARNING: [Synth 8-5640] Port 'dataout' is missing in component declaration [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:55]
WARNING: [Synth 8-5640] Port 'serial_in' is missing in component declaration [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:55]
	Parameter SPISLAVEBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spi32bit_master_write' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:11' bound to instance 'SPI_MASTER_CLKGEN' of component 'spi32bit_master_write' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:124]
INFO: [Synth 8-638] synthesizing module 'spi32bit_master_write' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:25]
	Parameter SPISLAVEBits bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:22]
INFO: [Synth 8-3491] module 'spi_timing_module' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:30' bound to instance 'Inst_spi_timing_module' of component 'spi_timing_module' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:55]
INFO: [Synth 8-638] synthesizing module 'spi_timing_module' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:38]
	Parameter clock_speed bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_timing_module' (6#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:38]
WARNING: [Synth 8-614] signal 'lowfreqclk' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:103]
WARNING: [Synth 8-614] signal 'lowfreqclk' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'spi32bit_master_write' (7#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element oSTARSTROBE_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'init_clock_gen' (8#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:52]
	Parameter test_mode bound to: 1'b0 
INFO: [Synth 8-3491] module 'adcs_top' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:33' bound to instance 'adcs' of component 'adcs_top' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2076]
INFO: [Synth 8-638] synthesizing module 'adcs_top' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:80]
	Parameter test_mode bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:157]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dcm_ref' of component 'clk_wiz_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:238]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:286]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:369]
	Parameter ADC_A_INV bound to: 8'b11111010 
	Parameter ADC_B_INV bound to: 8'b11101110 
	Parameter ADC_CLK_INV bound to: 1'b0 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:39' bound to instance 'adc_interface1' of component 'adc_interface' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:603]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:86]
	Parameter ADC_A_INV bound to: 8'b11111010 
	Parameter ADC_B_INV bound to: 8'b11101110 
	Parameter ADC_CLK_INV bound to: 1'b0 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:207]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:287]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/fifo_generator_0_stub.vhdl:20]
	Parameter SYS_W bound to: 17 - type: integer 
	Parameter DEV_W bound to: 238 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:472]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter SYS_W bound to: 17 - type: integer 
	Parameter DEV_W bound to: 238 - type: integer 
	Parameter num_serial_bits bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (9#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (10#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (11#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (11#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (11#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (12#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 7 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (13#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (14#1398) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_1' (15#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
INFO: [Synth 8-3491] module 'adc_sync' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:40' bound to instance 'ADC_SYNC1' of component 'adc_sync' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:529]
INFO: [Synth 8-638] synthesizing module 'adc_sync' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element delay_val_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element start_bitsleep2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'adc_sync' (16#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:55]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'ADC_CLOCK_BUFFER' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:562]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A0' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:575]
INFO: [Synth 8-638] synthesizing module 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ADC_FRAME_S' (17#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:48]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B0' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:582]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A1' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:589]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B1' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:596]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A2' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:603]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B2' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:610]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A3' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:617]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B3' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:624]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A4' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:631]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B4' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:638]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A5' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:645]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B5' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:652]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A6' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:659]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B6' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:666]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A7' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:673]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B7' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:680]
WARNING: [Synth 8-3848] Net SMADC_1_RESET in module/entity adc_interface does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (18#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:86]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'STATUS_SYNC' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:740]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized1' (18#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (19#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes2_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes2_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes3_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes3_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes4_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes4_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element aaprog.reset_clkref_dcm_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:380]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:381]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:383]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:385]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:387]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:388]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:389]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:391]
WARNING: [Synth 8-3848] Net CHv0_7 in module/entity adcs_top does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'adcs_top' (20#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:80]
INFO: [Synth 8-3491] module 'FlashController' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:36' bound to instance 'FC' of component 'FlashController' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2113]
INFO: [Synth 8-638] synthesizing module 'FlashController' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:88]
INFO: [Synth 8-3491] module 'FlashPageMemory' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FlashPageMemory_stub.vhdl:5' bound to instance 'PAGEMEM' of component 'FlashPageMemory' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FlashPageMemory' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/realtime/FlashPageMemory_stub.vhdl:21]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:7' bound to instance 'Inst_spi_ctrl' of component 'spi_ctrl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:154]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:23]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register tx_empty_reg in module spi_ctrl. This is not a recommended register style for Xilinx devices  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (21#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element SP_status_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'FlashController' (22#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:64]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUPE2_inst' to cell 'STARTUPE2' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2140]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO0_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2170]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO1_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2182]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO2_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2194]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO3_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2206]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO4_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2218]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO5_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2230]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO6_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO7_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2254]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U0' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2425]
INFO: [Synth 8-638] synthesizing module 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:36]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'COUNTER_RISING' (23#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U5' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2458]
INFO: [Synth 8-638] synthesizing module 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
WARNING: [Synth 8-614] signal 'intReset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:49]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (24#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (25#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SW_GATE_AND_DELAY' (26#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter nbits bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'TimestampGenerator' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:11' bound to instance 'U9' of component 'TimestampGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2472]
INFO: [Synth 8-638] synthesizing module 'TimestampGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:20]
	Parameter nbits bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'InternalReset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:25]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_gray' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300' bound to instance 'xpm_cdc_gray_inst_1' of component 'xpm_cdc_gray' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:53]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (27#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_gray' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300' bound to instance 'xpm_cdc_gray_inst_2' of component 'xpm_cdc_gray' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:68]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177' bound to instance 'xpm_cdc_async_rst_inst' of component 'xpm_cdc_async_rst' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (28#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'TimestampGenerator' (29#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:20]
INFO: [Synth 8-3491] module 'PULSE_GENERATOR' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:28' bound to instance 'U15' of component 'PULSE_GENERATOR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2485]
INFO: [Synth 8-638] synthesizing module 'PULSE_GENERATOR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:39]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:43]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PULSE_GENERATOR' (30#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:39]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U24' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2519]
INFO: [Synth 8-3491] module 'FF_SR' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:22' bound to instance 'U30' of component 'FF_SR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'FF_SR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:32]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FF_SR' (31#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:32]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U36' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2557]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U37' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2569]
	Parameter CfgDefault bound to: 640'b0000000000000000000000000000000000000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000000000000000000000000000000000000000000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000011100000110000010101110110011110000101011111111111111111010111111111001111111111111001001 
	Parameter CfgMonitorDefault bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DoStartupSetup bound to: 1'b1 
INFO: [Synth 8-3491] module 'PetirocSlowControl' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:15' bound to instance 'U47' of component 'PetirocSlowControl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2602]
INFO: [Synth 8-638] synthesizing module 'PetirocSlowControl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:68]
	Parameter CfgDefault bound to: 640'b0000000000000000000000000000000000000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000000000000000000000000000000000000000000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000011100000110000010101110110011110000101011111111111111111010111111111001111111111111001001 
	Parameter CfgMonitorDefault bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DoStartupSetup bound to: 1'b1 
	Parameter Halfbit bound to: 10000 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'PetirocSlowControl' (32#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:68]
INFO: [Synth 8-3491] module 'SUBPAGE_Timer64' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:11' bound to instance 'U48' of component 'SUBPAGE_Timer64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2644]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_Timer64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:39]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U0' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:70]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CHRONO_ENABLE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:22' bound to instance 'U1' of component 'CHRONO_ENABLE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:81]
INFO: [Synth 8-638] synthesizing module 'CHRONO_ENABLE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:37]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CHRONO_ENABLE' (33#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_Timer64' (34#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:39]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U49' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2668]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'i2cmaster' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:17' bound to instance 'U52' of component 'i2cmaster' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'i2cmaster' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:38]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master_v01' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:122' bound to instance 'IICCORE' of component 'i2c_master_v01' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:74]
INFO: [Synth 8-638] synthesizing module 'i2c_master_v01' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:153]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master_v01' (35#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'i2cmaster' (36#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:38]
	Parameter CLKDIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'PetirocAnalogReadout' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:42' bound to instance 'U55' of component 'PetirocAnalogReadout' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2700]
INFO: [Synth 8-638] synthesizing module 'PetirocAnalogReadout' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:140]
	Parameter CLKDIV bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.filterMem_reg[32] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[32] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[33] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[34] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[35] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'PetirocAnalogReadout' (37#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:140]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U57' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2793]
	Parameter CHANNEL_COUNT bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 160000000 - type: integer 
INFO: [Synth 8-3491] module 'MCRateMeter' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:33' bound to instance 'U62' of component 'MCRateMeter' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2807]
INFO: [Synth 8-638] synthesizing module 'MCRateMeter' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
	Parameter CHANNEL_COUNT bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 160000000 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized2' (37#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (37#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized3' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized3' (37#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized1' (37#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'MCRateMeter' (38#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
WARNING: [Synth 8-614] signal 'U86_D_READY' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2821]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_FE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:22' bound to instance 'U66' of component 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2829]
INFO: [Synth 8-638] synthesizing module 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:35]
	Parameter bitSize bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'int_reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:59]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EDGE_DETECTOR_FE' (39#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:35]
	Parameter memLength bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'U85_custompacket' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:12' bound to instance 'U85' of component 'U85_custompacket' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2861]
INFO: [Synth 8-638] synthesizing module 'U85_custompacket' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:46]
	Parameter wordWidth bound to: 32 - type: integer 
	Parameter memLength bound to: 1024 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:89]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 32768 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 1017 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1021 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1021 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (39#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (39#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (40#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (40#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (40#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (41#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (42#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (43#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (43#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (44#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (45#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (45#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (45#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net invalid_state in module/entity xpm_fifo_base does not have driver. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:230]
WARNING: [Synth 8-3848] Net ram_regce_pipe in module/entity xpm_fifo_base does not have driver. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:254]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (46#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (47#1398) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:145]
WARNING: [Synth 8-614] signal 'CONFIG' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:145]
WARNING: [Synth 8-614] signal 'SYNC_RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:145]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_RunTimer' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:162]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_GlobalCounter' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:181]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:202]
WARNING: [Synth 8-614] signal 'CONFIG' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:202]
WARNING: [Synth 8-614] signal 'SYNC_RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_IN_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:205]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'U85_custompacket' (48#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:46]
INFO: [Synth 8-3491] module 'SUBPAGE_ToT_And_TS' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:11' bound to instance 'U86' of component 'SUBPAGE_ToT_And_TS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_ToT_And_TS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:40]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CHRONO_STARTSTOP' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:22' bound to instance 'U0' of component 'CHRONO_STARTSTOP' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:123]
INFO: [Synth 8-638] synthesizing module 'CHRONO_STARTSTOP' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:38]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'CHRONO_STARTSTOP' (49#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:38]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_FE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:22' bound to instance 'U1' of component 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:136]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_RE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:22' bound to instance 'U2' of component 'EDGE_DETECTOR_RE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:146]
INFO: [Synth 8-638] synthesizing module 'EDGE_DETECTOR_RE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:35]
	Parameter bitSize bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'int_reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:59]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EDGE_DETECTOR_RE' (50#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:35]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:13' bound to instance 'U4' of component 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:156]
INFO: [Synth 8-638] synthesizing module 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter EDGE bound to: rising - type: string 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'reset_val' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'd_latch' (51#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_FIX_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:23' bound to instance 'U9' of component 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:171]
INFO: [Synth 8-638] synthesizing module 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:35]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element DELAY_V_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'SYNC_FIX_DELAY' (52#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:35]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U10' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:182]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:13' bound to instance 'U15' of component 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:195]
INFO: [Synth 8-638] synthesizing module 'd_latch__parameterized1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter EDGE bound to: rising - type: string 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'reset_val' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'd_latch__parameterized1' (52#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_FIX_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:23' bound to instance 'U17' of component 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_ToT_And_TS' (53#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:40]
INFO: [Synth 8-3491] module 'U89_UserHDL_MULTIPLEX_64' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd:6' bound to instance 'U89' of component 'U89_UserHDL_MULTIPLEX_64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2915]
INFO: [Synth 8-638] synthesizing module 'U89_UserHDL_MULTIPLEX_64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd:15]
WARNING: [Synth 8-614] signal 'IN_1' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd:18]
WARNING: [Synth 8-614] signal 'IN_2' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'U89_UserHDL_MULTIPLEX_64' (54#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U89_UserHDL_MULTIPLEX_64.vhd:15]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net BUS_PetirocCfg0_READ_DATA in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1379]
WARNING: [Synth 8-3848] Net BUS_i2chv_READ_DATA in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1427]
WARNING: [Synth 8-3848] Net LEMO_2_3_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:876]
WARNING: [Synth 8-3848] Net LEMO_2_3_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:878]
WARNING: [Synth 8-3848] Net LEMO_4_5_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:880]
WARNING: [Synth 8-3848] Net LEMO_4_5_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:882]
WARNING: [Synth 8-3848] Net LEMO_6_7_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:884]
WARNING: [Synth 8-3848] Net LEMO_6_7_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:886]
INFO: [Synth 8-256] done synthesizing module 'TOP_Digital' (55#1398) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:256]
WARNING: [Synth 8-3917] design TOP_Digital has port CK_SPI_NSYNC driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO01_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO23_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO45_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO67_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port SMADC_1_PD driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_ACQ[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port BUS_CLK[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_40[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_50[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_80[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port clk_160[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port clk_320[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_125[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_100[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_200[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_250[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_250_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_500[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_500_90[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port READ_STATUS[7]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port READ_STATUS[6]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port READ_STATUS[5]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port READ_STATUS[4]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port READ_STATUS[3]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[31]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[30]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[29]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[28]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[27]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[26]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[25]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[24]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[23]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[22]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[21]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[20]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[19]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[18]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[17]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[16]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[15]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[14]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[13]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[12]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[11]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[10]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[9]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[8]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[7]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[6]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[5]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[4]
WARNING: [Synth 8-3331] design U85_custompacket has unconnected port CONFIG[3]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[15]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[14]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 495.996 ; gain = 235.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SPI_MASTER_CLKGEN:serial_in to constant 0 [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin ADC_DESER1:bitslip[0] to constant 0 [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:472]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 495.996 ; gain = 235.699
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2027]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2016]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2040]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2004]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1515]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1992]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp8/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp8/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp9/DTClockGenerator_in_context.xdc] for cell 'dcm_top'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp9/DTClockGenerator_in_context.xdc] for cell 'dcm_top'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp10/fast_clock_in_context.xdc] for cell 'FASTCLOCKGEN'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp10/fast_clock_in_context.xdc] for cell 'FASTCLOCKGEN'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp11/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp11/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp12/FlashPageMemory_in_context.xdc] for cell 'FC/PAGEMEM'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp12/FlashPageMemory_in_context.xdc] for cell 'FC/PAGEMEM'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp13/FTDI_FIFOs_in_context.xdc] for cell 'USBInterface/DATA_READ_FIFO'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp13/FTDI_FIFOs_in_context.xdc] for cell 'USBInterface/DATA_READ_FIFO'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp14/FTDI_FIFO_AW_in_context.xdc] for cell 'USBInterface/ADDRESS_FIFO'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp14/FTDI_FIFO_AW_in_context.xdc] for cell 'USBInterface/ADDRESS_FIFO'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp15/TestBram_in_context.xdc] for cell 'TBR'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-980-LAPTOP-O3N8AFU4/dcp15/TestBram_in_context.xdc] for cell 'TBR'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'timecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:877]
WARNING: [Vivado 12-507] No nets matched 'itimecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:879]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
WARNING: [Vivado 12-508] No pins matched 'adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
WARNING: [Vivado 12-508] No pins matched 'adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:897]
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/aaprog.iinitialized1_reg/D'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:902]
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/start_delay_reg/C'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:903]
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Digital_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_1' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_2' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U24/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U24/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U36/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U36/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U37/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U37/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U57/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U57/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U86/U10/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U86/U10/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 44 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 890.129 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TBR' at clock pin 'clka' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FC/PAGEMEM' at clock pin 'clka' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'USBInterface/ADDRESS_FIFO' at clock pin 'rd_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'USBInterface/DATA_READ_FIFO' at clock pin 'wr_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO1' at clock pin 'rd_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 890.129 ; gain = 629.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 890.129 ; gain = 629.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FASTCLOCKGEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FC/PAGEMEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TBR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U24/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U37/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U5/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U57/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U62/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_GlobalCounter/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_RunTimer/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U85/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U86/U10/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/\big_counter.xpm_cdc_gray_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/\big_counter.xpm_cdc_gray_inst_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/ADDRESS_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/DATA_READ_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/dcm_ref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dcm_top. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 890.129 ; gain = 629.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'EEPROM_SM_reg' in module 'spi93lc56_16bit'
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "license_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DNA_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "DNA_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DNA_INTKEY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SHA_enableall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iCAPCLOCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'SMsec_reg' in module 'security'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ft600_fifo245_core'
INFO: [Synth 8-5545] ROM "int_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WD_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state_interface" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "use_alter_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "push_address_in_fifo_for_burst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paylan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FTDI_OEN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'INT_run_time_lsb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:626]
INFO: [Synth 8-4471] merging register 'INT_run_time_msb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:629]
INFO: [Synth 8-4471] merging register 'INT_run_start_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:632]
INFO: [Synth 8-4471] merging register 'INT_sw_trig_freq_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:635]
INFO: [Synth 8-4471] merging register 'INT_tr_sel_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:638]
INFO: [Synth 8-4471] merging register 'INT_e16_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:641]
INFO: [Synth 8-4471] merging register 'INT_evt_ts_msb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:644]
INFO: [Synth 8-4471] merging register 'INT_evt_ts_lsb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:647]
INFO: [Synth 8-4471] merging register 'INT_e15_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:650]
INFO: [Synth 8-4471] merging register 'INT_tr_en_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:653]
INFO: [Synth 8-4471] merging register 'INT_fw_ver_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:656]
INFO: [Synth 8-4471] merging register 'INT_dv_tot_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:702]
INFO: [Synth 8-4471] merging register 'INT_i2chv_MON_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:706]
INFO: [Synth 8-4471] merging register 'INT_rej_delay_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:709]
INFO: [Synth 8-4471] merging register 'INT_rej_en_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:712]
INFO: [Synth 8-4471] merging register 'INT_tot16_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:716]
INFO: [Synth 8-4471] merging register 'INT_CP_0_READ_STATUS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:718]
INFO: [Synth 8-4471] merging register 'INT_CP_0_READ_VALID_WORDS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:719]
INFO: [Synth 8-4471] merging register 'INT_FLASH_ADDRESS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:727]
WARNING: [Synth 8-6014] Unused sequential element INT_run_time_lsb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:626]
WARNING: [Synth 8-6014] Unused sequential element INT_run_time_msb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:629]
WARNING: [Synth 8-6014] Unused sequential element INT_run_start_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:632]
WARNING: [Synth 8-6014] Unused sequential element INT_sw_trig_freq_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:635]
WARNING: [Synth 8-6014] Unused sequential element INT_tr_sel_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:638]
WARNING: [Synth 8-6014] Unused sequential element INT_e16_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element INT_evt_ts_msb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:644]
WARNING: [Synth 8-6014] Unused sequential element INT_evt_ts_lsb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element INT_e15_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element INT_tr_en_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:653]
WARNING: [Synth 8-6014] Unused sequential element INT_fw_ver_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:656]
WARNING: [Synth 8-6014] Unused sequential element INT_dv_tot_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:702]
WARNING: [Synth 8-6014] Unused sequential element INT_i2chv_MON_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:706]
WARNING: [Synth 8-6014] Unused sequential element INT_rej_delay_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element INT_rej_en_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:712]
WARNING: [Synth 8-6014] Unused sequential element INT_tot16_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:716]
WARNING: [Synth 8-6014] Unused sequential element INT_CP_0_READ_STATUS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element INT_CP_0_READ_VALID_WORDS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element INT_FLASH_ADDRESS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:727]
INFO: [Synth 8-5546] ROM "clock_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state_machine" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:83]
INFO: [Synth 8-802] inferred FSM for state register 'cfg_state_machine_reg' in module 'init_clock_gen'
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lockCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gate_SPI_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cfg_state_machine" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'bllok_reg' in module 'adc_sync'
INFO: [Synth 8-5545] ROM "sm_df" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_probe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "left_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bllok" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLSlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "iinitialized" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bllok" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bllok_reg' in module 'ADC_FRAME_S'
INFO: [Synth 8-5545] ROM "bllok" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLSlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bllok" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SMADC_CS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SMADC_1_MOSI" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_programmed" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ay_ADC_READY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC_1_RESET" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SMADC_1_CLK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element aaprog.SMID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:374]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_ctrl'
INFO: [Synth 8-5546] ROM "rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_stat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_bit_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_wait6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_bit_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tx_enable" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "spi_cs_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element tx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:581]
INFO: [Synth 8-802] inferred FSM for state register 'SM_read_status_register_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_program_page_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_read_page_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_NOP_reg' in module 'FlashController'
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_enable_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_D_WR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_machine_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_read_status_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SM_program_page" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_web" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_program_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SM_read_page" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state_machine_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_NOP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:43]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element InternalCounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element TimeCounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:46]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "ProgSMp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ProgSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ProgSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TimeCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TimeCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element delayStartup_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:97]
INFO: [Synth 8-4471] merging register 'RUNNING_reg[0:0]' into 'oENABLE_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RUNNING_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:44]
INFO: [Synth 8-802] inferred FSM for state register 'stm_mstr_reg' in module 'i2c_master_v01'
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_scl_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_free" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_scl_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_free" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ANALOG_READOUT.BLKSM_reg' in module 'PetirocAnalogReadout'
INFO: [Synth 8-5545] ROM "P_DV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bitcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "P_DV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bitcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].TOTAL_RCOUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].RUNTIME_COUNTERS_reg[1] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].TOTAL_RCOUNTERS_reg[1] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[2].RUNTIME_COUNTERS_reg[2] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[2].TOTAL_RCOUNTERS_reg[2] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[3].RUNTIME_COUNTERS_reg[3] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[3].TOTAL_RCOUNTERS_reg[3] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[4].RUNTIME_COUNTERS_reg[4] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[4].TOTAL_RCOUNTERS_reg[4] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
INFO: [Synth 8-5545] ROM "COUNTERS[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PORT_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element GEN_EDGE[0].COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:62]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-802] inferred FSM for state register 'SMSI_reg' in module 'U85_custompacket'
INFO: [Synth 8-5587] ROM size for "SMSI" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element TIMESTAMP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_IN_GLOBAL_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:47]
INFO: [Synth 8-5545] ROM "COUNTERS[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PORT_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element GEN_EDGE[0].COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              000 |                              000
                  sstart |                              001 |                              001
                 sstart1 |                              010 |                              010
                  swrite |                              011 |                              011
                    send |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EEPROM_SM_reg' using encoding 'sequential' in module 'spi93lc56_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            00000
                 iSTATE0 |                              001 |                            00011
                 iSTATE1 |                              010 |                            00001
                 iSTATE2 |                              011 |                            00010
                 iSTATE3 |                              100 |                            10000
                 iSTATE4 |                              101 |                            10001
                 iSTATE5 |                              110 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SMsec_reg' using encoding 'sequential' in module 'security'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              011
                 iSTATE2 |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ft600_fifo245_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              attesaprog |        0000000000000000000000001 |                            00000
          attesainiziale |        0000000000000000000000010 |                            00001
         trasmissione_r0 |        0000000000000000000000100 |                            00010
               attesa_r0 |        0000000000000000000001000 |                            00011
         trasmissione_r1 |        0000000000000000000010000 |                            00100
               attesa_r1 |        0000000000000000000100000 |                            00101
         trasmissione_r2 |        0000000000000000001000000 |                            00110
               attesa_r2 |        0000000000000000010000000 |                            00111
         trasmissione_r3 |        0000000000000000100000000 |                            01000
               attesa_r3 |        0000000000000001000000000 |                            01001
         trasmissione_r4 |        0000000000000010000000000 |                            01010
               attesa_r4 |        0000000000000100000000000 |                            01011
         trasmissione_r5 |        0000000000001000000000000 |                            01100
               attesa_r5 |        0000000000010000000000000 |                            01101
         trasmissione_r6 |        0000000000100000000000000 |                            01110
               attesa_r6 |        0000000001000000000000000 |                            01111
         trasmissione_r7 |        0000000010000000000000000 |                            10000
               attesa_r7 |        0000000100000000000000000 |                            10001
         trasmissione_r8 |        0000001000000000000000000 |                            10010
               attesa_r8 |        0000010000000000000000000 |                            10011
         trasmissione_r9 |        0000100000000000000000000 |                            10100
               attesa_r9 |        0001000000000000000000000 |                            10101
        trasmissione_r10 |        0010000000000000000000000 |                            10110
              wait_lock1 |        0100000000000000000000000 |                            10111
                    idle |        1000000000000000000000000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cfg_state_machine_reg' using encoding 'one-hot' in module 'init_clock_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
                 iSTATE0 |                            00010 |                             0001
                 iSTATE1 |                            00100 |                             0010
                 iSTATE3 |                            01000 |                             1111
                 iSTATE2 |                            10000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bllok_reg' using encoding 'one-hot' in module 'adc_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE3 |                              011 |                             1111
                 iSTATE2 |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bllok_reg' using encoding 'sequential' in module 'ADC_FRAME_S'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   txcmd |                            00001 |                            00001
                   wait1 |                            00010 |                            01000
                 txadd_h |                            00011 |                            00010
                   wait2 |                            00100 |                            01001
                 txadd_m |                            00101 |                            00011
                   wait3 |                            00110 |                            01010
                 txadd_l |                            00111 |                            00100
                   wait4 |                            01000 |                            01011
                 txdummy |                            01001 |                            00101
                  txdata |                            01010 |                            00110
                   wait6 |                            01011 |                            01100
                  rxdata |                            01100 |                            00111
                   wait7 |                            01101 |                            01110
                   wait8 |                            01110 |                            01111
                   wait5 |                            01111 |                            01101
                 clr_cmd |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_NOP_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE3 |                              011 | 00000000000000000000000000000100
                 iSTATE4 |                              100 | 00000000000000000000000000000101
                 iSTATE5 |                              101 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_program_page_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_read_status_register_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE3 |                             0100 | 00000000000000000000000000000100
                 iSTATE4 |                             0101 | 00000000000000000000000000000101
                 iSTATE5 |                             0110 | 00000000000000000000000000000110
                 iSTATE6 |                             0111 | 00000000000000000000000000000111
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_read_page_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               mstr_idle |                            00000 |                            00000
          mstr_start_cnt |                            00001 |                            00001
             mstr_active |                            00010 |                            00010
        mstr_rd_wait_low |                            00011 |                            01010
       mstr_rd_wait_half |                            00100 |                            01011
            mstr_rd_read |                            00101 |                            01100
        mstr_rd_wait_ack |                            00110 |                            01111
         mstr_rd_get_ack |                            00111 |                            10000
    mstr_rd_wait_ack_bit |                            01000 |                            01110
  mstr_rd_wait_last_half |                            01001 |                            10100
    mstr_wait_first_half |                            01010 |                            00011
   mstr_wait_second_half |                            01011 |                            00100
          mstr_wait_full |                            01100 |                            00101
           mstr_wait_ack |                            01101 |                            00110
mstr_wait_ack_second_half |                            01110 |                            00111
mstr_wait_ack_third_half |                            01111 |                            01000
mstr_wait_ack_fourth_half |                            10000 |                            01001
             mstr_stop_1 |                            10001 |                            10011
               mstr_stop |                            10010 |                            01101
                mstr_gap |                            10011 |                            10010
            mstr_restart |                            10100 |                            10001
   mstr_restart_clk_high |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stm_mstr_reg' using encoding 'sequential' in module 'i2c_master_v01'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE2 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ANALOG_READOUT.BLKSM_reg' using encoding 'sequential' in module 'PetirocAnalogReadout'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            00000
                 iSTATE0 |                              001 |                            00001
                 iSTATE1 |                              010 |                            00010
                 iSTATE2 |                              011 |                            00011
                 iSTATE3 |                              100 |                            00100
                 iSTATE4 |                              101 |                            00101
                 iSTATE5 |                              110 |                            00110
                 iSTATE6 |                              111 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SMSI_reg' using encoding 'sequential' in module 'U85_custompacket'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 890.129 ; gain = 629.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|     12630|
|2     |ft600_fifo245_wrapper__GC0 |           1|      5580|
|3     |ADC_REC_1__GC0             |           1|        56|
|4     |adc_interface__GC0         |           1|     12379|
|5     |adcs_top__GC0              |           1|     17278|
|6     |TOP_Digital__GCB0          |           1|     52410|
|7     |TOP_Digital__GCB1          |           1|     12980|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 47    
	   2 Input     31 Bit       Adders := 1     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 35    
	   2 Input     14 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 7     
	   4 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 100   
+---Registers : 
	              640 Bit    Registers := 2     
	              352 Bit    Registers := 1     
	              200 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 138   
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 148   
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 24    
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 270   
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 169   
	                1 Bit    Registers := 991   
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 6     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 3     
	   9 Input    640 Bit        Muxes := 1     
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 3     
	   7 Input     57 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 62    
	   5 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 2     
	  25 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	  27 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   5 Input     16 Bit        Muxes := 19    
	  12 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 3     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  30 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  45 Input      5 Bit        Muxes := 1     
	  44 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 36    
	  12 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 228   
	   5 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 71    
	   7 Input      1 Bit        Muxes := 26    
	  13 Input      1 Bit        Muxes := 22    
	  14 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 40    
	  12 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 9     
	  22 Input      1 Bit        Muxes := 18    
	  25 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_Digital 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module spi93lc56_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
Module security 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	              352 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   7 Input     57 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 9     
Module ft600_fifo245_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	  13 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ft600_fifo245_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 47    
	                1 Bit    Registers := 53    
+---Muxes : 
	  30 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adc_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  12 Input      8 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
Module ADC_FRAME_S__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 238   
Module xpm_cdc_single__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adcs_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  11 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  45 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 8     
Module FlashController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 7     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               32 Bit    Registers := 5     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               32 Bit    Registers := 5     
Module U89_UserHDL_MULTIPLEX_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module CHRONO_STARTSTOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module EDGE_DETECTOR_FE__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module EDGE_DETECTOR_RE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module d_latch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module SYNC_FIX_DELAY__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module d_latch__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module SYNC_FIX_DELAY 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SUBPAGE_ToT_And_TS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module U85_custompacket 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module PetirocSlowControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 2     
	              200 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    640 Bit        Muxes := 3     
	   9 Input    640 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module COUNTER_RISING__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module CHRONO_ENABLE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PetirocAnalogReadout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 98    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 49    
Module i2c_master_v01 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 1     
	  44 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 18    
Module i2cmaster 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module COUNTER_RISING__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_cdc_single__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MCRateMeter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module EDGE_DETECTOR_FE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FF_SR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module PULSE_GENERATOR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module COUNTER_RISING 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module spi_timing_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spi32bit_master_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module init_clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  25 Input     32 Bit        Muxes := 3     
	  27 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  25 Input      1 Bit        Muxes := 9     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TOP_Digital has port CK_SPI_NSYNC driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO01_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO23_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO45_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO67_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port SMADC_1_PD driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (USBInterfacei_0/\INT_c_tot_RD_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (USBInterfacei_0/\INT_FLASH_CNTR_WR_reg[0] )
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element HZcounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/security.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element trialCOUNTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/security.vhd:177]
INFO: [Synth 8-5545] ROM "WD_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/\EEPROM_CMD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/Inst_spi93lc56_16bit/\WRITEWORD_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/Inst_spi93lc56_16bit/\WRITEWORD_reg[0] )
WARNING: [Synth 8-3332] Sequential element (WRITEWORD_reg[0]) is unused and will be removed from module spi93lc56_16bit.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[20]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[21]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[22]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[23]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[24]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[25]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[26]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[27]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[351]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[350]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[349]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[348]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[347]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[346]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[345]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[344]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[343]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[342]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[341]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[340]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[339]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[338]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[337]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[336]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[335]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[334]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[333]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[332]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[331]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[330]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[329]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[328]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[327]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[326]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[325]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[324]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[323]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[322]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[321]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[320]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[319]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[318]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[317]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[316]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[315]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[314]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[313]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[312]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[311]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[310]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[309]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[308]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[307]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[306]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[305]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[304]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[303]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[302]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[301]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[300]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[299]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[298]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[297]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[296]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[295]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[294]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[293]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[292]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[291]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[290]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[289]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[288]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[287]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[286]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[285]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[284]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[283]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[282]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[281]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[280]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[279]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[278]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[277]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[276]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[275]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[274]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[273]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[272]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[271]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[270]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[269]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[268]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[267]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[266]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[265]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[264]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[263]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[262]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[261]) is unused and will be removed from module security.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "word_probe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "left_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sm_df" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'AF_A6/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A6/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B6/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B6/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B7/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B7/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A7/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A7/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A4/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A4/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B4/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B4/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A5/sstart_bitsleep_reg' (FD) to 'AF_A3/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A5/ssstart_bitsleep_reg' (FD) to 'AF_A3/ssstart_bitsleep_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'aaprog.SMADC_CS_reg' and it is trimmed from '4' to '1' bits. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:226]
INFO: [Synth 8-5545] ROM "delay_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element aaprog.SMID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:374]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aaprog.SMADCnew_reg[2] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[23]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[20]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[19]' (FDE) to 'aaprog.SMADCwordwrite_reg[7]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[9]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aaprog.SMADCwordwrite_reg[8] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[6]' (FDE) to 'aaprog.SMADCwordwrite_reg[5]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[4]' (FDE) to 'aaprog.SMADCwordwrite_reg[1]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[2]' (FDE) to 'aaprog.SMADCwordwrite_reg[1]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADC_CS_CTRL_reg[1]' (FDE) to 'aaprog.SMADC_CS_CTRL_reg[0]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADC_CS_CTRL_reg[3]' (FDE) to 'aaprog.SMADC_CS_CTRL_reg[0]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[14]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[15]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[14]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[15]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH5_reg[14]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH5_reg[15]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[14]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[15]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[14]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[15]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[14]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[15]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[14]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[15]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH0_reg[14]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH0_reg[15] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[14]' (FDE) to 'aaprog.SMADCwordwrite_reg[11]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[12]' (FDE) to 'aaprog.SMADCwordwrite_reg[11]'
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element tx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:581]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element delayStartup_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element U86/U0/RUNNING_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element U85/RUN_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element U85/BUSY_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U85_custompacket.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element U55/ANALOG_READOUT.S_CHID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element U55/ANALOG_READOUT.S_ENERGY_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element U55/ANALOG_READOUT.S_HIT_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:249]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[25] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[24] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[23] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[22] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[21] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[20] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[19] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[18] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[17] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[16] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[15] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[14] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[13] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[12] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_VALID_WORDS[31] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_VALID_WORDS[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/iPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/iPULSEWIDTH_reg[1] )
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[0]' (FDE) to 'U86/U10/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[2]' (FDE) to 'U86/U10/iGATE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[1]' (FDE) to 'U86/U10/iGATE_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U86/U10/iGATE_reg[0] )
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[10]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[11]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[12]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[13]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[14]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[15]' (FDE) to 'U86/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[3]' (FDE) to 'U86/U10/iGATE_reg[4]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[4]' (FDE) to 'U86/U10/iGATE_reg[5]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[5]' (FDE) to 'U86/U10/iGATE_reg[6]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[6]' (FDE) to 'U86/U10/iGATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[7]' (FDE) to 'U86/U10/iGATE_reg[8]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[8]' (FDE) to 'U86/U10/iGATE_reg[9]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[9]' (FDE) to 'U86/U10/iGATE_reg[10]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[10]' (FDE) to 'U86/U10/iGATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[11]' (FDE) to 'U86/U10/iGATE_reg[12]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[12]' (FDE) to 'U86/U10/iGATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[13]' (FDE) to 'U86/U10/iGATE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iGATE_reg[14]' (FDE) to 'U86/U10/iGATE_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U10/iGATE_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U47/\ilSTART_MON_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U47/\ilSTART_CFG_reg[0] )
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[1]' (FDE) to 'U86/U10/iDELAY_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U86/U10/iDELAY_reg[2] )
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[3]' (FDE) to 'U86/U10/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[4]' (FDE) to 'U86/U10/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[5]' (FDE) to 'U86/U10/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[6]' (FDE) to 'U86/U10/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[7]' (FDE) to 'U86/U10/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'U86/U10/iDELAY_reg[8]' (FDE) to 'U86/U10/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U10/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[19]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[18]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[17]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[23]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[22]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[21]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[20]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[29]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[28]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[31]' (FDE) to 'FC/SM_erase_sector_reg[30]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[30]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[25]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[24]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[27]' (FDE) to 'FC/SM_erase_sector_reg[26]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[26]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[5]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[3]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[4]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[9]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[8]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[7]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[6]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[14]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[13]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[16]' (FDE) to 'FC/SM_erase_sector_reg[15]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[15]' (FDE) to 'FC/SM_erase_sector_reg[12]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[12]' (FDE) to 'FC/SM_erase_sector_reg[11]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[11]' (FDE) to 'FC/SM_erase_sector_reg[10]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[19]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[18]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[17]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[23]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FC/SM_enable_write_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/oPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U2/oPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U86/U1/oPULSEWIDTH_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:03:10 . Memory (MB): peak = 890.129 ; gain = 629.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|      5082|
|2     |ft600_fifo245_wrapper__GC0 |           1|      3321|
|3     |ADC_REC_1__GC0             |           1|        56|
|4     |adc_interface__GC0         |           1|      7258|
|5     |adcs_top__GC0              |           1|      1393|
|6     |TOP_Digital__GCB0          |           1|     10247|
|7     |TOP_Digital__GCB1          |           1|      5593|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out1' to pin 'dcm_ref/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out2' to pin 'dcm_ref/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out3' to pin 'dcm_ref/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out4' to pin 'dcm_ref/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out5' to pin 'dcm_ref/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out1' to pin 'dcm_top/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_27/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out2' to pin 'dcm_top/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_27/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out3' to pin 'dcm_top/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_27/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out4' to pin 'dcm_top/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_27/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out5' to pin 'dcm_top/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_27/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_100' to pin 'FASTCLOCKGEN/bbstub_clk_100/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_200' to pin 'FASTCLOCKGEN/bbstub_clk_200/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_250' to pin 'FASTCLOCKGEN/bbstub_clk_250/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_250_90' to pin 'FASTCLOCKGEN/bbstub_clk_250_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_500' to pin 'FASTCLOCKGEN/bbstub_clk_500/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_500_90' to pin 'FASTCLOCKGEN/bbstub_clk_500_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5819] Moved 18 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:03:24 . Memory (MB): peak = 1031.000 ; gain = 770.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'adcsi_6' in module 'TOP_Digital' to reference 'TOP_Digital_GT2' which has no pins
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:31 . Memory (MB): peak = 1044.531 ; gain = 784.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|      5076|
|2     |ft600_fifo245_wrapper__GC0 |           1|      3185|
|3     |TOP_Digital__GCB0          |           1|     10169|
|4     |TOP_Digital__GCB1          |           1|      5593|
|5     |TOP_Digital_GT1            |           1|        14|
|6     |TOP_Digital_GT0            |           1|      8304|
|7     |TOP_Digital_GT1__1         |           1|         1|
|8     |TOP_Digital_GT2__1         |           1|        14|
|9     |TOP_Digital_GT3            |           1|        14|
|10    |TOP_Digital_GT4            |           1|        14|
|11    |TOP_Digital_GT5            |           1|        14|
|12    |TOP_Digital_GT6            |           1|        14|
|13    |TOP_Digital_GT7            |           1|        14|
|14    |TOP_Digital_GT8            |           1|        14|
|15    |TOP_Digital_GT9            |           1|        14|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'adcsi_6' in module 'TOP_Digital' to reference 'TOP_Digital__GC' which has no pins
INFO: [Synth 8-4480] The timing for the instance i_4/U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:52 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |TOP_Digital__GCB0 |           1|      6432|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:57 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:58 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:04:00 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:04:00 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:04:00 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:04:01 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_fifo_base | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TOP_Digital   | U55/ANALOG_READOUT.filterMem_reg[31][15]                                          | 31     | 16    | NO           | NO                 | YES               | 0      | 16      | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |TestBram         |         1|
|2     |DTClockGenerator |         1|
|3     |fast_clock       |         1|
|4     |FlashPageMemory  |         1|
|5     |FTDI_FIFO_AW     |         1|
|6     |FTDI_FIFOs       |         1|
|7     |clk_wiz_0        |         1|
|8     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |DTClockGenerator_bbox_0 |     1|
|2     |FTDI_FIFO_AW_bbox_2     |     1|
|3     |FTDI_FIFOs_bbox_3       |     1|
|4     |FlashPageMemory_bbox_7  |     1|
|5     |TestBram_bbox_4         |     1|
|6     |clk_wiz_0_bbox_5        |     1|
|7     |fast_clock_bbox_1       |     1|
|8     |fifo_generator_0_bbox_6 |     1|
|9     |BUFG                    |     4|
|10    |BUFIO                   |     1|
|11    |BUFR                    |     1|
|12    |BUFR_1                  |     1|
|13    |CARRY4                  |   733|
|14    |DNA_PORT                |     1|
|15    |IDELAYCTRL              |     1|
|16    |IDELAYE2                |     1|
|17    |IDELAYE2_1              |    17|
|18    |ISERDESE2               |    17|
|19    |ISERDESE2_1             |    17|
|20    |LUT1                    |  1840|
|21    |LUT2                    |  1074|
|22    |LUT3                    |  1151|
|23    |LUT4                    |  1055|
|24    |LUT5                    |   967|
|25    |LUT6                    |  1571|
|26    |MUXF7                   |   101|
|27    |MUXF8                   |    36|
|28    |RAMB18E1_1              |     6|
|29    |RAMB36E1                |     1|
|30    |SRL16E                  |     1|
|31    |SRLC32E                 |    16|
|32    |STARTUPE2               |     1|
|33    |FDCE                    |   462|
|34    |FDPE                    |    27|
|35    |FDRE                    |  9194|
|36    |FDSE                    |   249|
|37    |LDC                     |     8|
|38    |IBUF                    |    38|
|39    |IBUFDS                  |    24|
|40    |IOBUF                   |    45|
|41    |OBUF                    |    71|
|42    |OBUFDS                  |     8|
|43    |OBUFT                   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                | 19056|
|2     |  xpm_cdc_single_inst                        |xpm_cdc_single                                  |     5|
|3     |  CDCE0                                      |init_clock_gen                                  |   367|
|4     |    SPI_MASTER_CLKGEN                        |spi32bit_master_write                           |    88|
|5     |      Inst_spi_timing_module                 |spi_timing_module                               |     7|
|6     |  FC                                         |FlashController                                 |   762|
|7     |    Inst_spi_ctrl                            |spi_ctrl                                        |   289|
|8     |  U0                                         |COUNTER_RISING                                  |    44|
|9     |  U15                                        |PULSE_GENERATOR                                 |   146|
|10    |  U24                                        |SW_GATE_AND_DELAY__xdcDup__1                    |    90|
|11    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__8                            |     1|
|12    |      xpm_memory_base_inst                   |xpm_memory_base__8                              |     1|
|13    |  U30                                        |FF_SR                                           |     1|
|14    |  U36                                        |SW_GATE_AND_DELAY__xdcDup__2                    |    89|
|15    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__9                            |     1|
|16    |      xpm_memory_base_inst                   |xpm_memory_base__9                              |     1|
|17    |  U37                                        |SW_GATE_AND_DELAY__xdcDup__3                    |    90|
|18    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__10                           |     1|
|19    |      xpm_memory_base_inst                   |xpm_memory_base__10                             |     1|
|20    |  U47                                        |PetirocSlowControl                              |  2271|
|21    |  U48                                        |SUBPAGE_Timer64                                 |    89|
|22    |    U0                                       |COUNTER_RISING_26                               |    44|
|23    |    U1                                       |CHRONO_ENABLE                                   |    45|
|24    |  U49                                        |COUNTER_RISING_0                                |    44|
|25    |  U5                                         |SW_GATE_AND_DELAY__xdcDup__4                    |    91|
|26    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__7                            |     1|
|27    |      xpm_memory_base_inst                   |xpm_memory_base__7                              |     1|
|28    |  U52                                        |i2cmaster                                       |   230|
|29    |    IICCORE                                  |i2c_master_v01                                  |   209|
|30    |  U55                                        |PetirocAnalogReadout                            |   569|
|31    |  U57                                        |SW_GATE_AND_DELAY__xdcDup__5                    |   119|
|32    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram                               |     1|
|33    |      xpm_memory_base_inst                   |xpm_memory_base                                 |     1|
|34    |  U62                                        |MCRateMeter                                     |  2083|
|35    |    \CPS_GENERATE[0].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__1 |   160|
|36    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__199             |     5|
|37    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__200             |     5|
|38    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__201             |     5|
|39    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__202             |     5|
|40    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__203             |     5|
|41    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__204             |     5|
|42    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__205             |     5|
|43    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__206             |     5|
|44    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__207             |     5|
|45    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__208             |     5|
|46    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__209             |     5|
|47    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__210             |     5|
|48    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__211             |     5|
|49    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__212             |     5|
|50    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__213             |     5|
|51    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__214             |     5|
|52    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__215             |     5|
|53    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__216             |     5|
|54    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__217             |     5|
|55    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__218             |     5|
|56    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__219             |     5|
|57    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__220             |     5|
|58    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__221             |     5|
|59    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__222             |     5|
|60    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__223             |     5|
|61    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__224             |     5|
|62    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__225             |     5|
|63    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__226             |     5|
|64    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__227             |     5|
|65    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__228             |     5|
|66    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__229             |     5|
|67    |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2                  |     5|
|68    |    \CPS_GENERATE[0].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__1 |    96|
|69    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__133             |     3|
|70    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__134             |     3|
|71    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__135             |     3|
|72    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__136             |     3|
|73    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__137             |     3|
|74    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__138             |     3|
|75    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__139             |     3|
|76    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__140             |     3|
|77    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__141             |     3|
|78    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__142             |     3|
|79    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__143             |     3|
|80    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__144             |     3|
|81    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__145             |     3|
|82    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__146             |     3|
|83    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__147             |     3|
|84    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__148             |     3|
|85    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__149             |     3|
|86    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__150             |     3|
|87    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__151             |     3|
|88    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__152             |     3|
|89    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__153             |     3|
|90    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__154             |     3|
|91    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__155             |     3|
|92    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__156             |     3|
|93    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__157             |     3|
|94    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__158             |     3|
|95    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__159             |     3|
|96    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__160             |     3|
|97    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__161             |     3|
|98    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__162             |     3|
|99    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__163             |     3|
|100   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3                  |     3|
|101   |    \CPS_GENERATE[1].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__2 |   160|
|102   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__167             |     5|
|103   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__168             |     5|
|104   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__169             |     5|
|105   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__170             |     5|
|106   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__171             |     5|
|107   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__172             |     5|
|108   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__173             |     5|
|109   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__174             |     5|
|110   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__175             |     5|
|111   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__176             |     5|
|112   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__177             |     5|
|113   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__178             |     5|
|114   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__179             |     5|
|115   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__180             |     5|
|116   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__181             |     5|
|117   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__182             |     5|
|118   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__183             |     5|
|119   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__184             |     5|
|120   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__185             |     5|
|121   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__186             |     5|
|122   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__187             |     5|
|123   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__188             |     5|
|124   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__189             |     5|
|125   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__190             |     5|
|126   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__191             |     5|
|127   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__192             |     5|
|128   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__193             |     5|
|129   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__194             |     5|
|130   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__195             |     5|
|131   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__196             |     5|
|132   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__197             |     5|
|133   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__198             |     5|
|134   |    \CPS_GENERATE[1].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__2 |    96|
|135   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__101             |     3|
|136   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__102             |     3|
|137   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__103             |     3|
|138   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__104             |     3|
|139   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__105             |     3|
|140   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__106             |     3|
|141   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__107             |     3|
|142   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__108             |     3|
|143   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__109             |     3|
|144   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__110             |     3|
|145   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__111             |     3|
|146   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__112             |     3|
|147   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__113             |     3|
|148   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__114             |     3|
|149   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__115             |     3|
|150   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__116             |     3|
|151   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__117             |     3|
|152   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__118             |     3|
|153   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__119             |     3|
|154   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__120             |     3|
|155   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__121             |     3|
|156   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__122             |     3|
|157   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__123             |     3|
|158   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__124             |     3|
|159   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__125             |     3|
|160   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__126             |     3|
|161   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__127             |     3|
|162   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__128             |     3|
|163   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__129             |     3|
|164   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__130             |     3|
|165   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__131             |     3|
|166   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__132             |     3|
|167   |    \CPS_GENERATE[2].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__3 |   160|
|168   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__135             |     5|
|169   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__136             |     5|
|170   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__137             |     5|
|171   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__138             |     5|
|172   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__139             |     5|
|173   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__140             |     5|
|174   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__141             |     5|
|175   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__142             |     5|
|176   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__143             |     5|
|177   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__144             |     5|
|178   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__145             |     5|
|179   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__146             |     5|
|180   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__147             |     5|
|181   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__148             |     5|
|182   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__149             |     5|
|183   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__150             |     5|
|184   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__151             |     5|
|185   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__152             |     5|
|186   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__153             |     5|
|187   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__154             |     5|
|188   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__155             |     5|
|189   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__156             |     5|
|190   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__157             |     5|
|191   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__158             |     5|
|192   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__159             |     5|
|193   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__160             |     5|
|194   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__161             |     5|
|195   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__162             |     5|
|196   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__163             |     5|
|197   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__164             |     5|
|198   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__165             |     5|
|199   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__166             |     5|
|200   |    \CPS_GENERATE[2].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__3 |    96|
|201   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__69              |     3|
|202   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__70              |     3|
|203   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__71              |     3|
|204   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__72              |     3|
|205   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__73              |     3|
|206   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__74              |     3|
|207   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__75              |     3|
|208   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__76              |     3|
|209   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__77              |     3|
|210   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__78              |     3|
|211   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__79              |     3|
|212   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__80              |     3|
|213   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__81              |     3|
|214   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__82              |     3|
|215   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__83              |     3|
|216   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__84              |     3|
|217   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__85              |     3|
|218   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__86              |     3|
|219   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__87              |     3|
|220   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__88              |     3|
|221   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__89              |     3|
|222   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__90              |     3|
|223   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__91              |     3|
|224   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__92              |     3|
|225   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__93              |     3|
|226   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__94              |     3|
|227   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__95              |     3|
|228   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__96              |     3|
|229   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__97              |     3|
|230   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__98              |     3|
|231   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__99              |     3|
|232   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__100             |     3|
|233   |    \CPS_GENERATE[3].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__4 |   160|
|234   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__103             |     5|
|235   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__104             |     5|
|236   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__105             |     5|
|237   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__106             |     5|
|238   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__107             |     5|
|239   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__108             |     5|
|240   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__109             |     5|
|241   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__110             |     5|
|242   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__111             |     5|
|243   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__112             |     5|
|244   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__113             |     5|
|245   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__114             |     5|
|246   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__115             |     5|
|247   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__116             |     5|
|248   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__117             |     5|
|249   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__118             |     5|
|250   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__119             |     5|
|251   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__120             |     5|
|252   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__121             |     5|
|253   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__122             |     5|
|254   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__123             |     5|
|255   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__124             |     5|
|256   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__125             |     5|
|257   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__126             |     5|
|258   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__127             |     5|
|259   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__128             |     5|
|260   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__129             |     5|
|261   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__130             |     5|
|262   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__131             |     5|
|263   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__132             |     5|
|264   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__133             |     5|
|265   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__134             |     5|
|266   |    \CPS_GENERATE[3].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__4 |    96|
|267   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__37              |     3|
|268   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__38              |     3|
|269   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__39              |     3|
|270   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__40              |     3|
|271   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__41              |     3|
|272   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__42              |     3|
|273   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__43              |     3|
|274   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__44              |     3|
|275   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__45              |     3|
|276   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__46              |     3|
|277   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__47              |     3|
|278   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__48              |     3|
|279   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__49              |     3|
|280   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__50              |     3|
|281   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__51              |     3|
|282   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__52              |     3|
|283   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__53              |     3|
|284   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__54              |     3|
|285   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__55              |     3|
|286   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__56              |     3|
|287   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__57              |     3|
|288   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__58              |     3|
|289   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__59              |     3|
|290   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__60              |     3|
|291   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__61              |     3|
|292   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__62              |     3|
|293   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__63              |     3|
|294   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__64              |     3|
|295   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__65              |     3|
|296   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__66              |     3|
|297   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__67              |     3|
|298   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__68              |     3|
|299   |    \CPS_GENERATE[4].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__5 |   160|
|300   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__71              |     5|
|301   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__72              |     5|
|302   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__73              |     5|
|303   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__74              |     5|
|304   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__75              |     5|
|305   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__76              |     5|
|306   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__77              |     5|
|307   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__78              |     5|
|308   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__79              |     5|
|309   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__80              |     5|
|310   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__81              |     5|
|311   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__82              |     5|
|312   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__83              |     5|
|313   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__84              |     5|
|314   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__85              |     5|
|315   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__86              |     5|
|316   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__87              |     5|
|317   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__88              |     5|
|318   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__89              |     5|
|319   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__90              |     5|
|320   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__91              |     5|
|321   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__92              |     5|
|322   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__93              |     5|
|323   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__94              |     5|
|324   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__95              |     5|
|325   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__96              |     5|
|326   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__97              |     5|
|327   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__98              |     5|
|328   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__99              |     5|
|329   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__100             |     5|
|330   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__101             |     5|
|331   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__102             |     5|
|332   |    \CPS_GENERATE[4].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1            |    96|
|333   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__5               |     3|
|334   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__6               |     3|
|335   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__7               |     3|
|336   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__8               |     3|
|337   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__9               |     3|
|338   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__10              |     3|
|339   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__11              |     3|
|340   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__12              |     3|
|341   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__13              |     3|
|342   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__14              |     3|
|343   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__15              |     3|
|344   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__16              |     3|
|345   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__17              |     3|
|346   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__18              |     3|
|347   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__19              |     3|
|348   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__20              |     3|
|349   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__21              |     3|
|350   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__22              |     3|
|351   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__23              |     3|
|352   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__24              |     3|
|353   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__25              |     3|
|354   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__26              |     3|
|355   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__27              |     3|
|356   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__28              |     3|
|357   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__29              |     3|
|358   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__30              |     3|
|359   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__31              |     3|
|360   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__32              |     3|
|361   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__33              |     3|
|362   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__34              |     3|
|363   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__35              |     3|
|364   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__36              |     3|
|365   |  U66                                        |EDGE_DETECTOR_FE                                |   118|
|366   |  U85                                        |U85_custompacket                                |  1069|
|367   |    xpm_RunTimer                             |xpm_cdc_array_single__parameterized0            |   160|
|368   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__39              |     5|
|369   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__40              |     5|
|370   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__41              |     5|
|371   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__42              |     5|
|372   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__43              |     5|
|373   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__44              |     5|
|374   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__45              |     5|
|375   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__46              |     5|
|376   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__47              |     5|
|377   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__48              |     5|
|378   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__49              |     5|
|379   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__50              |     5|
|380   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__51              |     5|
|381   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__52              |     5|
|382   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__53              |     5|
|383   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__54              |     5|
|384   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__55              |     5|
|385   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__56              |     5|
|386   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__57              |     5|
|387   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__58              |     5|
|388   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__59              |     5|
|389   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__60              |     5|
|390   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__61              |     5|
|391   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__62              |     5|
|392   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__63              |     5|
|393   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__64              |     5|
|394   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__65              |     5|
|395   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__66              |     5|
|396   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__67              |     5|
|397   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__68              |     5|
|398   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__69              |     5|
|399   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__70              |     5|
|400   |    xpm_GlobalCounter                        |xpm_cdc_array_single__parameterized0__xdcDup__6 |   160|
|401   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__7               |     5|
|402   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__8               |     5|
|403   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__9               |     5|
|404   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__10              |     5|
|405   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__11              |     5|
|406   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__12              |     5|
|407   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__13              |     5|
|408   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__14              |     5|
|409   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__15              |     5|
|410   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__16              |     5|
|411   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__17              |     5|
|412   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__18              |     5|
|413   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__19              |     5|
|414   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__20              |     5|
|415   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__21              |     5|
|416   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__22              |     5|
|417   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__23              |     5|
|418   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__24              |     5|
|419   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__25              |     5|
|420   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__26              |     5|
|421   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__27              |     5|
|422   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__28              |     5|
|423   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__29              |     5|
|424   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__30              |     5|
|425   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__31              |     5|
|426   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__32              |     5|
|427   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__33              |     5|
|428   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__34              |     5|
|429   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__35              |     5|
|430   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__36              |     5|
|431   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__37              |     5|
|432   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__38              |     5|
|433   |    xpm_fifo_async_inst                      |xpm_fifo_async                                  |   514|
|434   |      \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                                   |   510|
|435   |        \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized0                 |     2|
|436   |        \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__parameterized0__1                 |    50|
|437   |        \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1__1                 |    56|
|438   |        \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__parameterized0                    |    50|
|439   |        \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1                    |    56|
|440   |        \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                                |    20|
|441   |        \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0                |    11|
|442   |        \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_18                             |    13|
|443   |        \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_19             |    25|
|444   |        rdp_inst                             |xpm_counter_updn                                |    32|
|445   |        rdpp1_inst                           |xpm_counter_updn__parameterized0                |    29|
|446   |        rst_d1_inst                          |xpm_fifo_reg_bit                                |     2|
|447   |        wrp_inst                             |xpm_counter_updn_20                             |    28|
|448   |        wrpp1_inst                           |xpm_counter_updn__parameterized0_21             |    37|
|449   |        wrpp2_inst                           |xpm_counter_updn__parameterized1                |    24|
|450   |        xpm_fifo_rst_inst                    |xpm_fifo_rst                                    |    24|
|451   |          \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__1                             |     2|
|452   |          \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                                |     2|
|453   |          \gen_rst_ic.rrst_rd_inst           |xpm_reg_pipe_bit__parameterized0                |     4|
|454   |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_24                             |     1|
|455   |            \gen_pipe_bit[2].pipe_bit_inst   |xpm_fifo_reg_bit_25                             |     3|
|456   |          \gen_rst_ic.wrst_wr_inst           |xpm_reg_pipe_bit                                |     3|
|457   |            \gen_pipe_bit[0].pipe_bit_inst   |xpm_fifo_reg_bit_22                             |     1|
|458   |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_23                             |     2|
|459   |  U86                                        |SUBPAGE_ToT_And_TS                              |   525|
|460   |    U0                                       |CHRONO_STARTSTOP                                |    48|
|461   |    U1                                       |EDGE_DETECTOR_FE_16                             |   124|
|462   |    U10                                      |SW_GATE_AND_DELAY                               |    90|
|463   |      xpm_memory_sdpram_inst                 |xpm_memory_sdpram__6                            |     1|
|464   |        xpm_memory_base_inst                 |xpm_memory_base__6                              |     1|
|465   |    U15                                      |d_latch__parameterized1                         |    64|
|466   |    U17                                      |SYNC_FIX_DELAY                                  |     1|
|467   |    U2                                       |EDGE_DETECTOR_RE                                |   124|
|468   |    U4                                       |d_latch                                         |    65|
|469   |    U9                                       |SYNC_FIX_DELAY_17                               |     1|
|470   |  U89                                        |U89_UserHDL_MULTIPLEX_64                        |    64|
|471   |  U9                                         |TimestampGenerator                              |   607|
|472   |    xpm_cdc_async_rst_inst                   |xpm_cdc_async_rst                               |     2|
|473   |    \big_counter.xpm_cdc_gray_inst_1         |xpm_cdc_gray__1                                 |   262|
|474   |    \big_counter.xpm_cdc_gray_inst_2         |xpm_cdc_gray                                    |   262|
|475   |  USBInterface                               |ft600_fifo245_wrapper                           |  4319|
|476   |    Inst_ft600_fifo245_core                  |ft600_fifo245_core                              |  2505|
|477   |      SEC_SYS                                |security                                        |  1380|
|478   |        Inst_spi93lc56_16bit                 |spi93lc56_16bit                                 |   454|
|479   |    xpm_cdc_single_inst                      |xpm_cdc_single__parameterized0                  |     5|
|480   |  adcs                                       |adcs_top                                        |  5025|
|481   |    STATUS_SYNC                              |xpm_cdc_array_single                            |    52|
|482   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__1               |     4|
|483   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__2               |     4|
|484   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__3               |     4|
|485   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__4               |     4|
|486   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__5               |     4|
|487   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__6               |     4|
|488   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__7               |     4|
|489   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__8               |     4|
|490   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__9               |     4|
|491   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__10              |     4|
|492   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1__11              |     4|
|493   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1__12              |     4|
|494   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1                  |     4|
|495   |    adc_interface1                           |adc_interface                                   |  4258|
|496   |      ADC_DESER1                             |ADC_REC_1                                       |   240|
|497   |      ADC_SYNC1                              |adc_sync                                        |   540|
|498   |      AF_A0                                  |ADC_FRAME_S                                     |   180|
|499   |      AF_A1                                  |ADC_FRAME_S_1                                   |   180|
|500   |      AF_A2                                  |ADC_FRAME_S_2                                   |   180|
|501   |      AF_A3                                  |ADC_FRAME_S_3                                   |   180|
|502   |      AF_A4                                  |ADC_FRAME_S_4                                   |   180|
|503   |      AF_A5                                  |ADC_FRAME_S_5                                   |   180|
|504   |      AF_A6                                  |ADC_FRAME_S_6                                   |   180|
|505   |      AF_A7                                  |ADC_FRAME_S_7                                   |   180|
|506   |      AF_B0                                  |ADC_FRAME_S_8                                   |   180|
|507   |      AF_B1                                  |ADC_FRAME_S_9                                   |   180|
|508   |      AF_B2                                  |ADC_FRAME_S_10                                  |   180|
|509   |      AF_B3                                  |ADC_FRAME_S_11                                  |   183|
|510   |      AF_B4                                  |ADC_FRAME_S_12                                  |   180|
|511   |      AF_B5                                  |ADC_FRAME_S_13                                  |   180|
|512   |      AF_B6                                  |ADC_FRAME_S_14                                  |   180|
|513   |      AF_B7                                  |ADC_FRAME_S_15                                  |   180|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:04:01 . Memory (MB): peak = 1044.574 ; gain = 784.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 692 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:41 . Memory (MB): peak = 1044.574 ; gain = 390.145
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:04:01 . Memory (MB): peak = 1044.574 ; gain = 784.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2027]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2016]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2040]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2004]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1515]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1992]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 65 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
1029 Infos, 609 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:04:14 . Memory (MB): peak = 1044.574 ; gain = 795.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/top_Digital.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Digital_utilization_synth.rpt -pb top_Digital_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1044.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 12 12:42:33 2022...
[Thu May 12 12:42:36 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:33 . Memory (MB): peak = 1598.961 ; gain = 0.000
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.xci' is already up-to-date
[Thu May 12 12:42:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/runme.log
[Thu May 12 12:42:36 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_Digital.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_Digital.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_Digital.tcl -notrace
Command: link_design -top top_Digital -part xc7k160tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.dcp' for cell 'FASTCLOCKGEN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.dcp' for cell 'TBR'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.dcp' for cell 'dcm_top'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.dcp' for cell 'FC/PAGEMEM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.dcp' for cell 'USBInterface/ADDRESS_FIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.dcp' for cell 'USBInterface/DATA_READ_FIFO'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/.Xil/Vivado-9556-LAPTOP-O3N8AFU4/clk_wiz_0/clk_wiz_0.dcp' for cell 'adcs/dcm_ref'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/.Xil/Vivado-9556-LAPTOP-O3N8AFU4/fifo_generator_0/fifo_generator_0.dcp' for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2027]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2016]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2040]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2004]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1515]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1992]
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'dcm_top/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_board.xdc] for cell 'dcm_top/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'dcm_top/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.xdc] for cell 'dcm_top/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'FASTCLOCKGEN/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_board.xdc] for cell 'FASTCLOCKGEN/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'FASTCLOCKGEN/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.xdc] for cell 'FASTCLOCKGEN/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'USBInterface/DATA_READ_FIFO/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xdc] for cell 'USBInterface/DATA_READ_FIFO/U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'USBInterface/ADDRESS_FIFO/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xdc] for cell 'USBInterface/ADDRESS_FIFO/U0'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'timecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:877]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:877]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'itimecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:879]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:879]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1259.773 ; gain = 596.934
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/ADC_SYNC1/iinitialized_reg/C'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:902]
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/aaprog.iinitialized1_reg/D'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:902]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins adcs/adc_interface1/ADC_SYNC1/iinitialized_reg/C]'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:902]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/start_delay_reg/C'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:903]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins adcs/adc_interface1/start_delay_reg/C]'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:903]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/.Xil/Vivado-9556-LAPTOP-O3N8AFU4/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/.Xil/Vivado-9556-LAPTOP-O3N8AFU4/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FlashPageMemory/FlashPageMemory.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/TestBram/TestBram.dcp'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'dcm_top/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/DTClockGenerator/DTClockGenerator_late.xdc] for cell 'dcm_top/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'FASTCLOCKGEN/inst'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fast_clock/fast_clock_late.xdc] for cell 'FASTCLOCKGEN/inst'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'USBInterface/DATA_READ_FIFO/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs_clocks.xdc] for cell 'USBInterface/DATA_READ_FIFO/U0'
Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'USBInterface/ADDRESS_FIFO/U0'
Finished Parsing XDC File [c:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW_clocks.xdc] for cell 'USBInterface/ADDRESS_FIFO/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_2' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_1' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U85/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U62/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U57/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U57/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U37/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U37/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U86/U10/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U86/U10/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U24/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U24/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U36/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U36/xpm_memory_sdpram_inst'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances

127 Infos, 117 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1261.254 ; gain = 1011.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_scl expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 7314 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e8ed8ea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 423 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10702ca82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 70 cells

Phase 3 Sweep
WARNING: [Opt 31-163] Instance adcs/adc_interface1/ADC_DESER1/pins[0].iserdese2_slave with type ISERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
Phase 3 Sweep | Checksum: 10301d9d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 882 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10301d9d7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10301d9d7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1261.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f08ded7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.168 |
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 15559c366

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1582.965 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15559c366

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1582.965 ; gain = 321.711
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 119 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1582.965 ; gain = 321.711
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Digital_drc_opted.rpt -pb top_Digital_drc_opted.pb -rpx top_Digital_drc_opted.rpx
Command: report_drc -file top_Digital_drc_opted.rpt -pb top_Digital_drc_opted.pb -rpx top_Digital_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 1.8.  Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[3] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[2] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U24/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U24/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U24/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U24/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U24/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U24/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U24/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U24/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U24/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U24/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U36/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U36/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U36/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U36/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U36/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U36/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U36/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U36/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U36/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U36/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_scl expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1582.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2406249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'xpm_cdc_single_inst_i_1' is driving clock pin of 35 registers. This could lead to large hold time violations. First few involved registers are:
	USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4] {FDRE}
	USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2] {FDRE}
	USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1] {FDRE}
	USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3] {FDRE}
	USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1568cba80

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 242109ebe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 242109ebe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1582.965 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 242109ebe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bd91266f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd91266f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 221e92272

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0d96aba

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 215c3ee85

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 215c3ee85

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b01c9d87

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17e51fb87

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c5a6ced6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c5a6ced6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c5a6ced6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1582.965 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c5a6ced6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 211c2fbe0

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 211c2fbe0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.267. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2415404eb

Time (s): cpu = 00:01:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1582.965 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2415404eb

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2415404eb

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2415404eb

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 257cab023

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1582.965 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 257cab023

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1582.965 ; gain = 0.000
Ending Placer Task | Checksum: 1bf8f4659

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
172 Infos, 164 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1582.965 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_Digital_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_Digital_utilization_placed.rpt -pb top_Digital_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_Digital_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1582.965 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 1.8.  Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ce0edec6 ConstDB: 0 ShapeSum: f1806793 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 23d0e852

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1582.965 ; gain = 0.000
Post Restoration Checksum: NetGraph: 147132b3 NumContArr: f5fb59f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 23d0e852

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 23d0e852

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.965 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 23d0e852

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.965 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab6bd57d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.237  | TNS=0.000  | WHS=-1.648 | THS=-929.802|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 146acbfdc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1582.965 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.237  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 174293f01

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1590.535 ; gain = 7.570
Phase 2 Router Initialization | Checksum: 1c4b0847e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1590.535 ; gain = 7.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21242731e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1109
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.162  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1115faa0a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1593.355 ; gain = 10.391
Phase 4 Rip-up And Reroute | Checksum: 1115faa0a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1115faa0a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1115faa0a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1593.355 ; gain = 10.391
Phase 5 Delay and Skew Optimization | Checksum: 1115faa0a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12573bc09

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 1593.355 ; gain = 10.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=-0.297 | THS=-0.931 |

Phase 6.1 Hold Fix Iter | Checksum: 134b2028f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 1593.355 ; gain = 10.391
Phase 6 Post Hold Fix | Checksum: ece68504

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32905 %
  Global Horizontal Routing Utilization  = 1.52472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1821c8206

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1821c8206

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f12cff7a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 1593.355 ; gain = 10.391

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 236829ab3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1593.355 ; gain = 10.391
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 236829ab3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1593.355 ; gain = 10.391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1593.355 ; gain = 10.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 165 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1593.355 ; gain = 10.391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1593.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1593.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_Digital_drc_routed.rpt -pb top_Digital_drc_routed.pb -rpx top_Digital_drc_routed.rpx
Command: report_drc -file top_Digital_drc_routed.rpt -pb top_Digital_drc_routed.pb -rpx top_Digital_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1593.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_Digital_methodology_drc_routed.rpt -pb top_Digital_methodology_drc_routed.pb -rpx top_Digital_methodology_drc_routed.rpx
Command: report_methodology -file top_Digital_methodology_drc_routed.rpt -pb top_Digital_methodology_drc_routed.pb -rpx top_Digital_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/impl_1/top_Digital_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.742 ; gain = 18.387
INFO: [runtcl-4] Executing : report_power -file top_Digital_power_routed.rpt -pb top_Digital_power_summary_routed.pb -rpx top_Digital_power_routed.rpx
Command: report_power -file top_Digital_power_routed.rpt -pb top_Digital_power_summary_routed.pb -rpx top_Digital_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
203 Infos, 166 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1665.863 ; gain = 54.121
INFO: [runtcl-4] Executing : report_route_status -file top_Digital_route_status.rpt -pb top_Digital_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_Digital_timing_summary_routed.rpt -rpx top_Digital_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_Digital_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_Digital_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.852 ; gain = 0.977
Command: write_bitstream -force top_Digital.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO0_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO1_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO2_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO3_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO4_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO5_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO6_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer LEMO7_BUFF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer USBInterface/Inst_ft600_fifo245_core/GBUFBE[0].DRIVE_IO_BUS/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer USBInterface/Inst_ft600_fifo245_core/GBUFBE[1].DRIVE_IO_BUS/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer USBInterface/Inst_ft600_fifo245_core/GBUFBE[2].DRIVE_IO_BUS/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer USBInterface/Inst_ft600_fifo245_core/GBUFBE[3].DRIVE_IO_BUS/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 1.8.  Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[0]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[2]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[3]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[4]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[5]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC_i_1/O, cell FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_in1 is a gated clock net sourced by a combinational pin xpm_cdc_single_inst_i_1/O, cell xpm_cdc_single_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT xpm_cdc_single_inst_i_1 is driving clock pin of 35 cells. This could lead to large hold time violations. First few involved cells are:
    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4] {FDRE}
    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2] {FDRE}
    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1] {FDRE}
    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3] {FDRE}
    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0] {FDRE}
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[3] (net: FC/PAGEMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3] (net: TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0) which is driven by a register (USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[2] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3] (net: U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (U85/FIFO_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U24/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U24/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U24/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U24/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U24/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U24/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U24/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U24/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U24/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U24/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U36/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U36/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U36/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U36/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U36/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U36/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U36/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U36/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U36/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U36/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 6 net(s) have no routable loads. The problem bus(es) and/or net(s) are adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 66 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
WARNING: [Designutils 12-1515] STARTUP component has an active signal connected to CLK pin. Setting StartupClk to UserClk.
Creating bitmap...
Creating bitstream...
Bitstream compression saved 36786880 bits.
Writing bitstream ./top_Digital.bit...
Writing bitstream ./top_Digital.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 234 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2153.723 ; gain = 481.805
INFO: [Common 17-206] Exiting Vivado at Thu May 12 12:47:51 2022...
[Thu May 12 12:47:53 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:05:17 . Memory (MB): peak = 1598.961 ; gain = 0.000
# exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 12:47:53 2022...
