<stg><name>AES_Full_Pipeline_L_copy_o3</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %data_out, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %._crit_edge.loopexit.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i20:0 %i_4 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i20:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit.i20:2 %icmp_ln233 = icmp_eq  i5 %i_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit.i20:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit.i20:4 %add_ln233 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.i20:5 %br_ln233 = br i1 %icmp_ln233, void %.split.i22, void %AES_Decrypt.region_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
.split.i22:0 %i_6_cast = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i22:2 %state_1_addr = getelementptr i8 %state_1, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="state_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
.split.i22:3 %state_1_load = load i4 %state_1_addr

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.i22:6 %store_ln233 = store i5 %add_ln233, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
AES_Decrypt.region_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i22:1 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
.split.i22:3 %state_1_load = load i4 %state_1_addr

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i22:4 %data_out_addr = getelementptr i8 %data_out, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.split.i22:5 %store_ln235 = store i8 %state_1_load, i4 %data_out_addr

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.split.i22:7 %br_ln0 = br void %._crit_edge.loopexit.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="state_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="data_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="data_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="data_out" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="data_out" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="52" from="empty_6" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="72" from="i" to="i_4" fromId="5" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="81" from="p_str" to="specpipeline_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="i_4" to="icmp_ln233" fromId="10" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln233" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="empty" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_87" to="empty" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_87" to="empty" fromId="87" toId="13">
</dataflow>
<dataflow id="91" from="i_4" to="add_ln233" fromId="10" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln233" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="icmp_ln233" to="br_ln233" fromId="12" toId="15">
</dataflow>
<dataflow id="95" from="i_4" to="i_6_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="96" from="state_1" to="state_1_addr" fromId="35" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="state_1_addr" fromId="97" toId="17">
</dataflow>
<dataflow id="99" from="i_6_cast" to="state_1_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="100" from="state_1_addr" to="state_1_load" fromId="17" toId="18">
</dataflow>
<dataflow id="101" from="add_ln233" to="store_ln233" fromId="14" toId="19">
</dataflow>
<dataflow id="102" from="i" to="store_ln233" fromId="5" toId="19">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln233" fromId="103" toId="20">
</dataflow>
<dataflow id="106" from="empty_11" to="specloopname_ln233" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="state_1_addr" to="state_1_load" fromId="17" toId="21">
</dataflow>
<dataflow id="108" from="data_out" to="data_out_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_97" to="data_out_addr" fromId="97" toId="22">
</dataflow>
<dataflow id="110" from="i_6_cast" to="data_out_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="111" from="state_1_load" to="store_ln235" fromId="21" toId="23">
</dataflow>
<dataflow id="112" from="data_out_addr" to="store_ln235" fromId="22" toId="23">
</dataflow>
<dataflow id="113" from="icmp_ln233" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
