============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 12 2020  11:59:42 pm
  Module:                 econ_4x4_d10
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

      Clock                                  Clock    Source     No of   
      Name        Period   Rise    Fall      Domain  Pin/Port  Registers 
-------------------------------------------------------------------------
 clk              25000.0   0.0   12500.0   domain_1   clk            74 
 virtual_io_clk   25000.0   0.0   12500.0   domain_1                   0 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

                 Network   Network   Source   Source     Setup        Setup    
     Clock       Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
     Name         Rise      Fall      Rise     Fall       Rise         Fall    
-------------------------------------------------------------------------------
clk                  0.0       0.0      0.0      0.0          0.0          0.0 
virtual_io_clk       0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

       From              To           R->R      R->F      F->R      F->F  
--------------------------------------------------------------------------
  clk              clk              25000.0   12500.0   12500.0   25000.0 
  clk              virtual_io_clk   25000.0   12500.0   12500.0   25000.0 
  virtual_io_clk   clk              25000.0   12500.0   12500.0   25000.0 
  virtual_io_clk   virtual_io_clk   25000.0   12500.0   12500.0   25000.0 
