$date
  Fri Nov 23 20:00:57 2007
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 6 ! opcode[5:0] $end
$var reg 6 " funct[5:0] $end
$var reg 1 # branch $end
$var reg 1 $ mentoreg $end
$var reg 1 % memwrite $end
$var reg 4 & alucntr[3:0] $end
$var reg 1 ' alusrc $end
$var reg 1 ( jump $end
$var reg 1 ) regdst $end
$var reg 1 * regwrite $end
$scope module control_tb $end
$var reg 6 + opcode[5:0] $end
$var reg 6 , funct[5:0] $end
$var reg 1 - mentoreg $end
$var reg 1 . memwrite $end
$var reg 4 / alucntr[3:0] $end
$var reg 1 0 alusrc $end
$var reg 1 1 branch $end
$var reg 1 2 jump $end
$var reg 1 3 regdst $end
$var reg 1 4 regwrite $end
$upscope $end
$enddefinitions $end
#0
b000000 !
b100000 "
0#
0$
0%
b0000 &
0'
0(
1)
1*
b000000 +
b100000 ,
0-
0.
b0000 /
00
01
02
13
14
#10000000
b100001 "
b0001 &
b100001 ,
b0001 /
#20000000
b100010 "
b0010 &
b100010 ,
b0010 /
#30000000
b100011 "
b0011 &
b100011 ,
b0011 /
#40000000
b100100 "
b0100 &
b100100 ,
b0100 /
#50000000
b100101 "
b0101 &
b100101 ,
b0101 /
#60000000
b100110 "
b0110 &
b100110 ,
b0110 /
#70000000
b100111 "
b0111 &
b100111 ,
b0111 /
#80000000
b101010 "
b1010 &
b101010 ,
b1010 /
#90000000
b101011 "
b1011 &
b101011 ,
b1011 /
#100000000
b100011 !
b000000 "
1$
b0000 &
1'
0)
b100011 +
b000000 ,
1-
b0000 /
10
03
#110000000
b101011 !
1%
0*
b101011 +
1.
04
#120000000
b001000 !
0$
0%
1*
b001000 +
0-
0.
14
#130000000
b001001 !
b0010 &
b001001 +
b0010 /
#140000000
b000010 !
1(
0*
b000010 +
12
04
#150000000
b000011 !
1*
b000011 +
14
#160000000
#170000000
b111111 !
b111111 +
