{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 16:36:46 2015 " "Info: Processing started: Tue Jun 23 16:36:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP3 -c TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP3 -c TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_6x1:inst6\|dout\[3\] " "Warning: Node \"mux_6x1:inst6\|dout\[3\]\" is a latch" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_6x1:inst6\|dout\[1\] " "Warning: Node \"mux_6x1:inst6\|dout\[1\]\" is a latch" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_6x1:inst6\|dout\[2\] " "Warning: Node \"mux_6x1:inst6\|dout\[2\]\" is a latch" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_6x1:inst6\|dout\[0\] " "Warning: Node \"mux_6x1:inst6\|dout\[0\]\" is a latch" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "f10m " "Info: Assuming node \"f10m\" is an undefined clock" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "f10m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "m10-7:inst\|CNT_M10:inst\|inst1 " "Info: Detected ripple clock \"m10-7:inst\|CNT_M10:inst\|inst1\" as buffer" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "mux_6x1:inst6\|Mux4~18 " "Info: Detected gated clock \"mux_6x1:inst6\|Mux4~18\" as buffer" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "mux_6x1:inst6\|Mux4~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "m10-7:inst\|CNT_M10:inst1\|inst1 " "Info: Detected ripple clock \"m10-7:inst\|CNT_M10:inst1\|inst1\" as buffer" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt_n6:inst4\|qq\[1\] " "Info: Detected ripple clock \"cnt_n6:inst4\|qq\[1\]\" as buffer" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "cnt_n6:inst4\|qq\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt_n6:inst4\|qq\[2\] " "Info: Detected ripple clock \"cnt_n6:inst4\|qq\[2\]\" as buffer" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "cnt_n6:inst4\|qq\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "f10m register m10-7:inst\|CNT_M10:inst5\|inst1 register m10-7:inst\|CNT_M10:inst\|inst1 255.3 MHz 3.917 ns Internal " "Info: Clock \"f10m\" has Internal fmax of 255.3 MHz between source register \"m10-7:inst\|CNT_M10:inst5\|inst1\" and destination register \"m10-7:inst\|CNT_M10:inst\|inst1\" (period= 3.917 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.690 ns + Longest register register " "Info: + Longest register to register delay is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m10-7:inst\|CNT_M10:inst5\|inst1 1 REG LC_X2_Y18_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y18_N2; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst5\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst5|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.183 ns) 1.170 ns m10-7:inst\|CNT_M10:inst4\|inst~10 2 COMB LC_X2_Y17_N2 5 " "Info: 2: + IC(0.987 ns) + CELL(0.183 ns) = 1.170 ns; Loc. = LC_X2_Y17_N2; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst4\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.170 ns" { m10-7:inst|CNT_M10:inst5|inst1 m10-7:inst|CNT_M10:inst4|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.379 ns m10-7:inst\|CNT_M10:inst2\|inst~10 3 COMB LC_X2_Y17_N3 5 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 1.379 ns; Loc. = LC_X2_Y17_N3; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst2\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.209 ns" { m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.588 ns m10-7:inst\|CNT_M10:inst1\|inst~10 4 COMB LC_X2_Y17_N4 5 " "Info: 4: + IC(0.134 ns) + CELL(0.075 ns) = 1.588 ns; Loc. = LC_X2_Y17_N4; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst1\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.209 ns" { m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.223 ns) 3.690 ns m10-7:inst\|CNT_M10:inst\|inst1 5 REG LC_X27_Y1_N2 27 " "Info: 5: + IC(1.879 ns) + CELL(0.223 ns) = 3.690 ns; Loc. = LC_X27_Y1_N2; Fanout = 27; REG Node = 'm10-7:inst\|CNT_M10:inst\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.102 ns" { m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 15.07 % ) " "Info: Total cell delay = 0.556 ns ( 15.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.134 ns ( 84.93 % ) " "Info: Total interconnect delay = 3.134 ns ( 84.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.690 ns" { m10-7:inst|CNT_M10:inst5|inst1 m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.690 ns" { m10-7:inst|CNT_M10:inst5|inst1 m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } { 0.000ns 0.987ns 0.134ns 0.134ns 1.879ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"f10m\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.542 ns) 3.000 ns m10-7:inst\|CNT_M10:inst\|inst1 2 REG LC_X27_Y1_N2 27 " "Info: 2: + IC(1.630 ns) + CELL(0.542 ns) = 3.000 ns; Loc. = LC_X27_Y1_N2; Fanout = 27; REG Node = 'm10-7:inst\|CNT_M10:inst\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.172 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.67 % ) " "Info: Total cell delay = 1.370 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 54.33 % ) " "Info: Total interconnect delay = 1.630 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.000 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.000 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m source 3.061 ns - Longest register " "Info: - Longest clock path from clock \"f10m\" to source register is 3.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.542 ns) 3.061 ns m10-7:inst\|CNT_M10:inst5\|inst1 2 REG LC_X2_Y18_N2 6 " "Info: 2: + IC(1.691 ns) + CELL(0.542 ns) = 3.061 ns; Loc. = LC_X2_Y18_N2; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst5\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.233 ns" { f10m m10-7:inst|CNT_M10:inst5|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 44.76 % ) " "Info: Total cell delay = 1.370 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 55.24 % ) " "Info: Total interconnect delay = 1.691 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.061 ns" { f10m m10-7:inst|CNT_M10:inst5|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.061 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst5|inst1 } { 0.000ns 0.000ns 1.691ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.000 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.000 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.061 ns" { f10m m10-7:inst|CNT_M10:inst5|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.061 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst5|inst1 } { 0.000ns 0.000ns 1.691ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.690 ns" { m10-7:inst|CNT_M10:inst5|inst1 m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.690 ns" { m10-7:inst|CNT_M10:inst5|inst1 m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } { 0.000ns 0.987ns 0.134ns 0.134ns 1.879ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.223ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.000 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.000 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.061 ns" { f10m m10-7:inst|CNT_M10:inst5|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "3.061 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst5|inst1 } { 0.000ns 0.000ns 1.691ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "f10m 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"f10m\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\] mux_6x1:inst6\|dout\[3\] f10m 3.035 ns " "Info: Found hold time violation between source  pin or register \"cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\]\" and destination pin or register \"mux_6x1:inst6\|dout\[3\]\" for clock \"f10m\" (Hold time is 3.035 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.275 ns + Largest " "Info: + Largest clock skew is 5.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m destination 11.918 ns + Longest register " "Info: + Longest clock path from clock \"f10m\" to destination register is 11.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns m10-7:inst\|CNT_M10:inst1\|inst1 2 REG LC_X5_Y17_N7 6 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst1\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.387 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.973 ns) + CELL(0.698 ns) 6.886 ns cnt_n6:inst4\|qq\[2\] 3 REG LC_X29_Y21_N1 10 " "Info: 3: + IC(2.973 ns) + CELL(0.698 ns) = 6.886 ns; Loc. = LC_X29_Y21_N1; Fanout = 10; REG Node = 'cnt_n6:inst4\|qq\[2\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.671 ns" { m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] } "NODE_NAME" } } { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.183 ns) 7.514 ns mux_6x1:inst6\|Mux4~18 4 COMB LC_X29_Y21_N4 4 " "Info: 4: + IC(0.445 ns) + CELL(0.183 ns) = 7.514 ns; Loc. = LC_X29_Y21_N4; Fanout = 4; COMB Node = 'mux_6x1:inst6\|Mux4~18'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.628 ns" { cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.221 ns) + CELL(0.183 ns) 11.918 ns mux_6x1:inst6\|dout\[3\] 5 REG LC_X31_Y23_N9 7 " "Info: 5: + IC(4.221 ns) + CELL(0.183 ns) = 11.918 ns; Loc. = LC_X31_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.404 ns" { mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 21.73 % ) " "Info: Total cell delay = 2.590 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.328 ns ( 78.27 % ) " "Info: Total interconnect delay = 9.328 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.918 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.918 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.221ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.183ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m source 6.643 ns - Shortest register " "Info: - Shortest clock path from clock \"f10m\" to source register is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.698 ns) 3.156 ns m10-7:inst\|CNT_M10:inst\|inst1 2 REG LC_X27_Y1_N2 27 " "Info: 2: + IC(1.630 ns) + CELL(0.698 ns) = 3.156 ns; Loc. = LC_X27_Y1_N2; Fanout = 27; REG Node = 'm10-7:inst\|CNT_M10:inst\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.328 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.542 ns) 6.643 ns cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\] 3 REG LC_X30_Y22_N4 2 " "Info: 3: + IC(2.945 ns) + CELL(0.542 ns) = 6.643 ns; Loc. = LC_X30_Y22_N4; Fanout = 2; REG Node = 'cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.487 ns" { m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 31.13 % ) " "Info: Total cell delay = 2.068 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.575 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.643 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.643 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } { 0.000ns 0.000ns 1.630ns 2.945ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.918 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.918 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.221ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.183ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.643 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.643 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } { 0.000ns 0.000ns 1.630ns 2.945ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns - " "Info: - Micro clock to output delay of source is 0.156 ns" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.084 ns - Shortest register register " "Info: - Shortest register to register delay is 2.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\] 1 REG LC_X30_Y22_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y22_N4; Fanout = 2; REG Node = 'cnt_n16x6:inst1\|cnt_n16:inst7\|QQ\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.183 ns) 1.180 ns mux_6x1:inst6\|Mux3~239 2 COMB LC_X31_Y23_N1 1 " "Info: 2: + IC(0.997 ns) + CELL(0.183 ns) = 1.180 ns; Loc. = LC_X31_Y23_N1; Fanout = 1; COMB Node = 'mux_6x1:inst6\|Mux3~239'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.180 ns" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] mux_6x1:inst6|Mux3~239 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.389 ns mux_6x1:inst6\|Mux3~240 3 COMB LC_X31_Y23_N2 1 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 1.389 ns; Loc. = LC_X31_Y23_N2; Fanout = 1; COMB Node = 'mux_6x1:inst6\|Mux3~240'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.209 ns" { mux_6x1:inst6|Mux3~239 mux_6x1:inst6|Mux3~240 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.366 ns) 2.084 ns mux_6x1:inst6\|dout\[3\] 4 REG LC_X31_Y23_N9 7 " "Info: 4: + IC(0.329 ns) + CELL(0.366 ns) = 2.084 ns; Loc. = LC_X31_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.695 ns" { mux_6x1:inst6|Mux3~240 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 29.94 % ) " "Info: Total cell delay = 0.624 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 70.06 % ) " "Info: Total interconnect delay = 1.460 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.084 ns" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] mux_6x1:inst6|Mux3~239 mux_6x1:inst6|Mux3~240 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "2.084 ns" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] mux_6x1:inst6|Mux3~239 mux_6x1:inst6|Mux3~240 mux_6x1:inst6|dout[3] } { 0.000ns 0.997ns 0.134ns 0.329ns } { 0.000ns 0.183ns 0.075ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.918 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.918 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.221ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.183ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.643 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.643 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] } { 0.000ns 0.000ns 1.630ns 2.945ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.084 ns" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] mux_6x1:inst6|Mux3~239 mux_6x1:inst6|Mux3~240 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "2.084 ns" { cnt_n16x6:inst1|cnt_n16:inst7|QQ[3] mux_6x1:inst6|Mux3~239 mux_6x1:inst6|Mux3~240 mux_6x1:inst6|dout[3] } { 0.000ns 0.997ns 0.134ns 0.329ns } { 0.000ns 0.183ns 0.075ns 0.366ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\] ud f10m 2.365 ns register " "Info: tsu for register \"cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\]\" (data pin = \"ud\", clock pin = \"f10m\") is 2.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.998 ns + Longest pin register " "Info: + Longest pin to register delay is 8.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns ud 1 PIN PIN_J9 51 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_J9; Fanout = 51; PIN Node = 'ud'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { ud } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 320 -96 72 336 "ud" "" } { 112 216 240 128 "ud" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.460 ns) + CELL(0.366 ns) 5.913 ns cnt_n16x6:inst1\|cnt_n16:inst5\|CO~157 2 COMB LC_X31_Y22_N9 1 " "Info: 2: + IC(4.460 ns) + CELL(0.366 ns) = 5.913 ns; Loc. = LC_X31_Y22_N9; Fanout = 1; COMB Node = 'cnt_n16x6:inst1\|cnt_n16:inst5\|CO~157'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.826 ns" { ud cnt_n16x6:inst1|cnt_n16:inst5|CO~157 } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.075 ns) 6.503 ns cnt_n16x6:inst1\|cnt_n16:inst5\|CO~159 3 COMB LC_X30_Y22_N5 1 " "Info: 3: + IC(0.515 ns) + CELL(0.075 ns) = 6.503 ns; Loc. = LC_X30_Y22_N5; Fanout = 1; COMB Node = 'cnt_n16x6:inst1\|cnt_n16:inst5\|CO~159'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.590 ns" { cnt_n16x6:inst1|cnt_n16:inst5|CO~157 cnt_n16x6:inst1|cnt_n16:inst5|CO~159 } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.366 ns) 7.375 ns cnt_n16x6:inst1\|cnt_n16:inst5\|CO~158 4 COMB LC_X30_Y22_N6 6 " "Info: 4: + IC(0.506 ns) + CELL(0.366 ns) = 7.375 ns; Loc. = LC_X30_Y22_N6; Fanout = 6; COMB Node = 'cnt_n16x6:inst1\|cnt_n16:inst5\|CO~158'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.872 ns" { cnt_n16x6:inst1|cnt_n16:inst5|CO~159 cnt_n16x6:inst1|cnt_n16:inst5|CO~158 } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.870 ns) 8.998 ns cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\] 5 REG LC_X34_Y22_N2 2 " "Info: 5: + IC(0.753 ns) + CELL(0.870 ns) = 8.998 ns; Loc. = LC_X34_Y22_N2; Fanout = 2; REG Node = 'cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.623 ns" { cnt_n16x6:inst1|cnt_n16:inst5|CO~158 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns ( 30.72 % ) " "Info: Total cell delay = 2.764 ns ( 30.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.234 ns ( 69.28 % ) " "Info: Total interconnect delay = 6.234 ns ( 69.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "8.998 ns" { ud cnt_n16x6:inst1|cnt_n16:inst5|CO~157 cnt_n16x6:inst1|cnt_n16:inst5|CO~159 cnt_n16x6:inst1|cnt_n16:inst5|CO~158 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "8.998 ns" { ud ud~out0 cnt_n16x6:inst1|cnt_n16:inst5|CO~157 cnt_n16x6:inst1|cnt_n16:inst5|CO~159 cnt_n16x6:inst1|cnt_n16:inst5|CO~158 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } { 0.000ns 0.000ns 4.460ns 0.515ns 0.506ns 0.753ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.366ns 0.870ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m destination 6.643 ns - Shortest register " "Info: - Shortest clock path from clock \"f10m\" to destination register is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.698 ns) 3.156 ns m10-7:inst\|CNT_M10:inst\|inst1 2 REG LC_X27_Y1_N2 27 " "Info: 2: + IC(1.630 ns) + CELL(0.698 ns) = 3.156 ns; Loc. = LC_X27_Y1_N2; Fanout = 27; REG Node = 'm10-7:inst\|CNT_M10:inst\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.328 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.542 ns) 6.643 ns cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\] 3 REG LC_X34_Y22_N2 2 " "Info: 3: + IC(2.945 ns) + CELL(0.542 ns) = 6.643 ns; Loc. = LC_X34_Y22_N2; Fanout = 2; REG Node = 'cnt_n16x6:inst1\|cnt_n16:inst6\|QQ\[1\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.487 ns" { m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 31.13 % ) " "Info: Total cell delay = 2.068 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.575 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.643 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.643 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } { 0.000ns 0.000ns 1.630ns 2.945ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "8.998 ns" { ud cnt_n16x6:inst1|cnt_n16:inst5|CO~157 cnt_n16x6:inst1|cnt_n16:inst5|CO~159 cnt_n16x6:inst1|cnt_n16:inst5|CO~158 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "8.998 ns" { ud ud~out0 cnt_n16x6:inst1|cnt_n16:inst5|CO~157 cnt_n16x6:inst1|cnt_n16:inst5|CO~159 cnt_n16x6:inst1|cnt_n16:inst5|CO~158 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } { 0.000ns 0.000ns 4.460ns 0.515ns 0.506ns 0.753ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.366ns 0.870ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.643 ns" { f10m m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.643 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst|inst1 cnt_n16x6:inst1|cnt_n16:inst6|QQ[1] } { 0.000ns 0.000ns 1.630ns 2.945ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "f10m LED\[5\] mux_6x1:inst6\|dout\[3\] 18.091 ns register " "Info: tco from clock \"f10m\" to destination pin \"LED\[5\]\" through register \"mux_6x1:inst6\|dout\[3\]\" is 18.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m source 11.918 ns + Longest register " "Info: + Longest clock path from clock \"f10m\" to source register is 11.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns m10-7:inst\|CNT_M10:inst1\|inst1 2 REG LC_X5_Y17_N7 6 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst1\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.387 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.973 ns) + CELL(0.698 ns) 6.886 ns cnt_n6:inst4\|qq\[2\] 3 REG LC_X29_Y21_N1 10 " "Info: 3: + IC(2.973 ns) + CELL(0.698 ns) = 6.886 ns; Loc. = LC_X29_Y21_N1; Fanout = 10; REG Node = 'cnt_n6:inst4\|qq\[2\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.671 ns" { m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] } "NODE_NAME" } } { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.183 ns) 7.514 ns mux_6x1:inst6\|Mux4~18 4 COMB LC_X29_Y21_N4 4 " "Info: 4: + IC(0.445 ns) + CELL(0.183 ns) = 7.514 ns; Loc. = LC_X29_Y21_N4; Fanout = 4; COMB Node = 'mux_6x1:inst6\|Mux4~18'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.628 ns" { cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.221 ns) + CELL(0.183 ns) 11.918 ns mux_6x1:inst6\|dout\[3\] 5 REG LC_X31_Y23_N9 7 " "Info: 5: + IC(4.221 ns) + CELL(0.183 ns) = 11.918 ns; Loc. = LC_X31_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.404 ns" { mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 21.73 % ) " "Info: Total cell delay = 2.590 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.328 ns ( 78.27 % ) " "Info: Total interconnect delay = 9.328 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.918 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.918 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.221ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.183ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.173 ns + Longest register pin " "Info: + Longest register to pin delay is 6.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_6x1:inst6\|dout\[3\] 1 REG LC_X31_Y23_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[3\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.366 ns) 1.879 ns seg_dec:inst2\|Mux4~25 2 COMB LC_X36_Y30_N7 1 " "Info: 2: + IC(1.513 ns) + CELL(0.366 ns) = 1.879 ns; Loc. = LC_X36_Y30_N7; Fanout = 1; COMB Node = 'seg_dec:inst2\|Mux4~25'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.879 ns" { mux_6x1:inst6|dout[3] seg_dec:inst2|Mux4~25 } "NODE_NAME" } } { "seg_dec.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/seg_dec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(2.404 ns) 6.173 ns LED\[5\] 3 PIN PIN_M15 0 " "Info: 3: + IC(1.890 ns) + CELL(2.404 ns) = 6.173 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'LED\[5\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.294 ns" { seg_dec:inst2|Mux4~25 LED[5] } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 44.87 % ) " "Info: Total cell delay = 2.770 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.403 ns ( 55.13 % ) " "Info: Total interconnect delay = 3.403 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.173 ns" { mux_6x1:inst6|dout[3] seg_dec:inst2|Mux4~25 LED[5] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.173 ns" { mux_6x1:inst6|dout[3] seg_dec:inst2|Mux4~25 LED[5] } { 0.000ns 1.513ns 1.890ns } { 0.000ns 0.366ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.918 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.918 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[3] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.221ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.183ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.173 ns" { mux_6x1:inst6|dout[3] seg_dec:inst2|Mux4~25 LED[5] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.173 ns" { mux_6x1:inst6|dout[3] seg_dec:inst2|Mux4~25 LED[5] } { 0.000ns 1.513ns 1.890ns } { 0.000ns 0.366ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "mux_6x1:inst6\|dout\[2\] clr f10m 6.075 ns register " "Info: th for register \"mux_6x1:inst6\|dout\[2\]\" (data pin = \"clr\", clock pin = \"f10m\") is 6.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f10m destination 11.826 ns + Longest register " "Info: + Longest clock path from clock \"f10m\" to destination register is 11.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns f10m 1 CLK PIN_M20 28 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 28; CLK Node = 'f10m'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns m10-7:inst\|CNT_M10:inst1\|inst1 2 REG LC_X5_Y17_N7 6 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst1\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.387 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.973 ns) + CELL(0.698 ns) 6.886 ns cnt_n6:inst4\|qq\[2\] 3 REG LC_X29_Y21_N1 10 " "Info: 3: + IC(2.973 ns) + CELL(0.698 ns) = 6.886 ns; Loc. = LC_X29_Y21_N1; Fanout = 10; REG Node = 'cnt_n6:inst4\|qq\[2\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "3.671 ns" { m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] } "NODE_NAME" } } { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.183 ns) 7.514 ns mux_6x1:inst6\|Mux4~18 4 COMB LC_X29_Y21_N4 4 " "Info: 4: + IC(0.445 ns) + CELL(0.183 ns) = 7.514 ns; Loc. = LC_X29_Y21_N4; Fanout = 4; COMB Node = 'mux_6x1:inst6\|Mux4~18'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.628 ns" { cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.237 ns) + CELL(0.075 ns) 11.826 ns mux_6x1:inst6\|dout\[2\] 5 REG LC_X32_Y23_N9 7 " "Info: 5: + IC(4.237 ns) + CELL(0.075 ns) = 11.826 ns; Loc. = LC_X32_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[2\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.312 ns" { mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 20.99 % ) " "Info: Total cell delay = 2.482 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.344 ns ( 79.01 % ) " "Info: Total interconnect delay = 9.344 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.826 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.826 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[2] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.237ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns clr 1 PIN PIN_F10 47 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_F10; Fanout = 47; PIN Node = 'clr'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 344 -96 72 360 "clr" "" } { 128 216 240 144 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.967 ns) + CELL(0.183 ns) 5.237 ns mux_6x1:inst6\|Mux2~200 2 COMB LC_X32_Y23_N7 1 " "Info: 2: + IC(3.967 ns) + CELL(0.183 ns) = 5.237 ns; Loc. = LC_X32_Y23_N7; Fanout = 1; COMB Node = 'mux_6x1:inst6\|Mux2~200'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.150 ns" { clr mux_6x1:inst6|Mux2~200 } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.183 ns) 5.751 ns mux_6x1:inst6\|dout\[2\] 3 REG LC_X32_Y23_N9 7 " "Info: 3: + IC(0.331 ns) + CELL(0.183 ns) = 5.751 ns; Loc. = LC_X32_Y23_N9; Fanout = 7; REG Node = 'mux_6x1:inst6\|dout\[2\]'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.514 ns" { mux_6x1:inst6|Mux2~200 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.453 ns ( 25.27 % ) " "Info: Total cell delay = 1.453 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.298 ns ( 74.73 % ) " "Info: Total interconnect delay = 4.298 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.751 ns" { clr mux_6x1:inst6|Mux2~200 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.751 ns" { clr clr~out0 mux_6x1:inst6|Mux2~200 mux_6x1:inst6|dout[2] } { 0.000ns 0.000ns 3.967ns 0.331ns } { 0.000ns 1.087ns 0.183ns 0.183ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.826 ns" { f10m m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.826 ns" { f10m f10m~out0 m10-7:inst|CNT_M10:inst1|inst1 cnt_n6:inst4|qq[2] mux_6x1:inst6|Mux4~18 mux_6x1:inst6|dout[2] } { 0.000ns 0.000ns 1.689ns 2.973ns 0.445ns 4.237ns } { 0.000ns 0.828ns 0.698ns 0.698ns 0.183ns 0.075ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.751 ns" { clr mux_6x1:inst6|Mux2~200 mux_6x1:inst6|dout[2] } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.751 ns" { clr clr~out0 mux_6x1:inst6|Mux2~200 mux_6x1:inst6|dout[2] } { 0.000ns 0.000ns 3.967ns 0.331ns } { 0.000ns 1.087ns 0.183ns 0.183ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 16:36:47 2015 " "Info: Processing ended: Tue Jun 23 16:36:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
