
ubuntu-preinstalled/sg_sat_set_features:     file format elf32-littlearm


Disassembly of section .init:

000006c8 <.init>:
 6c8:	push	{r3, lr}
 6cc:	bl	1054 <abort@plt+0x8a0>
 6d0:	pop	{r3, pc}

Disassembly of section .plt:

000006d4 <__cxa_finalize@plt-0x14>:
 6d4:	push	{lr}		; (str lr, [sp, #-4]!)
 6d8:	ldr	lr, [pc, #4]	; 6e4 <__cxa_finalize@plt-0x4>
 6dc:	add	lr, pc, lr
 6e0:	ldr	pc, [lr, #8]!
 6e4:	andeq	r1, r1, r0, lsr #17

000006e8 <__cxa_finalize@plt>:
 6e8:	add	ip, pc, #0, 12
 6ec:	add	ip, ip, #69632	; 0x11000
 6f0:	ldr	pc, [ip, #2208]!	; 0x8a0

000006f4 <sg_ll_ata_pt@plt>:
 6f4:	add	ip, pc, #0, 12
 6f8:	add	ip, ip, #69632	; 0x11000
 6fc:	ldr	pc, [ip, #2200]!	; 0x898

00000700 <sg_cmds_close_device@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #69632	; 0x11000
 708:	ldr	pc, [ip, #2192]!	; 0x890

0000070c <__stack_chk_fail@plt>:
 70c:	add	ip, pc, #0, 12
 710:	add	ip, ip, #69632	; 0x11000
 714:	ldr	pc, [ip, #2184]!	; 0x888

00000718 <pr2serr@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #69632	; 0x11000
 720:	ldr	pc, [ip, #2176]!	; 0x880

00000724 <sg_print_sense@plt>:
 724:	add	ip, pc, #0, 12
 728:	add	ip, ip, #69632	; 0x11000
 72c:	ldr	pc, [ip, #2168]!	; 0x878

00000730 <__libc_start_main@plt>:
 730:	add	ip, pc, #0, 12
 734:	add	ip, ip, #69632	; 0x11000
 738:	ldr	pc, [ip, #2160]!	; 0x870

0000073c <__gmon_start__@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2152]!	; 0x868

00000748 <getopt_long@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2144]!	; 0x860

00000754 <sg_scsi_normalize_sense@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2136]!	; 0x858

00000760 <sg_if_can2stderr@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2128]!	; 0x850

0000076c <memset@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2120]!	; 0x848

00000778 <sg_get_llnum@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2112]!	; 0x840

00000784 <sg_convert_errno@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2104]!	; 0x838

00000790 <safe_strerror@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2096]!	; 0x830

0000079c <sg_get_num@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2088]!	; 0x828

000007a8 <sg_cmds_open_device@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2080]!	; 0x820

000007b4 <abort@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2072]!	; 0x818

Disassembly of section .text:

000007c0 <.text>:
     7c0:	svcmi	0x00f0e92d
     7c4:			; <UNDEFINED> instruction: 0xf8dfb0b5
     7c8:	movwcs	r2, #1904	; 0x770
     7cc:	stmib	sp, {sl, sp}^
     7d0:	blge	58d800 <abort@plt+0x58d04c>
     7d4:	tstcs	r0, #12, 6	; 0x30000000
     7d8:			; <UNDEFINED> instruction: 0xf8df930e
     7dc:	ldrbtmi	r3, [sl], #-1888	; 0xfffff8a0
     7e0:	stmib	sp, {r8, sl, sp}^
     7e4:	stmib	sp, {r1, r4, r8, sl, ip, lr}^
     7e8:	strmi	r5, [r6], -pc, lsl #10
     7ec:			; <UNDEFINED> instruction: 0x460f9511
     7f0:	ssatmi	r5, #9, r3, asr #17
     7f4:			; <UNDEFINED> instruction: 0xa748f8df
     7f8:	ldmdavs	fp, {r0, r3, r5, r7, r9, sl, lr}
     7fc:			; <UNDEFINED> instruction: 0xf04f9333
     800:			; <UNDEFINED> instruction: 0xf8df0300
     804:			; <UNDEFINED> instruction: 0xf8dfb740
     808:	ldrbtmi	r3, [sl], #1856	; 0x740
     80c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
     810:	blls	32544c <abort@plt+0x324c98>
     814:			; <UNDEFINED> instruction: 0x465a4639
     818:	strcs	r4, [r0], #-1584	; 0xfffff9d0
     81c:	movwls	r9, #1046	; 0x416
     820:			; <UNDEFINED> instruction: 0xf7ff4653
     824:	mcrrne	15, 9, lr, r1, cr2
     828:	adchi	pc, r3, r0
     82c:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
     830:	vmul.i8	d2, d0, d23
     834:	ldm	pc, {r0, r4, r7, pc}^	; <UNPREDICTABLE>
     838:	svchi	0x007af001
     83c:	svchi	0x00778f8f
     840:	svchi	0x008f8f8f
     844:	svcpl	0x008f8f8f
     848:	svchi	0x008f8f8f
     84c:	svchi	0x008f8f8f
     850:	svchi	0x008f5c8f
     854:	svchi	0x008f8f8f
     858:	svchi	0x008f8f8f
     85c:	svchi	0x004b8f8f
     860:	bvc	fe3cf0e4 <abort@plt+0xfe3ce930>
     864:	strcs	r8, [pc], pc, lsl #31
     868:	svchi	0x008f8f8f
     86c:	svchi	0x008f1c8f
     870:			; <UNDEFINED> instruction: 0xf04f228f
     874:	strb	r0, [ip, r1, lsl #16]
     878:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     87c:	movwcs	lr, #6089	; 0x17c9
     880:	tstls	r0, #4194304	; 0x400000
     884:	bls	37a7a0 <abort@plt+0x379fec>
     888:			; <UNDEFINED> instruction: 0x36c0f8df
     88c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     890:	svc	0x0084f7ff
     894:	movweq	pc, #49568	; 0xc1a0	; <UNPREDICTABLE>
     898:			; <UNDEFINED> instruction: 0xf033900e
     89c:	adcsle	r0, r8, r4, lsl #6
     8a0:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
     8a4:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     8a8:	svc	0x0036f7ff
     8ac:	bls	3789c8 <abort@plt+0x378214>
     8b0:			; <UNDEFINED> instruction: 0x3698f8df
     8b4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     8b8:	svc	0x0070f7ff
     8bc:			; <UNDEFINED> instruction: 0x901328ff
     8c0:			; <UNDEFINED> instruction: 0xf8dfd9a7
     8c4:	strcs	r0, [r1], #-1680	; 0xfffff970
     8c8:			; <UNDEFINED> instruction: 0xf7ff4478
     8cc:	eors	lr, r4, r6, lsr #30
     8d0:			; <UNDEFINED> instruction: 0xf8df9a0d
     8d4:	ldmpl	r3, {r3, r4, r5, r6, r9, sl, ip, sp}^
     8d8:			; <UNDEFINED> instruction: 0xf7ff6818
     8dc:	ldmcs	pc!, {r5, r6, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     8e0:	ldmible	r6, {r1, r4, ip, pc}
     8e4:			; <UNDEFINED> instruction: 0x0670f8df
     8e8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     8ec:	svc	0x0014f7ff
     8f0:	movwcs	lr, #4131	; 0x1023
     8f4:	str	r9, [ip, pc, lsl #6]
     8f8:			; <UNDEFINED> instruction: 0xf8df9a0d
     8fc:	ldmpl	r3, {r4, r6, r9, sl, ip, sp}^
     900:			; <UNDEFINED> instruction: 0xf7ff6818
     904:	stmib	sp, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
     908:	ldmib	sp, {r1, r3, r8}^
     90c:	strcc	r3, [r1], #-1034	; 0xfffffbf6
     910:			; <UNDEFINED> instruction: 0xf1b3bf08
     914:			; <UNDEFINED> instruction: 0xf47f3fff
     918:			; <UNDEFINED> instruction: 0xf8dfaf7c
     91c:	strcs	r0, [r1], #-1600	; 0xfffff9c0
     920:			; <UNDEFINED> instruction: 0xf7ff4478
     924:	strd	lr, [r8], -sl
     928:	tstls	r1, #67108864	; 0x4000000
     92c:			; <UNDEFINED> instruction: 0xf8dfe771
     930:	strcs	r0, [r0], #-1584	; 0xfffff9d0
     934:			; <UNDEFINED> instruction: 0xf7ff4478
     938:			; <UNDEFINED> instruction: 0xf8dfeef0
     93c:			; <UNDEFINED> instruction: 0xf8df2628
     940:	ldrbtmi	r3, [sl], #-1532	; 0xfffffa04
     944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     948:	subsmi	r9, sl, r3, lsr fp
     94c:	addhi	pc, r1, #64	; 0x40
     950:	eorslt	r4, r5, r0, lsr #12
     954:	svchi	0x00f0e8bd
     958:			; <UNDEFINED> instruction: 0xf8df4601
     95c:	strcs	r0, [r1], #-1548	; 0xfffff9f4
     960:			; <UNDEFINED> instruction: 0xf7ff4478
     964:			; <UNDEFINED> instruction: 0xf8dfeeda
     968:	ldrbtmi	r0, [r8], #-1540	; 0xfffff9fc
     96c:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     970:	bls	37a904 <abort@plt+0x37a150>
     974:			; <UNDEFINED> instruction: 0xf8df4604
     978:			; <UNDEFINED> instruction: 0xf85235f8
     97c:			; <UNDEFINED> instruction: 0xf8dbb003
     980:	adcsmi	r2, r2, #0
     984:			; <UNDEFINED> instruction: 0xf04fdb14
     988:	blls	403190 <abort@plt+0x4029dc>
     98c:	blls	3ed740 <abort@plt+0x3ecf8c>
     990:			; <UNDEFINED> instruction: 0xf8dfb373
     994:	ldrbtmi	r0, [r8], #-1504	; 0xfffffa20
     998:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     99c:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
     9a0:			; <UNDEFINED> instruction: 0xf8df2400
     9a4:	ldrbtmi	r0, [r9], #-1496	; 0xfffffa28
     9a8:			; <UNDEFINED> instruction: 0xf7ff4478
     9ac:			; <UNDEFINED> instruction: 0xe7c4eeb6
     9b0:			; <UNDEFINED> instruction: 0xf8571c53
     9b4:	adcsmi	sl, r3, #34	; 0x22
     9b8:	andcc	pc, r0, fp, asr #17
     9bc:			; <UNDEFINED> instruction: 0xf8dfdae5
     9c0:	ldrbtmi	r4, [ip], #-1472	; 0xfffffa40
     9c4:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     9c8:			; <UNDEFINED> instruction: 0xf7ff4620
     9cc:			; <UNDEFINED> instruction: 0xf8dbeea6
     9d0:	movwcc	r3, #4096	; 0x1000
     9d4:	andcc	pc, r0, fp, asr #17
     9d8:	blle	ffcd14ac <abort@plt+0xffcd0cf8>
     9dc:	streq	pc, [r4, #2271]!	; 0x8df
     9e0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     9e4:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
     9e8:	blls	3fa88c <abort@plt+0x3fa0d8>
     9ec:	bicsle	r2, r5, r0, lsl #22
     9f0:	svceq	0x0000f1ba
     9f4:	mvnhi	pc, r0
     9f8:	movwcs	lr, #43485	; 0xa9dd
     9fc:	svclt	0x00082b00
     a00:	svcvc	0x0080f1b2
     a04:	blls	3b5804 <abort@plt+0x3b5050>
     a08:			; <UNDEFINED> instruction: 0xf0002b0c
     a0c:	blls	3a1078 <abort@plt+0x3a08c4>
     a10:			; <UNDEFINED> instruction: 0xf0002b10
     a14:			; <UNDEFINED> instruction: 0x464180f7
     a18:	ldrbmi	r4, [r0], -sl, lsr #12
     a1c:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     a20:	vmull.p8	<illegal reg q8.5>, d0, d7
     a24:			; <UNDEFINED> instruction: 0xf8df80fb
     a28:			; <UNDEFINED> instruction: 0xf10d3560
     a2c:			; <UNDEFINED> instruction: 0xf10d0e7c
     a30:			; <UNDEFINED> instruction: 0xf10d0a60
     a34:	ldrbtmi	r0, [fp], #-2188	; 0xfffff774
     a38:			; <UNDEFINED> instruction: 0xf1032600
     a3c:			; <UNDEFINED> instruction: 0x96150c10
     a40:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
     a44:	ldm	ip, {r0, r1, r2, r3}
     a48:	stm	sl, {r0, r1, r2}
     a4c:	strbmi	r0, [r0], -r7
     a50:	subcs	r4, r0, #51380224	; 0x3100000
     a54:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     a58:			; <UNDEFINED> instruction: 0x961bab1b
     a5c:	strvs	lr, [r1], -r3, asr #19
     a60:	bls	4d8de0 <abort@plt+0x4d862c>
     a64:	ldmib	sp, {r1, r4, r8, fp, ip, pc}^
     a68:			; <UNDEFINED> instruction: 0xf88dbc0a
     a6c:	rsccs	r2, pc, #99	; 0x63
     a70:	rsbcs	pc, r9, sp, lsl #17
     a74:			; <UNDEFINED> instruction: 0xf88d2206
     a78:	bls	448c04 <abort@plt+0x448450>
     a7c:	rsbne	pc, r4, sp, lsl #17
     a80:	beq	2123ec <abort@plt+0x211c38>
     a84:	rsblt	pc, r5, sp, lsl #17
     a88:			; <UNDEFINED> instruction: 0xf88d0c09
     a8c:			; <UNDEFINED> instruction: 0xf88d0066
     a90:	tstlt	r2, r7, rrx
     a94:			; <UNDEFINED> instruction: 0xf88d2220
     a98:	andcs	r2, r0, r2, rrx
     a9c:	mlsvs	r2, sp, r8, pc	; <UNPREDICTABLE>
     aa0:			; <UNDEFINED> instruction: 0xf04f4651
     aa4:	subcs	r0, r0, #16, 24	; 0x1000
     aa8:	blge	5656c4 <abort@plt+0x564f10>
     aac:			; <UNDEFINED> instruction: 0xf0469204
     ab0:	movwls	r0, #30220	; 0x760c
     ab4:	andls	r2, r2, r4, lsl r3
     ab8:	andeq	lr, r0, sp, asr #19
     abc:	bls	3923a4 <abort@plt+0x391bf0>
     ac0:			; <UNDEFINED> instruction: 0xf8cd9508
     ac4:			; <UNDEFINED> instruction: 0xf8cd800c
     ac8:			; <UNDEFINED> instruction: 0xf88dc018
     acc:			; <UNDEFINED> instruction: 0xf7ff6062
     ad0:			; <UNDEFINED> instruction: 0x4601ee12
     ad4:			; <UNDEFINED> instruction: 0xf0402900
     ad8:	stccs	0, cr8, [r2, #-680]	; 0xfffffd58
     adc:	orrhi	pc, ip, r0, lsl #6
     ae0:	mlscc	ip, sp, r8, pc	; <UNPREDICTABLE>
     ae4:			; <UNDEFINED> instruction: 0xf0002b09
     ae8:	ldrtmi	r8, [r8], -pc, lsr #3
     aec:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     af0:	vmlal.s8	q9, d0, d0
     af4:	strcs	r8, [r0], #-411	; 0xfffffe65
     af8:	rsbsle	r2, r7, r0, lsl #26
     afc:	svclt	0x00b82c00
     b00:	ldr	r2, [sl, -r3, ror #8]
     b04:	strtmi	r4, [sl], -r1, asr #12
     b08:			; <UNDEFINED> instruction: 0xf7ff4650
     b0c:	cdpne	14, 0, cr14, cr7, cr14, {2}
     b10:	addhi	pc, r4, r0, asr #5
     b14:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     b18:	bleq	1f3cf54 <abort@plt+0x1f3c7a0>
     b1c:	beq	183cf58 <abort@plt+0x183c7a4>
     b20:	stmeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
     b24:			; <UNDEFINED> instruction: 0x2600447b
     b28:	ldfeqd	f7, [r0], {3}
     b2c:	blgt	3e6388 <abort@plt+0x3e5bd4>
     b30:	andeq	lr, pc, fp, lsl #17
     b34:	muleq	r7, ip, r8
     b38:	andeq	lr, r7, sl, lsl #17
     b3c:	strbmi	r2, [r0], -r0, asr #4
     b40:			; <UNDEFINED> instruction: 0xf7ff4631
     b44:	bls	3bc39c <abort@plt+0x3bbbe8>
     b48:			; <UNDEFINED> instruction: 0x961bab1b
     b4c:	stmib	r3, {r4, r9, fp, sp}^
     b50:	sbcsvs	r6, lr, r1, lsl #12
     b54:	bls	4f5170 <abort@plt+0x4f49bc>
     b58:			; <UNDEFINED> instruction: 0xf89d21ef
     b5c:			; <UNDEFINED> instruction: 0xf89d0028
     b60:			; <UNDEFINED> instruction: 0xf88d602c
     b64:	bls	488d6c <abort@plt+0x4885b8>
     b68:	addeq	pc, r4, sp, lsl #17
     b6c:	addne	pc, sl, sp, lsl #17
     b70:	addcs	pc, r2, sp, lsl #17
     b74:	stmdals	sl, {r1, r3, r9, fp, ip, pc}
     b78:	beq	4a6fa8 <abort@plt+0x4a67f4>
     b7c:	addcs	pc, r6, sp, lsl #17
     b80:			; <UNDEFINED> instruction: 0x0c009a0b
     b84:			; <UNDEFINED> instruction: 0xf88d0e09
     b88:			; <UNDEFINED> instruction: 0xf88d6085
     b8c:	beq	480db4 <abort@plt+0x480600>
     b90:	addne	pc, r3, sp, lsl #17
     b94:	addcs	pc, r7, sp, lsl #17
     b98:	svceq	0x0000f1b9
     b9c:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
     ba0:			; <UNDEFINED> instruction: 0xf88d2206
     ba4:	bls	448da0 <abort@plt+0x4485ec>
     ba8:	eorcs	fp, r0, #-2147483648	; 0x80000000
     bac:	rsbscs	pc, lr, sp, lsl #17
     bb0:			; <UNDEFINED> instruction: 0xf89d2000
     bb4:	andscs	r6, r0, #126	; 0x7e
     bb8:			; <UNDEFINED> instruction: 0xf04f4659
     bbc:	movwls	r0, #23616	; 0x5c40
     bc0:	andls	sl, r2, r5, lsl fp
     bc4:	streq	pc, [ip], -r6, asr #32
     bc8:	tstcs	r4, #469762048	; 0x1c000000
     bcc:	andls	r9, r0, r1
     bd0:	strls	r4, [r8, #-1592]	; 0xfffff9c8
     bd4:	andhi	pc, ip, sp, asr #17
     bd8:			; <UNDEFINED> instruction: 0xf8cd9206
     bdc:	andls	ip, lr, #16
     be0:	rsbsvs	pc, lr, sp, lsl #17
     be4:	stc	7, cr15, [r6, #1020]	; 0x3fc
     be8:	ldrb	r4, [r3, -r1, lsl #12]!
     bec:	strtmi	r4, [r1], -r8, ror #17
     bf0:			; <UNDEFINED> instruction: 0xf7ff4478
     bf4:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     bf8:	stmiami	r6!, {r7, r8, ip, lr, pc}^
     bfc:			; <UNDEFINED> instruction: 0xf7ff4478
     c00:	ldrb	lr, [fp, -ip, lsl #27]!
     c04:	svceq	0x0000f1b9
     c08:	sbchi	pc, r6, r0
     c0c:	strtmi	r4, [sl], -r1, asr #12
     c10:			; <UNDEFINED> instruction: 0xf7ff4650
     c14:	cdpne	13, 0, cr14, cr7, cr10, {6}
     c18:	addshi	pc, pc, r0, lsl #5
     c1c:			; <UNDEFINED> instruction: 0xf0402d00
     c20:	rsbsmi	r8, pc, #199	; 0xc7
     c24:			; <UNDEFINED> instruction: 0xf7ff4638
     c28:	strmi	lr, [r4], -lr, lsr #27
     c2c:	vabd.u8	q15, q0, q10
     c30:	streq	r8, [sl, sp, lsr #2]
     c34:	cfstr32cs	mvfx13, [r1, #-496]	; 0xfffffe10
     c38:	ldmmi	r7, {r0, r2, r3, r8, sl, fp, ip, lr, pc}^
     c3c:			; <UNDEFINED> instruction: 0xf7ff4478
     c40:	stccs	13, cr14, [r2, #-432]	; 0xfffffe50
     c44:	subeq	pc, r0, #79	; 0x4f
     c48:	svclt	0x00d44641
     c4c:	movwcs	r2, #4864	; 0x1300
     c50:			; <UNDEFINED> instruction: 0xf7ff2000
     c54:	bls	33c1fc <abort@plt+0x33ba48>
     c58:	cmpcs	r0, r0, asr #12
     c5c:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     c60:			; <UNDEFINED> instruction: 0xf0002800
     c64:			; <UNDEFINED> instruction: 0xf89d80f8
     c68:	blcs	2ccdd4 <abort@plt+0x2cc620>
     c6c:	ldm	pc, {r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     c70:	ldmdbne	r9, {r0, r1, ip, sp, lr, pc}
     c74:	strpl	r0, [r6, #-1588]	; 0xfffff9cc
     c78:	ldmdbcc	r9!, {r4, r6, r8, fp, lr}
     c7c:	stccs	14, cr3, [r1, #-228]	; 0xffffff1c
     c80:	msrhi	LR_und, r0
     c84:	ldrtmi	r2, [r8], -r3, lsl #8
     c88:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     c8c:			; <UNDEFINED> instruction: 0xf6bf2800
     c90:	submi	sl, r0, #51, 30	; 0xcc
     c94:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     c98:	stmiami	r0, {r0, r9, sl, lr}^
     c9c:			; <UNDEFINED> instruction: 0xf7ff4478
     ca0:			; <UNDEFINED> instruction: 0xe729ed3c
     ca4:			; <UNDEFINED> instruction: 0x205af89d
     ca8:			; <UNDEFINED> instruction: 0xf0402a00
     cac:			; <UNDEFINED> instruction: 0xf89d80da
     cb0:	bcs	748e24 <abort@plt+0x748670>
     cb4:	tsthi	sl, r0	; <UNPREDICTABLE>
     cb8:			; <UNDEFINED> instruction: 0xf0002b01
     cbc:	stmiblt	r2!, {r2, r4, r5, r6, r7, pc}
     cc0:	umullne	pc, ip, sp, r8	; <UNPREDICTABLE>
     cc4:	cmneq	pc, #1	; <UNPREDICTABLE>
     cc8:			; <UNDEFINED> instruction: 0xf43f2b72
     ccc:	ldmmi	r4!, {r0, r3, r8, r9, sl, fp, sp, pc}
     cd0:	ldrbtmi	r2, [r8], #-1121	; 0xfffffb9f
     cd4:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     cd8:	stccs	7, cr14, [r1, #-852]	; 0xfffffcac
     cdc:	rscshi	pc, pc, r0, asr #6
     ce0:	ldrb	r2, [r0, r2, lsl #8]
     ce4:	vpadd.f32	d18, d0, d1
     ce8:	strbtcs	r8, [r2], #-224	; 0xffffff20
     cec:			; <UNDEFINED> instruction: 0xf89de7cb
     cf0:	blcs	40ce60 <abort@plt+0x40c6ac>
     cf4:	sbcshi	pc, pc, r0
     cf8:	strcs	r4, [fp], #-2218	; 0xfffff756
     cfc:			; <UNDEFINED> instruction: 0xf7ff4478
     d00:	strb	lr, [r0, ip, lsl #26]
     d04:	strcs	r4, [r7], #-2216	; 0xfffff758
     d08:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
     d0c:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
     d10:	stccs	7, cr14, [r1, #-740]	; 0xfffffd1c
     d14:	sbcshi	pc, r5, r0, asr #6
     d18:	ldr	r2, [r4, r6, lsl #8]!
     d1c:			; <UNDEFINED> instruction: 0x305af89d
     d20:			; <UNDEFINED> instruction: 0xf0002b20
     d24:	stccs	0, cr8, [r1, #-680]	; 0xfffffd58
     d28:	adchi	pc, r0, r0, asr #6
     d2c:	str	r2, [sl, r5, lsl #8]!
     d30:	rsble	r2, r6, r8, lsl r9
     d34:	strbtcs	r4, [r1], #-2205	; 0xfffff763
     d38:			; <UNDEFINED> instruction: 0xf7ff4478
     d3c:	str	lr, [r2, lr, ror #25]!
     d40:	cmnle	r4, r0, lsl #26
     d44:	svceq	0x0000f1b9
     d48:	strbmi	sp, [r1], -fp, asr #32
     d4c:			; <UNDEFINED> instruction: 0x462a4650
     d50:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     d54:			; <UNDEFINED> instruction: 0xf6ff1e07
     d58:	blmi	fe56caf0 <abort@plt+0xfe56c33c>
     d5c:			; <UNDEFINED> instruction: 0xf103447b
     d60:			; <UNDEFINED> instruction: 0xf10d0c10
     d64:	blgt	3c3b5c <abort@plt+0x3c33a8>
     d68:	stmeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
     d6c:	ldrls	r2, [r5], -r0, lsl #12
     d70:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     d74:	andeq	lr, pc, fp, lsl #17
     d78:	ldm	ip, {r3, r4, r8, r9, fp, sp, pc}
     d7c:	stm	r3, {r0, r1, r2}
     d80:	strbmi	r0, [r0], -r7
     d84:	subcs	r4, r0, #51380224	; 0x3100000
     d88:	ldcl	7, cr15, [r0], #1020	; 0x3fc
     d8c:			; <UNDEFINED> instruction: 0x961bab1b
     d90:	strvs	lr, [r1], -r3, asr #19
     d94:			; <UNDEFINED> instruction: 0xe6de60de
     d98:	stmmi	r6, {r0, r2, r3, r4, r8, r9, ip, sp, pc}
     d9c:			; <UNDEFINED> instruction: 0xf7ff4478
     da0:			; <UNDEFINED> instruction: 0x462aecbc
     da4:	ldrbmi	r4, [r0], -r1, asr #12
     da8:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     dac:	ble	8085d0 <abort@plt+0x807e1c>
     db0:			; <UNDEFINED> instruction: 0x4638427f
     db4:	stcl	7, cr15, [ip], #1020	; 0x3fc
     db8:			; <UNDEFINED> instruction: 0x46024651
     dbc:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
     dc0:	stc	7, cr15, [sl], #1020	; 0x3fc
     dc4:	ldmdami	sp!, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
     dc8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     dcc:	stc	7, cr15, [r4], #1020	; 0x3fc
     dd0:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
     dd4:	stc	7, cr15, [r0], #1020	; 0x3fc
     dd8:	andcs	lr, r7, #734003200	; 0x2bc00000
     ddc:	rsbscs	pc, sp, sp, lsl #17
     de0:	strbmi	lr, [r1], -r1, ror #13
     de4:	andcs	r4, r0, #80, 12	; 0x5000000
     de8:	ldcl	7, cr15, [lr], {255}	; 0xff
     dec:			; <UNDEFINED> instruction: 0xf6ff1e07
     df0:	blmi	1d2ca58 <abort@plt+0x1d2c2a4>
     df4:			; <UNDEFINED> instruction: 0xe7b2447b
     df8:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
     dfc:	stc	7, cr15, [ip], {255}	; 0xff
     e00:	ldmdami	r2!, {r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}^
     e04:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
     e08:	stc	7, cr15, [r6], {255}	; 0xff
     e0c:	ldmdami	r0!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
     e10:			; <UNDEFINED> instruction: 0xf7ff4478
     e14:			; <UNDEFINED> instruction: 0xf1b9ec82
     e18:	adcsle	r0, lr, r0, lsl #30
     e1c:	strtmi	r4, [sl], -r1, asr #12
     e20:			; <UNDEFINED> instruction: 0xf7ff4650
     e24:	cdpne	12, 0, cr14, cr7, cr2, {6}
     e28:	bfi	sp, r7, (invalid: 21:1)
     e2c:	strtmi	r4, [r0], -r4, asr #4
     e30:	stc	7, cr15, [lr], #1020	; 0x3fc
     e34:	stmdami	r7!, {r0, r9, sl, lr}^
     e38:			; <UNDEFINED> instruction: 0xf7ff4478
     e3c:	strtmi	lr, [r0], -lr, ror #24
     e40:	stc	7, cr15, [r0], #1020	; 0x3fc
     e44:	ldrb	r4, [r7], -r4, lsl #12
     e48:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
     e4c:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
     e50:			; <UNDEFINED> instruction: 0xf7ffe64b
     e54:	stmdami	r1!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}^
     e58:	ldrbtmi	r2, [r8], #-1122	; 0xfffffb9e
     e5c:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     e60:	blcs	7aaac <abort@plt+0x7a2f8>
     e64:	strbtcs	fp, [r2], #-3860	; 0xfffff0ec
     e68:	smlad	ip, r5, r4, r2
     e6c:	strcs	r4, [r5], #-2140	; 0xfffff7a4
     e70:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
     e74:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
     e78:			; <UNDEFINED> instruction: 0xf89de705
     e7c:	blcs	cff0 <abort@plt+0xc83c>
     e80:	svcge	0x0051f47f
     e84:	stclle	13, cr2, [r7, #-4]
     e88:	ldrbt	r2, [ip], r9, lsl #8
     e8c:	stmdbls	lr, {r0, r2, r4, r6, fp, lr}
     e90:			; <UNDEFINED> instruction: 0xf7ff4478
     e94:	stccs	12, cr14, [r1, #-264]	; 0xfffffef8
     e98:	mrcge	7, 7, APSR_nzcv, cr5, cr15, {1}
     e9c:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
     ea0:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
     ea4:	ldrcs	lr, [r5], #-1775	; 0xfffff911
     ea8:	ldmdami	r0, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
     eac:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
     eb0:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
     eb4:	stmdami	lr, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
     eb8:	ldrbtmi	r2, [r8], #-1064	; 0xfffffbd8
     ebc:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
     ec0:	stmdami	ip, {r0, r5, r6, r7, r9, sl, sp, lr, pc}^
     ec4:	stmdbls	lr, {r1, r2, sl, sp}
     ec8:			; <UNDEFINED> instruction: 0xf7ff4478
     ecc:	ldrb	lr, [sl], r6, lsr #24
     ed0:	strcs	r4, [r3], #-2121	; 0xfffff7b7
     ed4:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
     ed8:	ldc	7, cr15, [lr], {255}	; 0xff
     edc:	stmdami	r7, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}^
     ee0:	stmdbls	lr, {r1, sl, sp}
     ee4:			; <UNDEFINED> instruction: 0xf7ff4478
     ee8:			; <UNDEFINED> instruction: 0xe6ccec18
     eec:	mlscc	ip, sp, r8, pc	; <UNPREDICTABLE>
     ef0:	tstle	r8, r9, lsl #22
     ef4:	umullne	pc, ip, sp, r8	; <UNPREDICTABLE>
     ef8:	cmneq	pc, #1	; <UNPREDICTABLE>
     efc:			; <UNDEFINED> instruction: 0xf47f2b72
     f00:			; <UNDEFINED> instruction: 0xf89daee6
     f04:	ldrbeq	r3, [fp, -pc, rrx]
     f08:	cfstr64ge	mvdx15, [pc, #508]!	; 110c <abort@plt+0x958>
     f0c:	strcs	r4, [fp], #-2108	; 0xfffff7c4
     f10:			; <UNDEFINED> instruction: 0xf7ff4478
     f14:	ldrt	lr, [r6], r2, lsl #24
     f18:	strcs	r4, [r9], #-2106	; 0xfffff7c6
     f1c:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
     f20:	bl	ffebef24 <abort@plt+0xffebe770>
     f24:	stccs	6, cr14, [r0, #-700]	; 0xfffffd44
     f28:	ldmdami	r7!, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
     f2c:	ldrbtmi	r2, [r8], #-1045	; 0xfffffbeb
     f30:	bl	ffcbef34 <abort@plt+0xffcbe780>
     f34:	svclt	0x0000e6a7
     f38:	andeq	r1, r1, r2, lsr #15
     f3c:	andeq	r0, r0, r0, rrx
     f40:	strdeq	r1, [r1], -sl
     f44:	andeq	r0, r0, ip, asr r9
     f48:	andeq	r1, r1, r2, ror r7
     f4c:	andeq	r0, r0, r8, ror r0
     f50:	andeq	r0, r0, sl, asr #28
     f54:	andeq	r0, r0, ip, asr #17
     f58:	andeq	r0, r0, lr, lsl #17
     f5c:	strdeq	r0, [r0], -r8
     f60:	andeq	r0, r0, r0, lsl #17
     f64:	andeq	r1, r1, lr, lsr r6
     f68:	ldrdeq	r0, [r0], -r4
     f6c:	andeq	r0, r0, sl, asr #16
     f70:	andeq	r0, r0, r4, rrx
     f74:	andeq	r0, r0, r2, ror #27
     f78:	andeq	r0, r0, r6, lsl #28
     f7c:	andeq	r0, r0, r4, lsl lr
     f80:	muleq	r0, r6, sp
     f84:	ldrdeq	r0, [r0], -r2
     f88:	andeq	r1, r0, lr, ror #4
     f8c:	andeq	r1, r0, r0, lsl #3
     f90:	andeq	r0, r0, r4, ror #31
     f94:	strdeq	r0, [r0], -r4
     f98:	andeq	r0, r0, r8, asr #24
     f9c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
     fa0:	andeq	r0, r0, r2, asr #27
     fa4:	ldrdeq	r0, [r0], -r8
     fa8:	ldrdeq	r0, [r0], -lr
     fac:			; <UNDEFINED> instruction: 0x00000db8
     fb0:	andeq	r0, r0, r8, asr #30
     fb4:	andeq	r0, r0, r8, ror sl
     fb8:	andeq	r0, r0, lr, ror sl
     fbc:	andeq	r0, r0, r2, lsl #20
     fc0:	andeq	r0, r0, r2, ror #7
     fc4:			; <UNDEFINED> instruction: 0x00000eb0
     fc8:	andeq	r0, r0, lr, asr sl
     fcc:	andeq	r0, r0, r6, asr #25
     fd0:	ldrdeq	r0, [r0], -r4
     fd4:	andeq	r0, r0, r0, lsl #28
     fd8:	andeq	r0, r0, r2, lsl sp
     fdc:	andeq	r0, r0, lr, lsl #24
     fe0:	andeq	r0, r0, lr, asr #20
     fe4:	andeq	r0, r0, r0, lsl #25
     fe8:	muleq	r0, r2, ip
     fec:	andeq	r0, r0, r2, ror fp
     ff0:	andeq	r0, r0, lr, ror #21
     ff4:	andeq	r0, r0, r0, asr sl
     ff8:	muleq	r0, lr, sl
     ffc:	andeq	r0, r0, r4, ror #20
    1000:	muleq	r0, r0, ip
    1004:	andeq	r0, r0, sl, ror r9
    1008:			; <UNDEFINED> instruction: 0x000009be
    100c:	bleq	3d150 <abort@plt+0x3c99c>
    1010:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1014:	strbtmi	fp, [sl], -r2, lsl #24
    1018:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    101c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1020:	ldrmi	sl, [sl], #776	; 0x308
    1024:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1028:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    102c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1030:			; <UNDEFINED> instruction: 0xf85a4b06
    1034:	stmdami	r6, {r0, r1, ip, sp}
    1038:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    103c:	bl	1e3f040 <abort@plt+0x1e3e88c>
    1040:	bl	fee3f044 <abort@plt+0xfee3e890>
    1044:	andeq	r0, r1, r0, asr #30
    1048:	andeq	r0, r0, r4, asr r0
    104c:	andeq	r0, r0, ip, rrx
    1050:	andeq	r0, r0, r0, ror r0
    1054:	ldr	r3, [pc, #20]	; 1070 <abort@plt+0x8bc>
    1058:	ldr	r2, [pc, #20]	; 1074 <abort@plt+0x8c0>
    105c:	add	r3, pc, r3
    1060:	ldr	r2, [r3, r2]
    1064:	cmp	r2, #0
    1068:	bxeq	lr
    106c:	b	73c <__gmon_start__@plt>
    1070:	andeq	r0, r1, r0, lsr #30
    1074:	andeq	r0, r0, r8, rrx
    1078:	blmi	1d3098 <abort@plt+0x1d28e4>
    107c:	bmi	1d2264 <abort@plt+0x1d1ab0>
    1080:	addmi	r4, r3, #2063597568	; 0x7b000000
    1084:	andle	r4, r3, sl, ror r4
    1088:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    108c:	ldrmi	fp, [r8, -r3, lsl #2]
    1090:	svclt	0x00004770
    1094:	andeq	r1, r1, r8, asr #32
    1098:	andeq	r1, r1, r4, asr #32
    109c:	strdeq	r0, [r1], -ip
    10a0:	andeq	r0, r0, ip, asr r0
    10a4:	stmdbmi	r9, {r3, fp, lr}
    10a8:	bmi	252290 <abort@plt+0x251adc>
    10ac:	bne	252298 <abort@plt+0x251ae4>
    10b0:	svceq	0x00cb447a
    10b4:			; <UNDEFINED> instruction: 0x01a1eb03
    10b8:	andle	r1, r3, r9, asr #32
    10bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10c0:	ldrmi	fp, [r8, -r3, lsl #2]
    10c4:	svclt	0x00004770
    10c8:	andeq	r1, r1, ip, lsl r0
    10cc:	andeq	r1, r1, r8, lsl r0
    10d0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    10d4:	andeq	r0, r0, r4, ror r0
    10d8:	blmi	2ae500 <abort@plt+0x2add4c>
    10dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    10e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    10e4:	blmi	26f698 <abort@plt+0x26eee4>
    10e8:	ldrdlt	r5, [r3, -r3]!
    10ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    10f0:			; <UNDEFINED> instruction: 0xf7ff6818
    10f4:			; <UNDEFINED> instruction: 0xf7ffeafa
    10f8:	blmi	1c0ffc <abort@plt+0x1c0848>
    10fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1100:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1104:	andeq	r0, r1, r6, ror #31
    1108:	andeq	r0, r1, r0, lsr #29
    110c:	andeq	r0, r0, r8, asr r0
    1110:	andeq	r0, r1, r2, lsl pc
    1114:	andeq	r0, r1, r6, asr #31
    1118:	svclt	0x0000e7c4
    111c:	mvnsmi	lr, #737280	; 0xb4000
    1120:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1124:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1128:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    112c:	b	ff33f130 <abort@plt+0xff33e97c>
    1130:	blne	1d9232c <abort@plt+0x1d91b78>
    1134:	strhle	r1, [sl], -r6
    1138:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    113c:	svccc	0x0004f855
    1140:	strbmi	r3, [sl], -r1, lsl #8
    1144:	ldrtmi	r4, [r8], -r1, asr #12
    1148:	adcmi	r4, r6, #152, 14	; 0x2600000
    114c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1150:	svclt	0x000083f8
    1154:	andeq	r0, r1, sl, asr #26
    1158:	andeq	r0, r1, r0, asr #26
    115c:	svclt	0x00004770

Disassembly of section .fini:

00001160 <.fini>:
    1160:	push	{r3, lr}
    1164:	pop	{r3, pc}
