-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_85a6_csc_0_v_vcresampler_core_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_empty_n : IN STD_LOGIC;
    stream_in_read : OUT STD_LOGIC;
    HwReg_height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_empty_n : IN STD_LOGIC;
    HwReg_height_read : OUT STD_LOGIC;
    HwReg_width_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_width_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_empty_n : IN STD_LOGIC;
    HwReg_width_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_vresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_in_vresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_full_n : IN STD_LOGIC;
    stream_in_vresampled_write : OUT STD_LOGIC;
    HwReg_width_c22_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    HwReg_width_c22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c22_full_n : IN STD_LOGIC;
    HwReg_width_c22_write : OUT STD_LOGIC;
    HwReg_height_c28_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    HwReg_height_c28_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c28_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c28_full_n : IN STD_LOGIC;
    HwReg_height_c28_write : OUT STD_LOGIC );
end;


architecture behav of bd_85a6_csc_0_v_vcresampler_core_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal HwReg_height_blk_n : STD_LOGIC;
    signal HwReg_width_blk_n : STD_LOGIC;
    signal HwReg_width_c22_blk_n : STD_LOGIC;
    signal HwReg_height_c28_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal loopWidth_reg_306 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln951_fu_172_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln951_reg_311 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln951_fu_180_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln951_reg_316 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln953_fu_192_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln953_reg_321 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_fu_221_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln953_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_fu_231_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_334 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp33_i_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp33_i_reg_339 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp105_i_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp105_i_reg_344 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_349 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_y_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_y_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_c_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_c_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_idle : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_read : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_write : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_we0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce1 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_ce0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce1 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_0_1_0_0_0608_lcssa635_i_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0423606_lcssa632_i_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_0604_lcssa629_i_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0602_lcssa626_i_fu_78 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0423600_lcssa623_i_fu_74 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_94 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln953_1_fu_211_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln953_fu_184_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_cast11_i_fu_217_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal out_y_fu_226_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_249_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_in_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_empty_n : IN STD_LOGIC;
        stream_in_read : OUT STD_LOGIC;
        stream_in_vresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_in_vresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_vresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_vresampled_full_n : IN STD_LOGIC;
        stream_in_vresampled_write : OUT STD_LOGIC;
        loopWidth : IN STD_LOGIC_VECTOR (11 downto 0);
        out_y_cast_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp393_i : IN STD_LOGIC_VECTOR (0 downto 0);
        linebuf_y_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_y_ce0 : OUT STD_LOGIC;
        linebuf_y_we0 : OUT STD_LOGIC;
        linebuf_y_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        linebuf_y_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_y_ce1 : OUT STD_LOGIC;
        linebuf_y_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        linebuf_y_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_y_1_ce0 : OUT STD_LOGIC;
        linebuf_y_1_we0 : OUT STD_LOGIC;
        linebuf_y_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        linebuf_y_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp105_i : IN STD_LOGIC_VECTOR (0 downto 0);
        linebuf_c_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_c_ce0 : OUT STD_LOGIC;
        linebuf_c_we0 : OUT STD_LOGIC;
        linebuf_c_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        linebuf_c_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_c_ce1 : OUT STD_LOGIC;
        linebuf_c_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        linebuf_c_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_c_1_ce0 : OUT STD_LOGIC;
        linebuf_c_1_we0 : OUT STD_LOGIC;
        linebuf_c_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        linebuf_c_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        linebuf_c_1_ce1 : OUT STD_LOGIC;
        linebuf_c_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        y_cast2_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp33_i : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        p_0_1_0_0_0607_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0607_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0607_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0423605_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0423605_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0423605_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_0603_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0603_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0603_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0601_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0601_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0601_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0423599_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0423599_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0423599_i_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    linebuf_y_U : component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address0,
        ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce0,
        we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_we0,
        d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_d0,
        address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address1,
        ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce1,
        q1 => linebuf_y_q1);

    linebuf_y_1_U : component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_address0,
        ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_ce0,
        we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
        d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0,
        q0 => linebuf_y_1_q0);

    linebuf_c_U : component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address0,
        ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce0,
        we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
        d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_d0,
        address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address1,
        ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce1,
        q1 => linebuf_c_q1);

    linebuf_c_1_U : component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0,
        ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
        we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
        d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0,
        address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1,
        ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
        q1 => linebuf_c_1_q1);

    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 : component bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start,
        ap_done => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done,
        ap_idle => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_idle,
        ap_ready => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready,
        stream_in_dout => stream_in_dout,
        stream_in_num_data_valid => ap_const_lv5_0,
        stream_in_fifo_cap => ap_const_lv5_0,
        stream_in_empty_n => stream_in_empty_n,
        stream_in_read => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_read,
        stream_in_vresampled_din => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_din,
        stream_in_vresampled_num_data_valid => ap_const_lv5_0,
        stream_in_vresampled_fifo_cap => ap_const_lv5_0,
        stream_in_vresampled_full_n => stream_in_vresampled_full_n,
        stream_in_vresampled_write => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_write,
        loopWidth => loopWidth_reg_306,
        out_y_cast_i => empty_76_reg_334,
        cmp393_i => rev_reg_349,
        linebuf_y_address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address0,
        linebuf_y_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce0,
        linebuf_y_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_we0,
        linebuf_y_d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_d0,
        linebuf_y_address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_address1,
        linebuf_y_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_ce1,
        linebuf_y_q1 => linebuf_y_q1,
        linebuf_y_1_address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_address0,
        linebuf_y_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_ce0,
        linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
        linebuf_y_1_d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0,
        linebuf_y_1_q0 => linebuf_y_1_q0,
        cmp105_i => cmp105_i_reg_344,
        linebuf_c_address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address0,
        linebuf_c_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce0,
        linebuf_c_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
        linebuf_c_d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_d0,
        linebuf_c_address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_address1,
        linebuf_c_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_ce1,
        linebuf_c_q1 => linebuf_c_q1,
        linebuf_c_1_address0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0,
        linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
        linebuf_c_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
        linebuf_c_1_d0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0,
        linebuf_c_1_address1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1,
        linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
        linebuf_c_1_q1 => linebuf_c_1_q1,
        y_cast2_i => empty_reg_329,
        cmp33_i => cmp33_i_reg_339,
        p_read => p_read,
        p_0_1_0_0_0607_i_out_i => p_0_1_0_0_0608_lcssa635_i_fu_90,
        p_0_1_0_0_0607_i_out_o => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o,
        p_0_1_0_0_0607_i_out_o_ap_vld => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o_ap_vld,
        p_0_0_0_0_0423605_i_out_i => p_0_0_0_0_0423606_lcssa632_i_fu_86,
        p_0_0_0_0_0423605_i_out_o => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o,
        p_0_0_0_0_0423605_i_out_o_ap_vld => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o_ap_vld,
        p_0_2_0_0_0603_i_out_i => p_0_2_0_0_0604_lcssa629_i_fu_82,
        p_0_2_0_0_0603_i_out_o => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o,
        p_0_2_0_0_0603_i_out_o_ap_vld => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o_ap_vld,
        p_0_1_0_0_0601_i_out_i => p_0_1_0_0_0602_lcssa626_i_fu_78,
        p_0_1_0_0_0601_i_out_o => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o,
        p_0_1_0_0_0601_i_out_o_ap_vld => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o_ap_vld,
        p_0_0_0_0_0423599_i_out_i => p_0_0_0_0_0423600_lcssa623_i_fu_74,
        p_0_0_0_0_0423599_i_out_o => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o,
        p_0_0_0_0_0423599_i_out_o_ap_vld => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln953_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln953_fu_206_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_94 <= ap_const_lv13_0;
            elsif (((icmp_ln953_fu_206_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_fu_94 <= add_ln953_1_fu_211_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln953_reg_321 <= add_ln953_fu_192_p2;
                loopWidth_reg_306 <= HwReg_width_dout;
                    select_ln951_reg_311(1) <= select_ln951_fu_172_p3(1);
                    zext_ln951_reg_316(11 downto 0) <= zext_ln951_fu_180_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln953_fu_206_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                cmp105_i_reg_344 <= cmp105_i_fu_242_p2;
                cmp33_i_reg_339 <= cmp33_i_fu_236_p2;
                empty_76_reg_334 <= empty_76_fu_231_p1;
                empty_reg_329 <= empty_fu_221_p1;
                rev_reg_349 <= rev_fu_257_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_0_0_0_0_0423600_lcssa623_i_fu_74 <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423599_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_0_0_0_0_0423606_lcssa632_i_fu_86 <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_0_0_0_0423605_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_0_1_0_0_0602_lcssa626_i_fu_78 <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0601_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_0_1_0_0_0608_lcssa635_i_fu_90 <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_1_0_0_0607_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_0_2_0_0_0604_lcssa629_i_fu_82 <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_p_0_2_0_0_0603_i_out_o;
            end if;
        end if;
    end process;
    select_ln951_reg_311(0) <= '0';
    select_ln951_reg_311(13 downto 2) <= "000000000000";
    zext_ln951_reg_316(12) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n, ap_CS_fsm_state2, icmp_ln953_fu_206_p2, grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln953_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    HwReg_height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_blk_n <= HwReg_height_empty_n;
        else 
            HwReg_height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_height_c28_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_c28_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c28_blk_n <= HwReg_height_c28_full_n;
        else 
            HwReg_height_c28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_height_c28_din <= HwReg_height_dout;

    HwReg_height_c28_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c28_write <= ap_const_logic_1;
        else 
            HwReg_height_c28_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_read <= ap_const_logic_1;
        else 
            HwReg_height_read <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_blk_n <= HwReg_width_empty_n;
        else 
            HwReg_width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_width_c22_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_c22_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c22_blk_n <= HwReg_width_c22_full_n;
        else 
            HwReg_width_c22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_width_c22_din <= HwReg_width_dout;

    HwReg_width_c22_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c22_write <= ap_const_logic_1;
        else 
            HwReg_width_c22_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_read <= ap_const_logic_1;
        else 
            HwReg_width_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln953_1_fu_211_p2 <= std_logic_vector(unsigned(y_fu_94) + unsigned(ap_const_lv13_1));
    add_ln953_fu_192_p2 <= std_logic_vector(unsigned(select_ln953_fu_184_p3) + unsigned(zext_ln951_fu_180_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done)
    begin
        if ((grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c22_full_n, HwReg_height_c28_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_height_c28_full_n) or (ap_const_logic_0 = HwReg_width_c22_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln953_fu_206_p2)
    begin
        if (((icmp_ln953_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln953_fu_206_p2)
    begin
        if (((icmp_ln953_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp105_i_fu_242_p2 <= "0" when (y_fu_94 = ap_const_lv13_0) else "1";
    cmp33_i_fu_236_p2 <= "1" when (unsigned(y_fu_94) < unsigned(zext_ln951_reg_316)) else "0";
    empty_76_fu_231_p1 <= out_y_fu_226_p2(1 - 1 downto 0);
    empty_fu_221_p1 <= y_fu_94(1 - 1 downto 0);
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
    icmp_ln953_fu_206_p2 <= "1" when (y_fu_94 = add_ln953_reg_321) else "0";
    out_y_fu_226_p2 <= std_logic_vector(unsigned(y_cast11_i_fu_217_p1) - unsigned(select_ln951_reg_311));
    rev_fu_257_p2 <= (tmp_fu_249_p3 xor ap_const_lv1_1);
    select_ln951_fu_172_p3 <= 
        ap_const_lv14_0 when (p_read(0) = '1') else 
        ap_const_lv14_2;
    select_ln953_fu_184_p3 <= 
        ap_const_lv13_0 when (p_read(0) = '1') else 
        ap_const_lv13_2;

    stream_in_read_assign_proc : process(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_read <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_read;
        else 
            stream_in_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_in_vresampled_din <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_din;

    stream_in_vresampled_write_assign_proc : process(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_vresampled_write <= grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_stream_in_vresampled_write;
        else 
            stream_in_vresampled_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_249_p3 <= out_y_fu_226_p2(13 downto 13);
    y_cast11_i_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_94),14));
    zext_ln951_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(HwReg_height_dout),13));
end behav;
