//! G431 interrupt vectors — thin wrappers calling shared handlers.
//! G431 uses TIM16 for commutation (shared IRQ with TIM1_UP).

use crate::isr_handlers;
use crate::pac;
use stm32g4xx_hal::stm32::interrupt;

#[interrupt]
fn TIM6_DACUNDER() {
    let tim6 = unsafe { &*pac::TIM6::PTR };
    unsafe {
        tim6.sr().write(|w| w.bits(0));
    }
    isr_handlers::handle_tim6();
}

#[interrupt]
fn TIM1_UP_TIM16() {
    let tim16 = unsafe { &*pac::TIM16::PTR };
    unsafe {
        tim16.sr().write(|w| w.bits(0));
    }
    isr_handlers::handle_tim14();
}

#[interrupt]
fn COMP1_2_3() {
    // Ack COMP1/COMP2 EXTI pending flags (lines 21/22) at entry. The
    // shared bemf_zero_cross has early-return paths that skip
    // mask_interrupts (the only other place the lines are cleared) —
    // without this pre-ack a rejected edge leaves the pending bit set
    // and NVIC re-fires forever (ISR storm; same class as the fixed
    // L431 COMP bug — see the contract note on
    // rm32::control::isr_logic::bemf_zero_cross).
    let exti = unsafe { &*pac::EXTI::PTR };
    unsafe {
        exti.pr1().write(|w| w.bits((1 << 21) | (1 << 22)));
    }
    isr_handlers::handle_comp();
}

// DMA1 Channel 1: input capture transfer complete
#[interrupt]
fn DMA1_CH1() {
    let dma = unsafe { &*pac::DMA1::PTR };
    let dma_isr = dma.isr().read().bits();
    // Channel 1 TC flag = bit 1
    if dma_isr & (1 << 1) != 0 {
        unsafe {
            dma.ifcr().write(|w| w.bits(1 << 0)); // CGIF1
            let ch1 = dma.ch1();
            ch1.cr().modify(|r, w| w.bits(r.bits() & !1)); // Disable CH1
        }
        isr_handlers::handle_dma_tc();
        // Trigger software EXTI15
        let exti = unsafe { &*pac::EXTI::PTR };
        unsafe {
            exti.swier1().write(|w| w.bits(1 << 15));
        }
    }
}

#[interrupt]
fn EXTI15_10() {
    let exti = unsafe { &*pac::EXTI::PTR };
    unsafe {
        exti.pr1().write(|w| w.bits(1 << 15));
    }
    let next_capture = isr_handlers::handle_exti_frame();

    // Apply prescaler change if requested (protocol detection)
    let tim15 = unsafe { &*pac::TIM15::PTR };
    if let Some(psc) = next_capture.prescaler {
        unsafe {
            tim15.psc().write(|w| w.bits(psc as u32));
            tim15.egr().write(|w| w.bits(1)); // UG
        }
    }

    // Re-enable DMA CH1 for next frame
    let dma = unsafe { &*pac::DMA1::PTR };
    let ch1 = dma.ch1();
    unsafe {
        ch1.ndtr().write(|w| w.bits(next_capture.ndtr));
        ch1.cr().modify(|r, w| w.bits(r.bits() | 1));
    }
    unsafe {
        tim15.cr1().modify(|r, w| w.bits(r.bits() | 1));
    }
}
