// Seed: 3045035297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    id_3 <= (id_1);
    id_3 <= id_1 + 1'h0;
    if (1'b0) begin
      wait (1'h0);
    end
  end
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
