#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 23 11:10:48 2023
# Process ID: 40048
# Current directory: C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/FIR_Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42736 C:\Users\jhgsilva\FPGA_Projects\Tx_Blocks\FIR_Filter\FIR_Filter.xpr
# Log file: C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/FIR_Filter/vivado.log
# Journal file: C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/FIR_Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/FIR_Filter/FIR_Filter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1149.641 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 16:54:11 2023...
System_4_SC/SCM_System_4_SC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'main_implementation_parallel_fir_dop_2_0' generated file not found 'c:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/SCM_System_4_SC/SCM_System_4_SC.gen/sources_1/bd/main_implementation/ip/main_implementation_parallel_fir_dop_2_0/main_implementation_parallel_fir_dop_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_implementation_parallel_fir_dop_2_0' generated file not found 'c:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/SCM_System_4_SC/SCM_System_4_SC.gen/sources_1/bd/main_implementation/ip/main_implementation_parallel_fir_dop_2_0/main_implementation_parallel_fir_dop_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_implementation_parallel_fir_dop_2_0' generated file not found 'c:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/SCM_System_4_SC/SCM_System_4_SC.gen/sources_1/bd/main_implementation/ip/main_implementation_parallel_fir_dop_2_0/main_implementation_parallel_fir_dop_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_implementation_parallel_fir_dop_2_0' generated file not found 'c:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/SCM_System_4_SC/SCM_System_4_SC.gen/sources_1/bd/main_implementation/ip/main_implementation_parallel_fir_dop_2_0/main_implementation_parallel_fir_dop_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_implementation_parallel_fir_dop_2_0' generated file not found 'c:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/SCM_System_4_SC/SCM_System_4_SC.gen/sources_1/bd/main_implementation/ip/main_implementation_parallel_fir_dop_2_0/main_implementation_parallel_fir_dop_2_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1463.574 ; gain = 313.934
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 16:54:13 2023...
