#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1468991f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1468fe150 .scope task, "begin_green_print" "begin_green_print" 3 26, 3 26 0, S_0x1468991f0;
 .timescale 0 0;
TD_$unit.begin_green_print ;
    %vpi_call/w 3 27 "$write", "%c[1;32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x1468fde20 .scope task, "begin_red_print" "begin_red_print" 3 30, 3 30 0, S_0x1468991f0;
 .timescale 0 0;
TD_$unit.begin_red_print ;
    %vpi_call/w 3 31 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x1468fb2f0 .scope autotask, "check_err" "check_err" 4 24, 4 24 0, S_0x1468991f0;
 .timescale 0 0;
v0x146825be0_0 .var/i "err", 31 0;
v0x1468ca2d0_0 .var/str "test_name";
TD_$unit.check_err ;
    %load/vec4 v0x146825be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork TD_$unit.begin_green_print, S_0x1468fe150;
    %join;
    %vpi_call/w 4 31 "$display", "TEST %s PASSED.", v0x1468ca2d0_0 {0 0 0};
    %fork TD_$unit.end_color_print, S_0x1468fafc0;
    %join;
    %jmp T_2.1;
T_2.0 ;
    %fork TD_$unit.begin_red_print, S_0x1468fde20;
    %join;
    %vpi_call/w 4 37 "$display", "TEST %s FAILED.", v0x1468ca2d0_0 {0 0 0};
    %fork TD_$unit.end_color_print, S_0x1468fafc0;
    %join;
T_2.1 ;
    %end;
S_0x1468fafc0 .scope task, "end_color_print" "end_color_print" 3 22, 3 22 0, S_0x1468991f0;
 .timescale 0 0;
TD_$unit.end_color_print ;
    %vpi_call/w 3 23 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x1468f87d0 .scope autotask, "print_info" "print_info" 4 43, 4 43 0, S_0x1468991f0;
 .timescale 0 0;
v0x1468c74d0_0 .var/str "str";
TD_$unit.print_info ;
    %vpi_call/w 4 46 "$display", "-------------------------------" {0 0 0};
    %vpi_call/w 4 47 "$display", "%s", v0x1468c74d0_0 {0 0 0};
    %vpi_call/w 4 48 "$display", "-------------------------------" {0 0 0};
    %end;
S_0x1468fe490 .scope module, "Abejaruco_tb" "Abejaruco_tb" 5 30;
 .timescale -9 -12;
P_0x1468c0ce0 .param/l "CACHE_LINE_SIZE" 0 5 40, +C4<00000000000000000000000010000000>;
P_0x1468c0d20 .param/l "CLK_PERIOD" 0 5 38, +C4<00000000000000000000000000000001>;
P_0x1468c0d60 .param/l "RESET_PERIOD" 0 5 39, +C4<00000000000000000000000000000101>;
P_0x1468c0da0 .param/l "WORD_WIDTH" 0 5 41, +C4<00000000000000000000000000100000>;
v0x146b5f740_0 .net "alu_result", 31 0, v0x146b5e430_0;  1 drivers
v0x146b5f7d0_0 .var "clk", 0 0;
v0x146b5f860_0 .net "cu_alu_op", 1 0, v0x146b5e7b0_0;  1 drivers
v0x146b60f80_0 .net "cu_is_imm", 0 0, v0x146b5ead0_0;  1 drivers
v0x146b61010_0 .net "icache_data_out", 31 0, v0x146b5fff0_0;  1 drivers
v0x146b610a0_0 .var "reset", 0 0;
S_0x1468f8490 .scope autotask, "print_tb_info" "print_tb_info" 5 77, 5 77 0, S_0x1468fe490;
 .timescale -9 -12;
v0x146892730_0 .var "cu_alu_op_expected", 1 0;
v0x1468927e0_0 .var "icache_data_out_expected", 31 0;
v0x146b1f950_0 .var/str "test_description";
v0x146b1cae0_0 .var/str "test_name";
TD_Abejaruco_tb.print_tb_info ;
    %vpi_call/w 5 83 "$display", "Test case %s: %s", v0x146b1cae0_0, v0x146b1f950_0 {0 0 0};
    %vpi_call/w 5 84 "$display", "-- icache_data_out should be %h, got %h", v0x1468927e0_0, v0x146b61010_0 {0 0 0};
    %vpi_call/w 5 85 "$display", "-- cu_alu_op should be %h, got %h", v0x146892730_0, v0x146b5f860_0 {0 0 0};
    %end;
S_0x1468f8160 .scope autotask, "reset_input" "reset_input" 5 52, 5 52 0, S_0x1468fe490;
 .timescale -9 -12;
TD_Abejaruco_tb.reset_input ;
    %vpi_call/w 5 54 "$display", "*** Resetting input ***" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b610a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b610a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 5 59 "$display", "Done" {0 0 0};
    %end;
S_0x1468f5970 .scope autotask, "run_tests" "run_tests" 5 63, 5 63 0, S_0x1468fe490;
 .timescale -9 -12;
TD_Abejaruco_tb.run_tests ;
    %fork t_1, S_0x1468f5630;
    %jmp t_0;
    .scope S_0x1468f5630;
t_1 ;
    %vpi_call/w 5 66 "$display", "*** Run tests ***" {0 0 0};
    %vpi_call/w 5 73 "$display", "Done" {0 0 0};
    %end;
    .scope S_0x1468f5970;
t_0 %join;
    %end;
S_0x1468f5630 .scope autobegin, "$unm_blk_92" "$unm_blk_92" 5 64, 5 64 0, S_0x1468f5970;
 .timescale -9 -12;
S_0x1468f5300 .scope autotask, "test_1" "test_1" 5 90, 5 90 0, S_0x1468fe490;
 .timescale -9 -12;
v0x146b16e30_0 .var "cu_alu_op_expected", 1 0;
v0x146b13fc0_0 .var/i "err", 31 0;
v0x146b14050_0 .var "icache_data_out_expected", 127 0;
TD_Abejaruco_tb.test_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b610a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b610a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %fork t_3, S_0x1468f27d0;
    %jmp t_2;
    .scope S_0x1468f27d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b19d20_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x146b19d20_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.3, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %load/vec4 v0x146b19d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b19d20_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x1468f5300;
t_2 %join;
    %delay 1000, 0;
    %pushi/vec4 2101379, 0, 128;
    %store/vec4 v0x146b14050_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b16e30_0, 0, 2;
    %alloc S_0x1468f8490;
    %pushi/str "1";
    %store/str v0x146b1cae0_0;
    %pushi/str "Load first instruction";
    %store/str v0x146b1f950_0;
    %load/vec4 v0x146b14050_0;
    %pad/u 32;
    %store/vec4 v0x1468927e0_0, 0, 32;
    %load/vec4 v0x146b16e30_0;
    %store/vec4 v0x146892730_0, 0, 2;
    %fork TD_Abejaruco_tb.print_tb_info, S_0x1468f8490;
    %join;
    %free S_0x1468f8490;
    %load/vec4 v0x146b61010_0;
    %pad/u 128;
    %load/vec4 v0x146b14050_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %pad/u 32;
    %store/vec4 v0x146b13fc0_0, 0, 32;
    %end;
S_0x1468f27d0 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 5 104, 5 104 0, S_0x1468f5300;
 .timescale -9 -12;
v0x146b19d20_0 .var/i "i", 31 0;
S_0x1468f24a0 .scope autotask, "test_2" "test_2" 5 123, 5 123 0, S_0x1468fe490;
 .timescale -9 -12;
v0x146b111b0_0 .var "cu_alu_op_expected", 1 0;
v0x146b0e300_0 .var/i "err", 31 0;
v0x146b0e390_0 .var "icache_data_out_expected", 127 0;
TD_Abejaruco_tb.test_2 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 51, 0, 128;
    %store/vec4 v0x146b0e390_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b111b0_0, 0, 2;
    %alloc S_0x1468f8490;
    %pushi/str "2";
    %store/str v0x146b1cae0_0;
    %pushi/str "Load second instruction";
    %store/str v0x146b1f950_0;
    %load/vec4 v0x146b0e390_0;
    %pad/u 32;
    %store/vec4 v0x1468927e0_0, 0, 32;
    %load/vec4 v0x146b111b0_0;
    %store/vec4 v0x146892730_0, 0, 2;
    %fork TD_Abejaruco_tb.print_tb_info, S_0x1468f8490;
    %join;
    %free S_0x1468f8490;
    %load/vec4 v0x146b61010_0;
    %load/vec4 v0x146b5f860_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 130;
    %load/vec4 v0x146b0e390_0;
    %load/vec4 v0x146b111b0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %flag_get/vec4 6;
    %pad/u 32;
    %store/vec4 v0x146b0e300_0, 0, 32;
    %end;
S_0x1468efcb0 .scope autotask, "test_3" "test_3" 5 145, 5 145 0, S_0x1468fe490;
 .timescale -9 -12;
TD_Abejaruco_tb.test_3 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5f7d0_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %end;
S_0x1468ef970 .scope module, "uut" "Abejaruco" 5 43, 6 34 0, S_0x1468fe490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "icache_data_out_test";
    .port_info 3 /OUTPUT 2 "cu_alu_op_test";
    .port_info 4 /OUTPUT 32 "alu_result_test";
    .port_info 5 /OUTPUT 1 "cu_is_imm_test";
P_0x146b08640 .param/l "INDEX_WIDTH" 0 6 36, +C4<00000000000000000000000000000101>;
P_0x146b08680 .param/l "NUM_REGS" 0 6 35, +C4<00000000000000000000000000100000>;
P_0x146b086c0 .param/str "PROGRAM" 0 6 34, "../../programs/random_binary.o";
L_0x146b61130 .functor BUFZ 32, v0x146b60cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148088298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146b5e090_0 .net *"_ivl_29", 26 0, L_0x148088298;  1 drivers
v0x146b5e120_0 .net *"_ivl_32", 31 0, L_0x146b635b0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146b5e1b0_0 .net *"_ivl_35", 19 0, L_0x1480882e0;  1 drivers
v0x146b5e240_0 .net "alu_address", 31 0, L_0x146b632f0;  1 drivers
v0x146b5e2d0_0 .net "alu_first_register", 31 0, L_0x146b633f0;  1 drivers
v0x146b5e3a0_0 .net "alu_result", 31 0, L_0x146b7ba00;  1 drivers
v0x146b5e430_0 .var "alu_result_test", 31 0;
v0x146b5e4c0_0 .net "alu_second_register", 31 0, L_0x146b636d0;  1 drivers
v0x146b5e560_0 .net "alu_zero", 0 0, L_0x146b7bab0;  1 drivers
v0x146b5e690_0 .net "clk", 0 0, v0x146b5f7d0_0;  1 drivers
v0x146b5e720_0 .net "cu_alu_op", 1 0, v0x146b53920_0;  1 drivers
v0x146b5e7b0_0 .var "cu_alu_op_test", 1 0;
v0x146b5e860_0 .net "cu_alu_src", 0 0, v0x146b539c0_0;  1 drivers
v0x146b5e930_0 .net "cu_branch", 0 0, v0x146b53a60_0;  1 drivers
v0x146b5ea00_0 .net "cu_is_imm", 0 0, v0x146b53bc0_0;  1 drivers
v0x146b5ead0_0 .var "cu_is_imm_test", 0 0;
v0x146b5eb60_0 .net "cu_mem_read", 0 0, v0x146b53ca0_0;  1 drivers
v0x146b5ed30_0 .net "cu_mem_to_reg", 0 0, v0x146b53d40_0;  1 drivers
v0x146b5edc0_0 .net "cu_mem_write", 0 0, v0x146b53de0_0;  1 drivers
v0x146b5ee50_0 .net "cu_reg_write", 0 0, v0x146b53f90_0;  1 drivers
v0x146b5ef20_0 .net "decode_cu_alu_op_out", 1 0, v0x146b54ac0_0;  1 drivers
v0x146b5efb0_0 .net "decode_cu_alu_src_out", 0 0, v0x146b54be0_0;  1 drivers
v0x146b5f040_0 .net "decode_cu_branch_out", 0 0, v0x146b54d40_0;  1 drivers
v0x146b5f0d0_0 .net "decode_cu_is_imm_out", 0 0, v0x146b54e80_0;  1 drivers
v0x146b5f160_0 .net "decode_cu_mem_read_out", 0 0, v0x146b55040_0;  1 drivers
v0x146b5f1f0_0 .net "decode_cu_mem_to_reg_out", 0 0, v0x146b55160_0;  1 drivers
v0x146b5f280_0 .net "decode_cu_mem_write_out", 0 0, v0x146b55280_0;  1 drivers
v0x146b5f310_0 .net "decode_cu_reg_write_out", 0 0, v0x146b553c0_0;  1 drivers
v0x146b5f3c0_0 .net "decode_dst_address_out", 4 0, v0x146b55730_0;  1 drivers
v0x146b5f470_0 .net "decode_dst_register_out", 4 0, v0x146b555e0_0;  1 drivers
v0x146b5f520_0 .net "decode_first_register_out", 31 0, v0x146b55890_0;  1 drivers
v0x146b5f5d0_0 .net "decode_instruction_out", 31 0, v0x146b559f0_0;  1 drivers
v0x146b5f680_0 .net "decode_offset_out", 11 0, v0x146b55b50_0;  1 drivers
v0x146b5ec10_0 .net "decode_rm0_out", 31 0, v0x146b55cb0_0;  1 drivers
v0x146b5f910_0 .net "decode_second_register_out", 31 0, v0x146b55e10_0;  1 drivers
v0x146b5f9a0_0 .net "decode_src_address_out", 4 0, v0x146b55f70_0;  1 drivers
v0x146b5fa50_0 .net "fetch_active_out", 0 0, v0x146b56730_0;  1 drivers
v0x146b5fb00_0 .net "fetch_instruction_out", 31 0, v0x146b568f0_0;  1 drivers
v0x146b5fbd0_0 .net "fetch_rm0_out", 31 0, v0x146b56a20_0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x146b5fca0_0 .net "icache_access", 0 0, L_0x148088010;  1 drivers
v0x146b5fd30_0 .net "icache_address", 31 0, L_0x146b61130;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b5fdc0_0 .net "icache_byte_op", 0 0, L_0x1480880a0;  1 drivers
v0x146b5fe70_0 .net "icache_data_in", 31 0, L_0x146b61220;  1 drivers
v0x146b5ff20_0 .net "icache_data_out", 31 0, v0x146b5a1a0_0;  1 drivers
v0x146b5fff0_0 .var "icache_data_out_test", 31 0;
o0x14805c4c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146b60080_0 .net "icache_data_ready", 0 0, o0x14805c4c0;  0 drivers
v0x146b60110_0 .net "icache_mem_address", 31 0, v0x146b5ab40_0;  1 drivers
v0x146b601e0_0 .net "icache_mem_data_in", 127 0, v0x146b5abd0_0;  1 drivers
v0x146b602b0_0 .net "icache_mem_data_out", 127 0, v0x146b5c4b0_0;  1 drivers
v0x146b60380_0 .net "icache_mem_data_ready", 0 0, v0x146b5c580_0;  1 drivers
v0x146b60450_0 .net "icache_mem_enable", 0 0, v0x146b5ad80_0;  1 drivers
v0x146b60520_0 .net "icache_mem_op", 0 0, v0x146b5ae10_0;  1 drivers
v0x146b605f0_0 .net "icache_mem_op_init", 0 0, v0x146b5af60_0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x146b606c0_0 .net "icache_op", 0 0, L_0x148088058;  1 drivers
v0x146b60750_0 .net "icache_op_done", 0 0, v0x146b5aeb0_0;  1 drivers
v0x146b607e0_0 .net "memory_in_use", 0 0, v0x146b5c770_0;  1 drivers
v0x146b608b0_0 .net "reset", 0 0, v0x146b610a0_0;  1 drivers
v0x146b60980_0 .net "rf_read_data_1", 31 0, L_0x146b62560;  1 drivers
v0x146b60a50_0 .net "rf_read_data_2", 31 0, L_0x146b62600;  1 drivers
v0x146b60b20_0 .var "rf_write_data", 31 0;
v0x146b60bb0_0 .var "rf_write_enable", 0 0;
v0x146b60c40_0 .var "rf_write_idx", 4 0;
v0x146b60cd0_0 .var "rm0", 31 0;
v0x146b60d60_0 .var "rm1", 31 0;
v0x146b60df0_0 .var "x0", 31 0;
L_0x146b61220 .part v0x146b5c4b0_0, 0, 32;
L_0x146b62bf0 .part v0x146b568f0_0, 15, 5;
L_0x146b62cd0 .part v0x146b568f0_0, 20, 5;
L_0x146b62e30 .part v0x146b568f0_0, 0, 7;
L_0x146b62ed0 .part v0x146b568f0_0, 12, 3;
L_0x146b62f70 .part v0x146b568f0_0, 7, 5;
L_0x146b63010 .part v0x146b568f0_0, 15, 5;
L_0x146b631b0 .part v0x146b568f0_0, 7, 5;
L_0x146b63250 .part v0x146b568f0_0, 20, 12;
L_0x146b632f0 .concat [ 5 27 0 0], v0x146b55f70_0, L_0x148088298;
L_0x146b633f0 .functor MUXZ 32, v0x146b55890_0, L_0x146b632f0, v0x146b54be0_0, C4<>;
L_0x146b635b0 .concat [ 12 20 0 0], v0x146b55b50_0, L_0x1480882e0;
L_0x146b636d0 .functor MUXZ 32, v0x146b55e10_0, L_0x146b635b0, v0x146b54be0_0, C4<>;
S_0x1468ef640 .scope module, "alu" "ALU" 6 296, 7 27 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "input_first";
    .port_info 2 /INPUT 32 "input_second";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "result";
L_0x146b7ba00 .functor BUFZ 32, v0x146b530a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146b7bab0 .functor BUFZ 1, v0x146b53170_0, C4<0>, C4<0>, C4<0>;
v0x146b52dc0_0 .net "alu_op", 1 0, v0x146b54ac0_0;  alias, 1 drivers
v0x146b52e50_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b52ee0_0 .net "input_first", 31 0, L_0x146b633f0;  alias, 1 drivers
v0x146b52fd0_0 .net "input_second", 31 0, L_0x146b636d0;  alias, 1 drivers
v0x146b530a0_0 .var "reg_result", 31 0;
v0x146b53170_0 .var "reg_zero", 0 0;
v0x146b53200_0 .net "result", 31 0, L_0x146b7ba00;  alias, 1 drivers
v0x146b53290_0 .net "tmp_mul_result", 31 0, v0x146b52c90_0;  1 drivers
v0x146b53320_0 .net "tmp_sum_result", 31 0, L_0x146b7c6a0;  1 drivers
v0x146b53450_0 .net "tmp_sum_zero", 0 0, L_0x146b7b920;  1 drivers
v0x146b534e0_0 .net "zero", 0 0, L_0x146b7bab0;  alias, 1 drivers
E_0x1468bddc0/0 .event anyedge, v0x146b51ad0_0, v0x146b51b80_0, v0x146b52dc0_0, v0x146b51e60_0;
E_0x1468bddc0/1 .event anyedge, v0x146b51d90_0, v0x146b52c90_0;
E_0x1468bddc0 .event/or E_0x1468bddc0/0, E_0x1468bddc0/1;
S_0x1468ece50 .scope module, "adder" "Adder" 7 41, 8 26 0, S_0x1468ef640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
P_0x146899b50 .param/l "WIDTH" 0 8 26, +C4<00000000000000000000000000100000>;
v0x146b51ad0_0 .net "a", 31 0, L_0x146b633f0;  alias, 1 drivers
v0x146b51b80_0 .net "b", 31 0, L_0x146b636d0;  alias, 1 drivers
v0x146b51c20_0 .net "carry", 31 0, L_0x146b7c850;  1 drivers
L_0x148088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b51cc0_0 .net "carry_in", 0 0, L_0x148088328;  1 drivers
v0x146b51d90_0 .net "carry_out", 0 0, L_0x146b7b920;  alias, 1 drivers
v0x146b51e60_0 .net "sum", 31 0, L_0x146b7c6a0;  alias, 1 drivers
L_0x146b64190 .part L_0x146b633f0, 0, 1;
L_0x146b642b0 .part L_0x146b636d0, 0, 1;
L_0x146b64ce0 .part L_0x146b633f0, 1, 1;
L_0x146b64e20 .part L_0x146b636d0, 1, 1;
L_0x146b64f40 .part L_0x146b7c850, 0, 1;
L_0x146b65990 .part L_0x146b633f0, 2, 1;
L_0x146b65ab0 .part L_0x146b636d0, 2, 1;
L_0x146b65bd0 .part L_0x146b7c850, 1, 1;
L_0x146b66600 .part L_0x146b633f0, 3, 1;
L_0x146b66870 .part L_0x146b636d0, 3, 1;
L_0x146b66a10 .part L_0x146b7c850, 2, 1;
L_0x146b67380 .part L_0x146b633f0, 4, 1;
L_0x146b674a0 .part L_0x146b636d0, 4, 1;
L_0x146b67630 .part L_0x146b7c850, 3, 1;
L_0x146b68020 .part L_0x146b633f0, 5, 1;
L_0x146b681c0 .part L_0x146b636d0, 5, 1;
L_0x146b682e0 .part L_0x146b7c850, 4, 1;
L_0x146b68c90 .part L_0x146b633f0, 6, 1;
L_0x146b68db0 .part L_0x146b636d0, 6, 1;
L_0x146b68f70 .part L_0x146b7c850, 5, 1;
L_0x146b69900 .part L_0x146b633f0, 7, 1;
L_0x146b68ed0 .part L_0x146b636d0, 7, 1;
L_0x146b69b50 .part L_0x146b7c850, 6, 1;
L_0x146b6a580 .part L_0x146b633f0, 8, 1;
L_0x146b6a6a0 .part L_0x146b636d0, 8, 1;
L_0x146b6a890 .part L_0x146b7c850, 7, 1;
L_0x146b6b260 .part L_0x146b633f0, 9, 1;
L_0x146b6b460 .part L_0x146b636d0, 9, 1;
L_0x146b6a7c0 .part L_0x146b7c850, 8, 1;
L_0x146b6bee0 .part L_0x146b633f0, 10, 1;
L_0x146b6c000 .part L_0x146b636d0, 10, 1;
L_0x146b6c220 .part L_0x146b7c850, 9, 1;
L_0x146b6cb50 .part L_0x146b633f0, 11, 1;
L_0x146b6c120 .part L_0x146b636d0, 11, 1;
L_0x146b66910 .part L_0x146b7c850, 10, 1;
L_0x146b6d9c0 .part L_0x146b633f0, 12, 1;
L_0x146b6dae0 .part L_0x146b636d0, 12, 1;
L_0x146b6d180 .part L_0x146b7c850, 11, 1;
L_0x146b6e620 .part L_0x146b633f0, 13, 1;
L_0x146b6dc00 .part L_0x146b636d0, 13, 1;
L_0x146b6e880 .part L_0x146b7c850, 12, 1;
L_0x146b6f2a0 .part L_0x146b633f0, 14, 1;
L_0x146b6f3c0 .part L_0x146b636d0, 14, 1;
L_0x146b6e9a0 .part L_0x146b7c850, 13, 1;
L_0x146b6ff10 .part L_0x146b633f0, 15, 1;
L_0x146b6f4e0 .part L_0x146b636d0, 15, 1;
L_0x146b701a0 .part L_0x146b7c850, 14, 1;
L_0x146b70b90 .part L_0x146b633f0, 16, 1;
L_0x146b70cb0 .part L_0x146b636d0, 16, 1;
L_0x146b702c0 .part L_0x146b7c850, 15, 1;
L_0x146b718f0 .part L_0x146b633f0, 17, 1;
L_0x146b70dd0 .part L_0x146b636d0, 17, 1;
L_0x146b71bb0 .part L_0x146b7c850, 16, 1;
L_0x146b72560 .part L_0x146b633f0, 18, 1;
L_0x146b72680 .part L_0x146b636d0, 18, 1;
L_0x146b727a0 .part L_0x146b7c850, 17, 1;
L_0x146b731d0 .part L_0x146b633f0, 19, 1;
L_0x146b71cd0 .part L_0x146b636d0, 19, 1;
L_0x146b71df0 .part L_0x146b7c850, 18, 1;
L_0x146b73e40 .part L_0x146b633f0, 20, 1;
L_0x146b73f60 .part L_0x146b636d0, 20, 1;
L_0x146b74080 .part L_0x146b7c850, 19, 1;
L_0x146b74ab0 .part L_0x146b633f0, 21, 1;
L_0x146b73540 .part L_0x146b636d0, 21, 1;
L_0x146b73660 .part L_0x146b7c850, 20, 1;
L_0x146b75740 .part L_0x146b633f0, 22, 1;
L_0x146b75860 .part L_0x146b636d0, 22, 1;
L_0x146b74e50 .part L_0x146b7c850, 21, 1;
L_0x146b763b0 .part L_0x146b633f0, 23, 1;
L_0x146b75980 .part L_0x146b636d0, 23, 1;
L_0x146b75aa0 .part L_0x146b7c850, 22, 1;
L_0x146b77020 .part L_0x146b633f0, 24, 1;
L_0x146b77140 .part L_0x146b636d0, 24, 1;
L_0x146b76780 .part L_0x146b7c850, 23, 1;
L_0x146b77c90 .part L_0x146b633f0, 25, 1;
L_0x146b77260 .part L_0x146b636d0, 25, 1;
L_0x146b77380 .part L_0x146b7c850, 24, 1;
L_0x146b78910 .part L_0x146b633f0, 26, 1;
L_0x146b78a30 .part L_0x146b636d0, 26, 1;
L_0x146b77db0 .part L_0x146b7c850, 25, 1;
L_0x146b79580 .part L_0x146b633f0, 27, 1;
L_0x146b6cc70 .part L_0x146b636d0, 27, 1;
L_0x146b6cd90 .part L_0x146b7c850, 26, 1;
L_0x146b79e10 .part L_0x146b633f0, 28, 1;
L_0x146b79f30 .part L_0x146b636d0, 28, 1;
L_0x146b796a0 .part L_0x146b7c850, 27, 1;
L_0x146b7aa70 .part L_0x146b633f0, 29, 1;
L_0x146b7a050 .part L_0x146b636d0, 29, 1;
L_0x146b7a170 .part L_0x146b7c850, 28, 1;
L_0x146b7b6e0 .part L_0x146b633f0, 30, 1;
L_0x146b7b800 .part L_0x146b636d0, 30, 1;
L_0x146b7ab90 .part L_0x146b7c850, 29, 1;
L_0x146b7c340 .part L_0x146b633f0, 31, 1;
L_0x146b7c460 .part L_0x146b636d0, 31, 1;
L_0x146b7c580 .part L_0x146b7c850, 30, 1;
LS_0x146b7c6a0_0_0 .concat8 [ 1 1 1 1], L_0x146b63ca0, L_0x146b647b0, L_0x146b65460, L_0x146b660d0;
LS_0x146b7c6a0_0_4 .concat8 [ 1 1 1 1], L_0x146b66e50, L_0x146b67b10, L_0x146b68760, L_0x146b693d0;
LS_0x146b7c6a0_0_8 .concat8 [ 1 1 1 1], L_0x146b6a050, L_0x146b6ad30, L_0x146b6b9b0, L_0x146b6c620;
LS_0x146b7c6a0_0_12 .concat8 [ 1 1 1 1], L_0x146b6d4d0, L_0x146b6e0f0, L_0x146b6ed70, L_0x146b6f9e0;
LS_0x146b7c6a0_0_16 .concat8 [ 1 1 1 1], L_0x146b70680, L_0x146b71400, L_0x146b72050, L_0x146b72ca0;
LS_0x146b7c6a0_0_20 .concat8 [ 1 1 1 1], L_0x146b73930, L_0x146b74580, L_0x146b75210, L_0x146b75e80;
LS_0x146b7c6a0_0_24 .concat8 [ 1 1 1 1], L_0x146b76b10, L_0x146b77760, L_0x146b783e0, L_0x146b79050;
LS_0x146b7c6a0_0_28 .concat8 [ 1 1 1 1], L_0x146b79940, L_0x146b7a540, L_0x146b7b1b0, L_0x146b7be10;
LS_0x146b7c6a0_1_0 .concat8 [ 4 4 4 4], LS_0x146b7c6a0_0_0, LS_0x146b7c6a0_0_4, LS_0x146b7c6a0_0_8, LS_0x146b7c6a0_0_12;
LS_0x146b7c6a0_1_4 .concat8 [ 4 4 4 4], LS_0x146b7c6a0_0_16, LS_0x146b7c6a0_0_20, LS_0x146b7c6a0_0_24, LS_0x146b7c6a0_0_28;
L_0x146b7c6a0 .concat8 [ 16 16 0 0], LS_0x146b7c6a0_1_0, LS_0x146b7c6a0_1_4;
LS_0x146b7c850_0_0 .concat8 [ 1 1 1 1], L_0x146b64120, L_0x146b64c50, L_0x146b65900, L_0x146b66570;
LS_0x146b7c850_0_4 .concat8 [ 1 1 1 1], L_0x146b672f0, L_0x146b67f90, L_0x146b68c00, L_0x146b69870;
LS_0x146b7c850_0_8 .concat8 [ 1 1 1 1], L_0x146b6a4f0, L_0x146b6b1d0, L_0x146b6be50, L_0x146b6cac0;
LS_0x146b7c850_0_12 .concat8 [ 1 1 1 1], L_0x146b6d950, L_0x146b6e590, L_0x146b6f210, L_0x146b6fe80;
LS_0x146b7c850_0_16 .concat8 [ 1 1 1 1], L_0x146b70b00, L_0x146b71880, L_0x146b724d0, L_0x146b73140;
LS_0x146b7c850_0_20 .concat8 [ 1 1 1 1], L_0x146b73db0, L_0x146b74a20, L_0x146b756b0, L_0x146b76320;
LS_0x146b7c850_0_24 .concat8 [ 1 1 1 1], L_0x146b76f90, L_0x146b77c00, L_0x146b78880, L_0x146b794f0;
LS_0x146b7c850_0_28 .concat8 [ 1 1 1 1], L_0x146b79d80, L_0x146b7a9e0, L_0x146b7b650, L_0x146b7c2b0;
LS_0x146b7c850_1_0 .concat8 [ 4 4 4 4], LS_0x146b7c850_0_0, LS_0x146b7c850_0_4, LS_0x146b7c850_0_8, LS_0x146b7c850_0_12;
LS_0x146b7c850_1_4 .concat8 [ 4 4 4 4], LS_0x146b7c850_0_16, LS_0x146b7c850_0_20, LS_0x146b7c850_0_24, LS_0x146b7c850_0_28;
L_0x146b7c850 .concat8 [ 16 16 0 0], LS_0x146b7c850_1_0, LS_0x146b7c850_1_4;
L_0x146b7b920 .part L_0x146b7c850, 31, 1;
S_0x1468ecb10 .scope generate, "bit_loop[0]" "bit_loop[0]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146899830 .param/l "i" 1 8 37, +C4<00>;
S_0x1468ec7e0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x1468ecb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b64120 .functor OR 1, L_0x146b63900, L_0x146b63d80, C4<0>, C4<0>;
v0x1468e3ff0_0 .net "a", 0 0, L_0x146b64190;  1 drivers
v0x1468e4090_0 .net "b", 0 0, L_0x146b642b0;  1 drivers
v0x1468e3cc0_0 .net "carry_carry", 0 0, L_0x146b63d80;  1 drivers
v0x1468e3d70_0 .net "carry_in", 0 0, L_0x148088328;  alias, 1 drivers
v0x1468e14d0_0 .net "carry_out", 0 0, L_0x146b64120;  1 drivers
v0x1468e15a0_0 .net "operands_carry", 0 0, L_0x146b63900;  1 drivers
v0x1468e1190_0 .net "operands_sum", 0 0, L_0x146b63860;  1 drivers
v0x1468e1260_0 .net "sum", 0 0, L_0x146b63ca0;  1 drivers
S_0x1468e9ff0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x1468ec7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b63ea0 .functor XOR 1, L_0x146b63860, L_0x148088328, C4<0>, C4<0>;
L_0x146b63f90 .functor AND 1, L_0x146b63860, L_0x148088328, C4<1>, C4<1>;
v0x1468a3060_0 .net *"_ivl_3", 0 0, L_0x146b63ea0;  1 drivers
v0x1468a1b50_0 .net *"_ivl_5", 0 0, L_0x146b63f90;  1 drivers
v0x1468a1be0_0 .net *"_ivl_7", 1 0, L_0x146b64080;  1 drivers
v0x1468a06a0_0 .net "a", 0 0, L_0x146b63860;  alias, 1 drivers
v0x1468a0730_0 .net "b", 0 0, L_0x148088328;  alias, 1 drivers
v0x14689f0f0_0 .net "carry_out", 0 0, L_0x146b63d80;  alias, 1 drivers
v0x14689f180_0 .net "sum", 0 0, L_0x146b63ca0;  alias, 1 drivers
L_0x146b63ca0 .part L_0x146b64080, 1, 1;
L_0x146b63d80 .part L_0x146b64080, 0, 1;
L_0x146b64080 .concat [ 1 1 0 0], L_0x146b63f90, L_0x146b63ea0;
S_0x1468e9cb0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x1468ec7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b63a20 .functor XOR 1, L_0x146b64190, L_0x146b642b0, C4<0>, C4<0>;
L_0x146b63b10 .functor AND 1, L_0x146b64190, L_0x146b642b0, C4<1>, C4<1>;
v0x1468e9a30_0 .net *"_ivl_3", 0 0, L_0x146b63a20;  1 drivers
v0x1468e6e50_0 .net *"_ivl_5", 0 0, L_0x146b63b10;  1 drivers
v0x1468e6ee0_0 .net *"_ivl_7", 1 0, L_0x146b63b80;  1 drivers
v0x1468e6b20_0 .net "a", 0 0, L_0x146b64190;  alias, 1 drivers
v0x1468e6bb0_0 .net "b", 0 0, L_0x146b642b0;  alias, 1 drivers
v0x1468e4330_0 .net "carry_out", 0 0, L_0x146b63900;  alias, 1 drivers
v0x1468e43c0_0 .net "sum", 0 0, L_0x146b63860;  alias, 1 drivers
L_0x146b63860 .part L_0x146b63b80, 1, 1;
L_0x146b63900 .part L_0x146b63b80, 0, 1;
L_0x146b63b80 .concat [ 1 1 0 0], L_0x146b63b10, L_0x146b63a20;
S_0x1468de670 .scope generate, "bit_loop[1]" "bit_loop[1]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x1468e0ee0 .param/l "i" 1 8 37, +C4<01>;
S_0x1468de330 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x1468de670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b64c50 .functor OR 1, L_0x146b64470, L_0x146b64890, C4<0>, C4<0>;
v0x146b1f250_0 .net "a", 0 0, L_0x146b64ce0;  1 drivers
v0x146b1ee60_0 .net "b", 0 0, L_0x146b64e20;  1 drivers
v0x146b1ef10_0 .net "carry_carry", 0 0, L_0x146b64890;  1 drivers
v0x146b1c670_0 .net "carry_in", 0 0, L_0x146b64f40;  1 drivers
v0x146b1c700_0 .net "carry_out", 0 0, L_0x146b64c50;  1 drivers
v0x146b1c330_0 .net "operands_carry", 0 0, L_0x146b64470;  1 drivers
v0x146b1c3c0_0 .net "operands_sum", 0 0, L_0x146b643d0;  1 drivers
v0x146b1c000_0 .net "sum", 0 0, L_0x146b647b0;  1 drivers
S_0x1468db7f0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x1468de330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b649b0 .functor XOR 1, L_0x146b643d0, L_0x146b64f40, C4<0>, C4<0>;
L_0x146b64aa0 .functor AND 1, L_0x146b643d0, L_0x146b64f40, C4<1>, C4<1>;
v0x1468db4e0_0 .net *"_ivl_3", 0 0, L_0x146b649b0;  1 drivers
v0x1468db570_0 .net *"_ivl_5", 0 0, L_0x146b64aa0;  1 drivers
v0x1468db1b0_0 .net *"_ivl_7", 1 0, L_0x146b64b10;  1 drivers
v0x1468db240_0 .net "a", 0 0, L_0x146b643d0;  alias, 1 drivers
v0x1468c45b0_0 .net "b", 0 0, L_0x146b64f40;  alias, 1 drivers
v0x1468c4640_0 .net "carry_out", 0 0, L_0x146b64890;  alias, 1 drivers
v0x1468c4260_0 .net "sum", 0 0, L_0x146b647b0;  alias, 1 drivers
L_0x146b647b0 .part L_0x146b64b10, 1, 1;
L_0x146b64890 .part L_0x146b64b10, 0, 1;
L_0x146b64b10 .concat [ 1 1 0 0], L_0x146b64aa0, L_0x146b649b0;
S_0x146b24c10 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x1468de330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b64510 .functor XOR 1, L_0x146b64ce0, L_0x146b64e20, C4<0>, C4<0>;
L_0x146b64600 .functor AND 1, L_0x146b64ce0, L_0x146b64e20, C4<1>, C4<1>;
v0x146b22330_0 .net *"_ivl_3", 0 0, L_0x146b64510;  1 drivers
v0x146b223d0_0 .net *"_ivl_5", 0 0, L_0x146b64600;  1 drivers
v0x146b21cc0_0 .net *"_ivl_7", 1 0, L_0x146b64670;  1 drivers
v0x146b21d60_0 .net "a", 0 0, L_0x146b64ce0;  alias, 1 drivers
v0x146b1f4d0_0 .net "b", 0 0, L_0x146b64e20;  alias, 1 drivers
v0x146b1f5a0_0 .net "carry_out", 0 0, L_0x146b64470;  alias, 1 drivers
v0x146b1f190_0 .net "sum", 0 0, L_0x146b643d0;  alias, 1 drivers
L_0x146b643d0 .part L_0x146b64670, 1, 1;
L_0x146b64470 .part L_0x146b64670, 0, 1;
L_0x146b64670 .concat [ 1 1 0 0], L_0x146b64600, L_0x146b64510;
S_0x146b19810 .scope generate, "bit_loop[2]" "bit_loop[2]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b1c130 .param/l "i" 1 8 37, +C4<010>;
S_0x146b191a0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b19810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b65900 .functor OR 1, L_0x146b65100, L_0x146b65540, C4<0>, C4<0>;
v0x146b0db70_0 .net "a", 0 0, L_0x146b65990;  1 drivers
v0x146b0dc10_0 .net "b", 0 0, L_0x146b65ab0;  1 drivers
v0x146b0d820_0 .net "carry_carry", 0 0, L_0x146b65540;  1 drivers
v0x146b0d8f0_0 .net "carry_in", 0 0, L_0x146b65bd0;  1 drivers
v0x146b0b050_0 .net "carry_out", 0 0, L_0x146b65900;  1 drivers
v0x146b0acf0_0 .net "operands_carry", 0 0, L_0x146b65100;  1 drivers
v0x146b0ad80_0 .net "operands_sum", 0 0, L_0x146b65060;  1 drivers
v0x146b0a9c0_0 .net "sum", 0 0, L_0x146b65460;  1 drivers
S_0x146b169b0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b191a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b65660 .functor XOR 1, L_0x146b65060, L_0x146b65bd0, C4<0>, C4<0>;
L_0x146b65750 .functor AND 1, L_0x146b65060, L_0x146b65bd0, C4<1>, C4<1>;
v0x146b16720_0 .net *"_ivl_3", 0 0, L_0x146b65660;  1 drivers
v0x146b16340_0 .net *"_ivl_5", 0 0, L_0x146b65750;  1 drivers
v0x146b163d0_0 .net *"_ivl_7", 1 0, L_0x146b657c0;  1 drivers
v0x146b13b50_0 .net "a", 0 0, L_0x146b65060;  alias, 1 drivers
v0x146b13be0_0 .net "b", 0 0, L_0x146b65bd0;  alias, 1 drivers
v0x146b13810_0 .net "carry_out", 0 0, L_0x146b65540;  alias, 1 drivers
v0x146b138a0_0 .net "sum", 0 0, L_0x146b65460;  alias, 1 drivers
L_0x146b65460 .part L_0x146b657c0, 1, 1;
L_0x146b65540 .part L_0x146b657c0, 0, 1;
L_0x146b657c0 .concat [ 1 1 0 0], L_0x146b65750, L_0x146b65660;
S_0x146b134e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b191a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b651e0 .functor XOR 1, L_0x146b65990, L_0x146b65ab0, C4<0>, C4<0>;
L_0x146b652d0 .functor AND 1, L_0x146b65990, L_0x146b65ab0, C4<1>, C4<1>;
v0x146b10db0_0 .net *"_ivl_3", 0 0, L_0x146b651e0;  1 drivers
v0x146b109b0_0 .net *"_ivl_5", 0 0, L_0x146b652d0;  1 drivers
v0x146b10a60_0 .net *"_ivl_7", 1 0, L_0x146b65340;  1 drivers
v0x146b10680_0 .net "a", 0 0, L_0x146b65990;  alias, 1 drivers
v0x146b10720_0 .net "b", 0 0, L_0x146b65ab0;  alias, 1 drivers
v0x146b0dea0_0 .net "carry_out", 0 0, L_0x146b65100;  alias, 1 drivers
v0x146b0df40_0 .net "sum", 0 0, L_0x146b65060;  alias, 1 drivers
L_0x146b65060 .part L_0x146b65340, 1, 1;
L_0x146b65100 .part L_0x146b65340, 0, 1;
L_0x146b65340 .concat [ 1 1 0 0], L_0x146b652d0, L_0x146b651e0;
S_0x146b081d0 .scope generate, "bit_loop[3]" "bit_loop[3]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b0aa50 .param/l "i" 1 8 37, +C4<011>;
S_0x146b07e90 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b081d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b66570 .functor OR 1, L_0x146b65d90, L_0x146b661b0, C4<0>, C4<0>;
v0x1468ccb40_0 .net "a", 0 0, L_0x146b66600;  1 drivers
v0x1468c9c80_0 .net "b", 0 0, L_0x146b66870;  1 drivers
v0x1468c9d10_0 .net "carry_carry", 0 0, L_0x146b661b0;  1 drivers
v0x1468c6e50_0 .net "carry_in", 0 0, L_0x146b66a10;  1 drivers
v0x1468c6ee0_0 .net "carry_out", 0 0, L_0x146b66570;  1 drivers
v0x146b05030_0 .net "operands_carry", 0 0, L_0x146b65d90;  1 drivers
v0x146b050c0_0 .net "operands_sum", 0 0, L_0x146b65cf0;  1 drivers
v0x146b04d00_0 .net "sum", 0 0, L_0x146b660d0;  1 drivers
S_0x1468c0230 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b07e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b662d0 .functor XOR 1, L_0x146b65cf0, L_0x146b66a10, C4<0>, C4<0>;
L_0x146b663c0 .functor AND 1, L_0x146b65cf0, L_0x146b66a10, C4<1>, C4<1>;
v0x1468d86c0_0 .net *"_ivl_3", 0 0, L_0x146b662d0;  1 drivers
v0x1468d8750_0 .net *"_ivl_5", 0 0, L_0x146b663c0;  1 drivers
v0x1468d5890_0 .net *"_ivl_7", 1 0, L_0x146b66430;  1 drivers
v0x1468d5920_0 .net "a", 0 0, L_0x146b65cf0;  alias, 1 drivers
v0x1468d2a60_0 .net "b", 0 0, L_0x146b66a10;  alias, 1 drivers
v0x1468d2af0_0 .net "carry_out", 0 0, L_0x146b661b0;  alias, 1 drivers
v0x1468cfc30_0 .net "sum", 0 0, L_0x146b660d0;  alias, 1 drivers
L_0x146b660d0 .part L_0x146b66430, 1, 1;
L_0x146b661b0 .part L_0x146b66430, 0, 1;
L_0x146b66430 .concat [ 1 1 0 0], L_0x146b663c0, L_0x146b662d0;
S_0x146899530 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b07e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b65e30 .functor XOR 1, L_0x146b66600, L_0x146b66870, C4<0>, C4<0>;
L_0x146b65f20 .functor AND 1, L_0x146b66600, L_0x146b66870, C4<1>, C4<1>;
v0x1468e7190_0 .net *"_ivl_3", 0 0, L_0x146b65e30;  1 drivers
v0x1468e7220_0 .net *"_ivl_5", 0 0, L_0x146b65f20;  1 drivers
v0x1468f2b10_0 .net *"_ivl_7", 1 0, L_0x146b65f90;  1 drivers
v0x1468f2ba0_0 .net "a", 0 0, L_0x146b66600;  alias, 1 drivers
v0x1468fb630_0 .net "b", 0 0, L_0x146b66870;  alias, 1 drivers
v0x1468fb6c0_0 .net "carry_out", 0 0, L_0x146b65d90;  alias, 1 drivers
v0x1468ccab0_0 .net "sum", 0 0, L_0x146b65cf0;  alias, 1 drivers
L_0x146b65cf0 .part L_0x146b65f90, 1, 1;
L_0x146b65d90 .part L_0x146b65f90, 0, 1;
L_0x146b65f90 .concat [ 1 1 0 0], L_0x146b65f20, L_0x146b65e30;
S_0x1468d8370 .scope generate, "bit_loop[4]" "bit_loop[4]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x1468f2c30 .param/l "i" 1 8 37, +C4<0100>;
S_0x1468d5540 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x1468d8370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b672f0 .functor OR 1, L_0x146b66b50, L_0x146b66f30, C4<0>, C4<0>;
v0x146817e20_0 .net "a", 0 0, L_0x146b67380;  1 drivers
v0x146817ec0_0 .net "b", 0 0, L_0x146b674a0;  1 drivers
v0x14681c2a0_0 .net "carry_carry", 0 0, L_0x146b66f30;  1 drivers
v0x14681c370_0 .net "carry_in", 0 0, L_0x146b67630;  1 drivers
v0x14681c420_0 .net "carry_out", 0 0, L_0x146b672f0;  1 drivers
v0x14681c4f0_0 .net "operands_carry", 0 0, L_0x146b66b50;  1 drivers
v0x14680e7e0_0 .net "operands_sum", 0 0, L_0x146b66ab0;  1 drivers
v0x14680e8b0_0 .net "sum", 0 0, L_0x146b66e50;  1 drivers
S_0x1468d2710 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x1468d5540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b67050 .functor XOR 1, L_0x146b66ab0, L_0x146b67630, C4<0>, C4<0>;
L_0x146b67140 .functor AND 1, L_0x146b66ab0, L_0x146b67630, C4<1>, C4<1>;
v0x146b04df0_0 .net *"_ivl_3", 0 0, L_0x146b67050;  1 drivers
v0x1468cf8e0_0 .net *"_ivl_5", 0 0, L_0x146b67140;  1 drivers
v0x1468cf970_0 .net *"_ivl_7", 1 0, L_0x146b671b0;  1 drivers
v0x146b21ff0_0 .net "a", 0 0, L_0x146b66ab0;  alias, 1 drivers
v0x146b22080_0 .net "b", 0 0, L_0x146b67630;  alias, 1 drivers
v0x146b22110_0 .net "carry_out", 0 0, L_0x146b66f30;  alias, 1 drivers
v0x14681f2a0_0 .net "sum", 0 0, L_0x146b66e50;  alias, 1 drivers
L_0x146b66e50 .part L_0x146b671b0, 1, 1;
L_0x146b66f30 .part L_0x146b671b0, 0, 1;
L_0x146b671b0 .concat [ 1 1 0 0], L_0x146b67140, L_0x146b67050;
S_0x14681f350 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x1468d5540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b66bf0 .functor XOR 1, L_0x146b67380, L_0x146b674a0, C4<0>, C4<0>;
L_0x146b66ca0 .functor AND 1, L_0x146b67380, L_0x146b674a0, C4<1>, C4<1>;
v0x146820730_0 .net *"_ivl_3", 0 0, L_0x146b66bf0;  1 drivers
v0x1468207c0_0 .net *"_ivl_5", 0 0, L_0x146b66ca0;  1 drivers
v0x146820860_0 .net *"_ivl_7", 1 0, L_0x146b66d10;  1 drivers
v0x146820920_0 .net "a", 0 0, L_0x146b67380;  alias, 1 drivers
v0x146817c40_0 .net "b", 0 0, L_0x146b674a0;  alias, 1 drivers
v0x146817cd0_0 .net "carry_out", 0 0, L_0x146b66b50;  alias, 1 drivers
v0x146817d60_0 .net "sum", 0 0, L_0x146b66ab0;  alias, 1 drivers
L_0x146b66ab0 .part L_0x146b66d10, 1, 1;
L_0x146b66b50 .part L_0x146b66d10, 0, 1;
L_0x146b66d10 .concat [ 1 1 0 0], L_0x146b66ca0, L_0x146b66bf0;
S_0x14680e970 .scope generate, "bit_loop[5]" "bit_loop[5]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146807ee0 .param/l "i" 1 8 37, +C4<0101>;
S_0x146807f60 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x14680e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b67f90 .functor OR 1, L_0x146b67870, L_0x146b67bf0, C4<0>, C4<0>;
v0x146b28570_0 .net "a", 0 0, L_0x146b68020;  1 drivers
v0x146b28610_0 .net "b", 0 0, L_0x146b681c0;  1 drivers
v0x146b286c0_0 .net "carry_carry", 0 0, L_0x146b67bf0;  1 drivers
v0x146b28790_0 .net "carry_in", 0 0, L_0x146b682e0;  1 drivers
v0x146b28840_0 .net "carry_out", 0 0, L_0x146b67f90;  1 drivers
v0x146b28910_0 .net "operands_carry", 0 0, L_0x146b67870;  1 drivers
v0x146b289a0_0 .net "operands_sum", 0 0, L_0x146b677d0;  1 drivers
v0x146b28a70_0 .net "sum", 0 0, L_0x146b67b10;  1 drivers
S_0x146821dd0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146807f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b67d10 .functor XOR 1, L_0x146b677d0, L_0x146b682e0, C4<0>, C4<0>;
L_0x146b67e00 .functor AND 1, L_0x146b677d0, L_0x146b682e0, C4<1>, C4<1>;
v0x146822020_0 .net *"_ivl_3", 0 0, L_0x146b67d10;  1 drivers
v0x146b22860_0 .net *"_ivl_5", 0 0, L_0x146b67e00;  1 drivers
v0x146b22910_0 .net *"_ivl_7", 1 0, L_0x146b67e70;  1 drivers
v0x146b229d0_0 .net "a", 0 0, L_0x146b677d0;  alias, 1 drivers
v0x146b22a70_0 .net "b", 0 0, L_0x146b682e0;  alias, 1 drivers
v0x146b27ce0_0 .net "carry_out", 0 0, L_0x146b67bf0;  alias, 1 drivers
v0x146b27d70_0 .net "sum", 0 0, L_0x146b67b10;  alias, 1 drivers
L_0x146b67b10 .part L_0x146b67e70, 1, 1;
L_0x146b67bf0 .part L_0x146b67e70, 0, 1;
L_0x146b67e70 .concat [ 1 1 0 0], L_0x146b67e00, L_0x146b67d10;
S_0x146b27e20 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146807f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b67910 .functor XOR 1, L_0x146b68020, L_0x146b681c0, C4<0>, C4<0>;
L_0x146b67980 .functor AND 1, L_0x146b68020, L_0x146b681c0, C4<1>, C4<1>;
v0x146b28050_0 .net *"_ivl_3", 0 0, L_0x146b67910;  1 drivers
v0x146b28100_0 .net *"_ivl_5", 0 0, L_0x146b67980;  1 drivers
v0x146b281b0_0 .net *"_ivl_7", 1 0, L_0x146b679f0;  1 drivers
v0x146b28270_0 .net "a", 0 0, L_0x146b68020;  alias, 1 drivers
v0x146b28310_0 .net "b", 0 0, L_0x146b681c0;  alias, 1 drivers
v0x146b283f0_0 .net "carry_out", 0 0, L_0x146b67870;  alias, 1 drivers
v0x146b28490_0 .net "sum", 0 0, L_0x146b677d0;  alias, 1 drivers
L_0x146b677d0 .part L_0x146b679f0, 1, 1;
L_0x146b67870 .part L_0x146b679f0, 0, 1;
L_0x146b679f0 .concat [ 1 1 0 0], L_0x146b67980, L_0x146b67910;
S_0x146b28b30 .scope generate, "bit_loop[6]" "bit_loop[6]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b28cf0 .param/l "i" 1 8 37, +C4<0110>;
S_0x146b28d90 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b28b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b68c00 .functor OR 1, L_0x146b68530, L_0x146b68840, C4<0>, C4<0>;
v0x146b29ea0_0 .net "a", 0 0, L_0x146b68c90;  1 drivers
v0x146b29f40_0 .net "b", 0 0, L_0x146b68db0;  1 drivers
v0x146b29ff0_0 .net "carry_carry", 0 0, L_0x146b68840;  1 drivers
v0x146b2a0c0_0 .net "carry_in", 0 0, L_0x146b68f70;  1 drivers
v0x146b2a170_0 .net "carry_out", 0 0, L_0x146b68c00;  1 drivers
v0x146b2a240_0 .net "operands_carry", 0 0, L_0x146b68530;  1 drivers
v0x146b2a2d0_0 .net "operands_sum", 0 0, L_0x146b68490;  1 drivers
v0x146b2a3a0_0 .net "sum", 0 0, L_0x146b68760;  1 drivers
S_0x146b28fd0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b28d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b68960 .functor XOR 1, L_0x146b68490, L_0x146b68f70, C4<0>, C4<0>;
L_0x146b68a50 .functor AND 1, L_0x146b68490, L_0x146b68f70, C4<1>, C4<1>;
v0x146b29220_0 .net *"_ivl_3", 0 0, L_0x146b68960;  1 drivers
v0x146b292e0_0 .net *"_ivl_5", 0 0, L_0x146b68a50;  1 drivers
v0x146b29390_0 .net *"_ivl_7", 1 0, L_0x146b68ac0;  1 drivers
v0x146b29450_0 .net "a", 0 0, L_0x146b68490;  alias, 1 drivers
v0x146b294f0_0 .net "b", 0 0, L_0x146b68f70;  alias, 1 drivers
v0x146b295d0_0 .net "carry_out", 0 0, L_0x146b68840;  alias, 1 drivers
v0x146b29670_0 .net "sum", 0 0, L_0x146b68760;  alias, 1 drivers
L_0x146b68760 .part L_0x146b68ac0, 1, 1;
L_0x146b68840 .part L_0x146b68ac0, 0, 1;
L_0x146b68ac0 .concat [ 1 1 0 0], L_0x146b68a50, L_0x146b68960;
S_0x146b29750 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b28d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b675c0 .functor XOR 1, L_0x146b68c90, L_0x146b68db0, C4<0>, C4<0>;
L_0x146b685d0 .functor AND 1, L_0x146b68c90, L_0x146b68db0, C4<1>, C4<1>;
v0x146b29980_0 .net *"_ivl_3", 0 0, L_0x146b675c0;  1 drivers
v0x146b29a30_0 .net *"_ivl_5", 0 0, L_0x146b685d0;  1 drivers
v0x146b29ae0_0 .net *"_ivl_7", 1 0, L_0x146b68640;  1 drivers
v0x146b29ba0_0 .net "a", 0 0, L_0x146b68c90;  alias, 1 drivers
v0x146b29c40_0 .net "b", 0 0, L_0x146b68db0;  alias, 1 drivers
v0x146b29d20_0 .net "carry_out", 0 0, L_0x146b68530;  alias, 1 drivers
v0x146b29dc0_0 .net "sum", 0 0, L_0x146b68490;  alias, 1 drivers
L_0x146b68490 .part L_0x146b68640, 1, 1;
L_0x146b68530 .part L_0x146b68640, 0, 1;
L_0x146b68640 .concat [ 1 1 0 0], L_0x146b685d0, L_0x146b675c0;
S_0x146b2a460 .scope generate, "bit_loop[7]" "bit_loop[7]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b2a620 .param/l "i" 1 8 37, +C4<0111>;
S_0x146b2a6c0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b2a460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b69870 .functor OR 1, L_0x146b690b0, L_0x146b694b0, C4<0>, C4<0>;
v0x146b2b7d0_0 .net "a", 0 0, L_0x146b69900;  1 drivers
v0x146b2b870_0 .net "b", 0 0, L_0x146b68ed0;  1 drivers
v0x146b2b920_0 .net "carry_carry", 0 0, L_0x146b694b0;  1 drivers
v0x146b2b9f0_0 .net "carry_in", 0 0, L_0x146b69b50;  1 drivers
v0x146b2baa0_0 .net "carry_out", 0 0, L_0x146b69870;  1 drivers
v0x146b2bb70_0 .net "operands_carry", 0 0, L_0x146b690b0;  1 drivers
v0x146b2bc00_0 .net "operands_sum", 0 0, L_0x146b69010;  1 drivers
v0x146b2bcd0_0 .net "sum", 0 0, L_0x146b693d0;  1 drivers
S_0x146b2a900 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b2a6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b695d0 .functor XOR 1, L_0x146b69010, L_0x146b69b50, C4<0>, C4<0>;
L_0x146b696c0 .functor AND 1, L_0x146b69010, L_0x146b69b50, C4<1>, C4<1>;
v0x146b2ab50_0 .net *"_ivl_3", 0 0, L_0x146b695d0;  1 drivers
v0x146b2ac10_0 .net *"_ivl_5", 0 0, L_0x146b696c0;  1 drivers
v0x146b2acc0_0 .net *"_ivl_7", 1 0, L_0x146b69730;  1 drivers
v0x146b2ad80_0 .net "a", 0 0, L_0x146b69010;  alias, 1 drivers
v0x146b2ae20_0 .net "b", 0 0, L_0x146b69b50;  alias, 1 drivers
v0x146b2af00_0 .net "carry_out", 0 0, L_0x146b694b0;  alias, 1 drivers
v0x146b2afa0_0 .net "sum", 0 0, L_0x146b693d0;  alias, 1 drivers
L_0x146b693d0 .part L_0x146b69730, 1, 1;
L_0x146b694b0 .part L_0x146b69730, 0, 1;
L_0x146b69730 .concat [ 1 1 0 0], L_0x146b696c0, L_0x146b695d0;
S_0x146b2b080 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b2a6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b69150 .functor XOR 1, L_0x146b69900, L_0x146b68ed0, C4<0>, C4<0>;
L_0x146b69240 .functor AND 1, L_0x146b69900, L_0x146b68ed0, C4<1>, C4<1>;
v0x146b2b2b0_0 .net *"_ivl_3", 0 0, L_0x146b69150;  1 drivers
v0x146b2b360_0 .net *"_ivl_5", 0 0, L_0x146b69240;  1 drivers
v0x146b2b410_0 .net *"_ivl_7", 1 0, L_0x146b692b0;  1 drivers
v0x146b2b4d0_0 .net "a", 0 0, L_0x146b69900;  alias, 1 drivers
v0x146b2b570_0 .net "b", 0 0, L_0x146b68ed0;  alias, 1 drivers
v0x146b2b650_0 .net "carry_out", 0 0, L_0x146b690b0;  alias, 1 drivers
v0x146b2b6f0_0 .net "sum", 0 0, L_0x146b69010;  alias, 1 drivers
L_0x146b69010 .part L_0x146b692b0, 1, 1;
L_0x146b690b0 .part L_0x146b692b0, 0, 1;
L_0x146b692b0 .concat [ 1 1 0 0], L_0x146b69240, L_0x146b69150;
S_0x146b2bd90 .scope generate, "bit_loop[8]" "bit_loop[8]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x1468d84e0 .param/l "i" 1 8 37, +C4<01000>;
S_0x146b2c010 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b2bd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6a4f0 .functor OR 1, L_0x146b69a20, L_0x146b6a130, C4<0>, C4<0>;
v0x146b2d140_0 .net "a", 0 0, L_0x146b6a580;  1 drivers
v0x146b2d1e0_0 .net "b", 0 0, L_0x146b6a6a0;  1 drivers
v0x146b2d290_0 .net "carry_carry", 0 0, L_0x146b6a130;  1 drivers
v0x146b2d360_0 .net "carry_in", 0 0, L_0x146b6a890;  1 drivers
v0x146b2d410_0 .net "carry_out", 0 0, L_0x146b6a4f0;  1 drivers
v0x146b2d4e0_0 .net "operands_carry", 0 0, L_0x146b69a20;  1 drivers
v0x146b2d570_0 .net "operands_sum", 0 0, L_0x146b69d30;  1 drivers
v0x146b2d640_0 .net "sum", 0 0, L_0x146b6a050;  1 drivers
S_0x146b2c290 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b2c010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6a250 .functor XOR 1, L_0x146b69d30, L_0x146b6a890, C4<0>, C4<0>;
L_0x146b6a340 .functor AND 1, L_0x146b69d30, L_0x146b6a890, C4<1>, C4<1>;
v0x146b2c4c0_0 .net *"_ivl_3", 0 0, L_0x146b6a250;  1 drivers
v0x146b2c580_0 .net *"_ivl_5", 0 0, L_0x146b6a340;  1 drivers
v0x146b2c630_0 .net *"_ivl_7", 1 0, L_0x146b6a3b0;  1 drivers
v0x146b2c6f0_0 .net "a", 0 0, L_0x146b69d30;  alias, 1 drivers
v0x146b2c790_0 .net "b", 0 0, L_0x146b6a890;  alias, 1 drivers
v0x146b2c870_0 .net "carry_out", 0 0, L_0x146b6a130;  alias, 1 drivers
v0x146b2c910_0 .net "sum", 0 0, L_0x146b6a050;  alias, 1 drivers
L_0x146b6a050 .part L_0x146b6a3b0, 1, 1;
L_0x146b6a130 .part L_0x146b6a3b0, 0, 1;
L_0x146b6a3b0 .concat [ 1 1 0 0], L_0x146b6a340, L_0x146b6a250;
S_0x146b2c9f0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b2c010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b69dd0 .functor XOR 1, L_0x146b6a580, L_0x146b6a6a0, C4<0>, C4<0>;
L_0x146b69ec0 .functor AND 1, L_0x146b6a580, L_0x146b6a6a0, C4<1>, C4<1>;
v0x146b2cc20_0 .net *"_ivl_3", 0 0, L_0x146b69dd0;  1 drivers
v0x146b2ccd0_0 .net *"_ivl_5", 0 0, L_0x146b69ec0;  1 drivers
v0x146b2cd80_0 .net *"_ivl_7", 1 0, L_0x146b69f30;  1 drivers
v0x146b2ce40_0 .net "a", 0 0, L_0x146b6a580;  alias, 1 drivers
v0x146b2cee0_0 .net "b", 0 0, L_0x146b6a6a0;  alias, 1 drivers
v0x146b2cfc0_0 .net "carry_out", 0 0, L_0x146b69a20;  alias, 1 drivers
v0x146b2d060_0 .net "sum", 0 0, L_0x146b69d30;  alias, 1 drivers
L_0x146b69d30 .part L_0x146b69f30, 1, 1;
L_0x146b69a20 .part L_0x146b69f30, 0, 1;
L_0x146b69f30 .concat [ 1 1 0 0], L_0x146b69ec0, L_0x146b69dd0;
S_0x146b2d700 .scope generate, "bit_loop[9]" "bit_loop[9]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b2d8c0 .param/l "i" 1 8 37, +C4<01001>;
S_0x146b2d970 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b2d700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6b1d0 .functor OR 1, L_0x146b6aa30, L_0x146b6ae10, C4<0>, C4<0>;
v0x146b2ea70_0 .net "a", 0 0, L_0x146b6b260;  1 drivers
v0x146b2eb10_0 .net "b", 0 0, L_0x146b6b460;  1 drivers
v0x146b2ebc0_0 .net "carry_carry", 0 0, L_0x146b6ae10;  1 drivers
v0x146b2ec90_0 .net "carry_in", 0 0, L_0x146b6a7c0;  1 drivers
v0x146b2ed40_0 .net "carry_out", 0 0, L_0x146b6b1d0;  1 drivers
v0x146b2ee10_0 .net "operands_carry", 0 0, L_0x146b6aa30;  1 drivers
v0x146b2eea0_0 .net "operands_sum", 0 0, L_0x146b69c70;  1 drivers
v0x146b2ef70_0 .net "sum", 0 0, L_0x146b6ad30;  1 drivers
S_0x146b2dbe0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b2d970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6af30 .functor XOR 1, L_0x146b69c70, L_0x146b6a7c0, C4<0>, C4<0>;
L_0x146b6b020 .functor AND 1, L_0x146b69c70, L_0x146b6a7c0, C4<1>, C4<1>;
v0x146b2de00_0 .net *"_ivl_3", 0 0, L_0x146b6af30;  1 drivers
v0x146b2deb0_0 .net *"_ivl_5", 0 0, L_0x146b6b020;  1 drivers
v0x146b2df60_0 .net *"_ivl_7", 1 0, L_0x146b6b090;  1 drivers
v0x146b2e020_0 .net "a", 0 0, L_0x146b69c70;  alias, 1 drivers
v0x146b2e0c0_0 .net "b", 0 0, L_0x146b6a7c0;  alias, 1 drivers
v0x146b2e1a0_0 .net "carry_out", 0 0, L_0x146b6ae10;  alias, 1 drivers
v0x146b2e240_0 .net "sum", 0 0, L_0x146b6ad30;  alias, 1 drivers
L_0x146b6ad30 .part L_0x146b6b090, 1, 1;
L_0x146b6ae10 .part L_0x146b6b090, 0, 1;
L_0x146b6b090 .concat [ 1 1 0 0], L_0x146b6b020, L_0x146b6af30;
S_0x146b2e320 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b2d970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6aad0 .functor XOR 1, L_0x146b6b260, L_0x146b6b460, C4<0>, C4<0>;
L_0x146b6ab80 .functor AND 1, L_0x146b6b260, L_0x146b6b460, C4<1>, C4<1>;
v0x146b2e550_0 .net *"_ivl_3", 0 0, L_0x146b6aad0;  1 drivers
v0x146b2e600_0 .net *"_ivl_5", 0 0, L_0x146b6ab80;  1 drivers
v0x146b2e6b0_0 .net *"_ivl_7", 1 0, L_0x146b6abf0;  1 drivers
v0x146b2e770_0 .net "a", 0 0, L_0x146b6b260;  alias, 1 drivers
v0x146b2e810_0 .net "b", 0 0, L_0x146b6b460;  alias, 1 drivers
v0x146b2e8f0_0 .net "carry_out", 0 0, L_0x146b6aa30;  alias, 1 drivers
v0x146b2e990_0 .net "sum", 0 0, L_0x146b69c70;  alias, 1 drivers
L_0x146b69c70 .part L_0x146b6abf0, 1, 1;
L_0x146b6aa30 .part L_0x146b6abf0, 0, 1;
L_0x146b6abf0 .concat [ 1 1 0 0], L_0x146b6ab80, L_0x146b6aad0;
S_0x146b2f030 .scope generate, "bit_loop[10]" "bit_loop[10]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b2f1f0 .param/l "i" 1 8 37, +C4<01010>;
S_0x146b2f2a0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b2f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6be50 .functor OR 1, L_0x146b6b380, L_0x146b6ba90, C4<0>, C4<0>;
v0x146b303a0_0 .net "a", 0 0, L_0x146b6bee0;  1 drivers
v0x146b30440_0 .net "b", 0 0, L_0x146b6c000;  1 drivers
v0x146b304f0_0 .net "carry_carry", 0 0, L_0x146b6ba90;  1 drivers
v0x146b305c0_0 .net "carry_in", 0 0, L_0x146b6c220;  1 drivers
v0x146b30670_0 .net "carry_out", 0 0, L_0x146b6be50;  1 drivers
v0x146b30740_0 .net "operands_carry", 0 0, L_0x146b6b380;  1 drivers
v0x146b307d0_0 .net "operands_sum", 0 0, L_0x146b6b6f0;  1 drivers
v0x146b308a0_0 .net "sum", 0 0, L_0x146b6b9b0;  1 drivers
S_0x146b2f510 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b2f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6bbb0 .functor XOR 1, L_0x146b6b6f0, L_0x146b6c220, C4<0>, C4<0>;
L_0x146b6bca0 .functor AND 1, L_0x146b6b6f0, L_0x146b6c220, C4<1>, C4<1>;
v0x146b2f730_0 .net *"_ivl_3", 0 0, L_0x146b6bbb0;  1 drivers
v0x146b2f7e0_0 .net *"_ivl_5", 0 0, L_0x146b6bca0;  1 drivers
v0x146b2f890_0 .net *"_ivl_7", 1 0, L_0x146b6bd10;  1 drivers
v0x146b2f950_0 .net "a", 0 0, L_0x146b6b6f0;  alias, 1 drivers
v0x146b2f9f0_0 .net "b", 0 0, L_0x146b6c220;  alias, 1 drivers
v0x146b2fad0_0 .net "carry_out", 0 0, L_0x146b6ba90;  alias, 1 drivers
v0x146b2fb70_0 .net "sum", 0 0, L_0x146b6b9b0;  alias, 1 drivers
L_0x146b6b9b0 .part L_0x146b6bd10, 1, 1;
L_0x146b6ba90 .part L_0x146b6bd10, 0, 1;
L_0x146b6bd10 .concat [ 1 1 0 0], L_0x146b6bca0, L_0x146b6bbb0;
S_0x146b2fc50 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b2f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6b790 .functor XOR 1, L_0x146b6bee0, L_0x146b6c000, C4<0>, C4<0>;
L_0x146b6b800 .functor AND 1, L_0x146b6bee0, L_0x146b6c000, C4<1>, C4<1>;
v0x146b2fe80_0 .net *"_ivl_3", 0 0, L_0x146b6b790;  1 drivers
v0x146b2ff30_0 .net *"_ivl_5", 0 0, L_0x146b6b800;  1 drivers
v0x146b2ffe0_0 .net *"_ivl_7", 1 0, L_0x146b6b870;  1 drivers
v0x146b300a0_0 .net "a", 0 0, L_0x146b6bee0;  alias, 1 drivers
v0x146b30140_0 .net "b", 0 0, L_0x146b6c000;  alias, 1 drivers
v0x146b30220_0 .net "carry_out", 0 0, L_0x146b6b380;  alias, 1 drivers
v0x146b302c0_0 .net "sum", 0 0, L_0x146b6b6f0;  alias, 1 drivers
L_0x146b6b6f0 .part L_0x146b6b870, 1, 1;
L_0x146b6b380 .part L_0x146b6b870, 0, 1;
L_0x146b6b870 .concat [ 1 1 0 0], L_0x146b6b800, L_0x146b6b790;
S_0x146b30960 .scope generate, "bit_loop[11]" "bit_loop[11]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b30b20 .param/l "i" 1 8 37, +C4<01011>;
S_0x146b30bd0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b30960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6cac0 .functor OR 1, L_0x146b6c340, L_0x146b6c700, C4<0>, C4<0>;
v0x146b31cd0_0 .net "a", 0 0, L_0x146b6cb50;  1 drivers
v0x146b31d70_0 .net "b", 0 0, L_0x146b6c120;  1 drivers
v0x146b31e20_0 .net "carry_carry", 0 0, L_0x146b6c700;  1 drivers
v0x146b31ef0_0 .net "carry_in", 0 0, L_0x146b66910;  1 drivers
v0x146b31fa0_0 .net "carry_out", 0 0, L_0x146b6cac0;  1 drivers
v0x146b32070_0 .net "operands_carry", 0 0, L_0x146b6c340;  1 drivers
v0x146b32100_0 .net "operands_sum", 0 0, L_0x146b6b600;  1 drivers
v0x146b321d0_0 .net "sum", 0 0, L_0x146b6c620;  1 drivers
S_0x146b30e40 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b30bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6c820 .functor XOR 1, L_0x146b6b600, L_0x146b66910, C4<0>, C4<0>;
L_0x146b6c910 .functor AND 1, L_0x146b6b600, L_0x146b66910, C4<1>, C4<1>;
v0x146b31060_0 .net *"_ivl_3", 0 0, L_0x146b6c820;  1 drivers
v0x146b31110_0 .net *"_ivl_5", 0 0, L_0x146b6c910;  1 drivers
v0x146b311c0_0 .net *"_ivl_7", 1 0, L_0x146b6c980;  1 drivers
v0x146b31280_0 .net "a", 0 0, L_0x146b6b600;  alias, 1 drivers
v0x146b31320_0 .net "b", 0 0, L_0x146b66910;  alias, 1 drivers
v0x146b31400_0 .net "carry_out", 0 0, L_0x146b6c700;  alias, 1 drivers
v0x146b314a0_0 .net "sum", 0 0, L_0x146b6c620;  alias, 1 drivers
L_0x146b6c620 .part L_0x146b6c980, 1, 1;
L_0x146b6c700 .part L_0x146b6c980, 0, 1;
L_0x146b6c980 .concat [ 1 1 0 0], L_0x146b6c910, L_0x146b6c820;
S_0x146b31580 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b30bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6c3e0 .functor XOR 1, L_0x146b6cb50, L_0x146b6c120, C4<0>, C4<0>;
L_0x146b6c490 .functor AND 1, L_0x146b6cb50, L_0x146b6c120, C4<1>, C4<1>;
v0x146b317b0_0 .net *"_ivl_3", 0 0, L_0x146b6c3e0;  1 drivers
v0x146b31860_0 .net *"_ivl_5", 0 0, L_0x146b6c490;  1 drivers
v0x146b31910_0 .net *"_ivl_7", 1 0, L_0x146b6c500;  1 drivers
v0x146b319d0_0 .net "a", 0 0, L_0x146b6cb50;  alias, 1 drivers
v0x146b31a70_0 .net "b", 0 0, L_0x146b6c120;  alias, 1 drivers
v0x146b31b50_0 .net "carry_out", 0 0, L_0x146b6c340;  alias, 1 drivers
v0x146b31bf0_0 .net "sum", 0 0, L_0x146b6b600;  alias, 1 drivers
L_0x146b6b600 .part L_0x146b6c500, 1, 1;
L_0x146b6c340 .part L_0x146b6c500, 0, 1;
L_0x146b6c500 .concat [ 1 1 0 0], L_0x146b6c490, L_0x146b6c3e0;
S_0x146b32290 .scope generate, "bit_loop[12]" "bit_loop[12]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b32450 .param/l "i" 1 8 37, +C4<01100>;
S_0x146b32500 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b32290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6d950 .functor OR 1, L_0x146b6d2a0, L_0x146b6d5b0, C4<0>, C4<0>;
v0x146b33600_0 .net "a", 0 0, L_0x146b6d9c0;  1 drivers
v0x146b336a0_0 .net "b", 0 0, L_0x146b6dae0;  1 drivers
v0x146b33750_0 .net "carry_carry", 0 0, L_0x146b6d5b0;  1 drivers
v0x146b33820_0 .net "carry_in", 0 0, L_0x146b6d180;  1 drivers
v0x146b338d0_0 .net "carry_out", 0 0, L_0x146b6d950;  1 drivers
v0x146b339a0_0 .net "operands_carry", 0 0, L_0x146b6d2a0;  1 drivers
v0x146b33a30_0 .net "operands_sum", 0 0, L_0x146b6ce70;  1 drivers
v0x146b33b00_0 .net "sum", 0 0, L_0x146b6d4d0;  1 drivers
S_0x146b32770 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b32500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6d6d0 .functor XOR 1, L_0x146b6ce70, L_0x146b6d180, C4<0>, C4<0>;
L_0x146b6d7c0 .functor AND 1, L_0x146b6ce70, L_0x146b6d180, C4<1>, C4<1>;
v0x146b32990_0 .net *"_ivl_3", 0 0, L_0x146b6d6d0;  1 drivers
v0x146b32a40_0 .net *"_ivl_5", 0 0, L_0x146b6d7c0;  1 drivers
v0x146b32af0_0 .net *"_ivl_7", 1 0, L_0x146b6d830;  1 drivers
v0x146b32bb0_0 .net "a", 0 0, L_0x146b6ce70;  alias, 1 drivers
v0x146b32c50_0 .net "b", 0 0, L_0x146b6d180;  alias, 1 drivers
v0x146b32d30_0 .net "carry_out", 0 0, L_0x146b6d5b0;  alias, 1 drivers
v0x146b32dd0_0 .net "sum", 0 0, L_0x146b6d4d0;  alias, 1 drivers
L_0x146b6d4d0 .part L_0x146b6d830, 1, 1;
L_0x146b6d5b0 .part L_0x146b6d830, 0, 1;
L_0x146b6d830 .concat [ 1 1 0 0], L_0x146b6d7c0, L_0x146b6d6d0;
S_0x146b32eb0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b32500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6cf10 .functor XOR 1, L_0x146b6d9c0, L_0x146b6dae0, C4<0>, C4<0>;
L_0x146b6d340 .functor AND 1, L_0x146b6d9c0, L_0x146b6dae0, C4<1>, C4<1>;
v0x146b330e0_0 .net *"_ivl_3", 0 0, L_0x146b6cf10;  1 drivers
v0x146b33190_0 .net *"_ivl_5", 0 0, L_0x146b6d340;  1 drivers
v0x146b33240_0 .net *"_ivl_7", 1 0, L_0x146b6d3b0;  1 drivers
v0x146b33300_0 .net "a", 0 0, L_0x146b6d9c0;  alias, 1 drivers
v0x146b333a0_0 .net "b", 0 0, L_0x146b6dae0;  alias, 1 drivers
v0x146b33480_0 .net "carry_out", 0 0, L_0x146b6d2a0;  alias, 1 drivers
v0x146b33520_0 .net "sum", 0 0, L_0x146b6ce70;  alias, 1 drivers
L_0x146b6ce70 .part L_0x146b6d3b0, 1, 1;
L_0x146b6d2a0 .part L_0x146b6d3b0, 0, 1;
L_0x146b6d3b0 .concat [ 1 1 0 0], L_0x146b6d340, L_0x146b6cf10;
S_0x146b33bc0 .scope generate, "bit_loop[13]" "bit_loop[13]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b33d80 .param/l "i" 1 8 37, +C4<01101>;
S_0x146b33e30 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b33bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6e590 .functor OR 1, L_0x146b6ddd0, L_0x146b6e1d0, C4<0>, C4<0>;
v0x146b34f30_0 .net "a", 0 0, L_0x146b6e620;  1 drivers
v0x146b34fd0_0 .net "b", 0 0, L_0x146b6dc00;  1 drivers
v0x146b35080_0 .net "carry_carry", 0 0, L_0x146b6e1d0;  1 drivers
v0x146b35150_0 .net "carry_in", 0 0, L_0x146b6e880;  1 drivers
v0x146b35200_0 .net "carry_out", 0 0, L_0x146b6e590;  1 drivers
v0x146b352d0_0 .net "operands_carry", 0 0, L_0x146b6ddd0;  1 drivers
v0x146b35360_0 .net "operands_sum", 0 0, L_0x146b6dd30;  1 drivers
v0x146b35430_0 .net "sum", 0 0, L_0x146b6e0f0;  1 drivers
S_0x146b340a0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b33e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6e2f0 .functor XOR 1, L_0x146b6dd30, L_0x146b6e880, C4<0>, C4<0>;
L_0x146b6e3e0 .functor AND 1, L_0x146b6dd30, L_0x146b6e880, C4<1>, C4<1>;
v0x146b342c0_0 .net *"_ivl_3", 0 0, L_0x146b6e2f0;  1 drivers
v0x146b34370_0 .net *"_ivl_5", 0 0, L_0x146b6e3e0;  1 drivers
v0x146b34420_0 .net *"_ivl_7", 1 0, L_0x146b6e450;  1 drivers
v0x146b344e0_0 .net "a", 0 0, L_0x146b6dd30;  alias, 1 drivers
v0x146b34580_0 .net "b", 0 0, L_0x146b6e880;  alias, 1 drivers
v0x146b34660_0 .net "carry_out", 0 0, L_0x146b6e1d0;  alias, 1 drivers
v0x146b34700_0 .net "sum", 0 0, L_0x146b6e0f0;  alias, 1 drivers
L_0x146b6e0f0 .part L_0x146b6e450, 1, 1;
L_0x146b6e1d0 .part L_0x146b6e450, 0, 1;
L_0x146b6e450 .concat [ 1 1 0 0], L_0x146b6e3e0, L_0x146b6e2f0;
S_0x146b347e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b33e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6de70 .functor XOR 1, L_0x146b6e620, L_0x146b6dc00, C4<0>, C4<0>;
L_0x146b6df60 .functor AND 1, L_0x146b6e620, L_0x146b6dc00, C4<1>, C4<1>;
v0x146b34a10_0 .net *"_ivl_3", 0 0, L_0x146b6de70;  1 drivers
v0x146b34ac0_0 .net *"_ivl_5", 0 0, L_0x146b6df60;  1 drivers
v0x146b34b70_0 .net *"_ivl_7", 1 0, L_0x146b6dfd0;  1 drivers
v0x146b34c30_0 .net "a", 0 0, L_0x146b6e620;  alias, 1 drivers
v0x146b34cd0_0 .net "b", 0 0, L_0x146b6dc00;  alias, 1 drivers
v0x146b34db0_0 .net "carry_out", 0 0, L_0x146b6ddd0;  alias, 1 drivers
v0x146b34e50_0 .net "sum", 0 0, L_0x146b6dd30;  alias, 1 drivers
L_0x146b6dd30 .part L_0x146b6dfd0, 1, 1;
L_0x146b6ddd0 .part L_0x146b6dfd0, 0, 1;
L_0x146b6dfd0 .concat [ 1 1 0 0], L_0x146b6df60, L_0x146b6de70;
S_0x146b354f0 .scope generate, "bit_loop[14]" "bit_loop[14]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b356b0 .param/l "i" 1 8 37, +C4<01110>;
S_0x146b35760 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b354f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6f210 .functor OR 1, L_0x146b6e7e0, L_0x146b6ee50, C4<0>, C4<0>;
v0x146b36860_0 .net "a", 0 0, L_0x146b6f2a0;  1 drivers
v0x146b36900_0 .net "b", 0 0, L_0x146b6f3c0;  1 drivers
v0x146b369b0_0 .net "carry_carry", 0 0, L_0x146b6ee50;  1 drivers
v0x146b36a80_0 .net "carry_in", 0 0, L_0x146b6e9a0;  1 drivers
v0x146b36b30_0 .net "carry_out", 0 0, L_0x146b6f210;  1 drivers
v0x146b36c00_0 .net "operands_carry", 0 0, L_0x146b6e7e0;  1 drivers
v0x146b36c90_0 .net "operands_sum", 0 0, L_0x146b6e740;  1 drivers
v0x146b36d60_0 .net "sum", 0 0, L_0x146b6ed70;  1 drivers
S_0x146b359d0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b35760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6ef70 .functor XOR 1, L_0x146b6e740, L_0x146b6e9a0, C4<0>, C4<0>;
L_0x146b6f060 .functor AND 1, L_0x146b6e740, L_0x146b6e9a0, C4<1>, C4<1>;
v0x146b35bf0_0 .net *"_ivl_3", 0 0, L_0x146b6ef70;  1 drivers
v0x146b35ca0_0 .net *"_ivl_5", 0 0, L_0x146b6f060;  1 drivers
v0x146b35d50_0 .net *"_ivl_7", 1 0, L_0x146b6f0d0;  1 drivers
v0x146b35e10_0 .net "a", 0 0, L_0x146b6e740;  alias, 1 drivers
v0x146b35eb0_0 .net "b", 0 0, L_0x146b6e9a0;  alias, 1 drivers
v0x146b35f90_0 .net "carry_out", 0 0, L_0x146b6ee50;  alias, 1 drivers
v0x146b36030_0 .net "sum", 0 0, L_0x146b6ed70;  alias, 1 drivers
L_0x146b6ed70 .part L_0x146b6f0d0, 1, 1;
L_0x146b6ee50 .part L_0x146b6f0d0, 0, 1;
L_0x146b6f0d0 .concat [ 1 1 0 0], L_0x146b6f060, L_0x146b6ef70;
S_0x146b36110 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b35760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6eaf0 .functor XOR 1, L_0x146b6f2a0, L_0x146b6f3c0, C4<0>, C4<0>;
L_0x146b6ebe0 .functor AND 1, L_0x146b6f2a0, L_0x146b6f3c0, C4<1>, C4<1>;
v0x146b36340_0 .net *"_ivl_3", 0 0, L_0x146b6eaf0;  1 drivers
v0x146b363f0_0 .net *"_ivl_5", 0 0, L_0x146b6ebe0;  1 drivers
v0x146b364a0_0 .net *"_ivl_7", 1 0, L_0x146b6ec50;  1 drivers
v0x146b36560_0 .net "a", 0 0, L_0x146b6f2a0;  alias, 1 drivers
v0x146b36600_0 .net "b", 0 0, L_0x146b6f3c0;  alias, 1 drivers
v0x146b366e0_0 .net "carry_out", 0 0, L_0x146b6e7e0;  alias, 1 drivers
v0x146b36780_0 .net "sum", 0 0, L_0x146b6e740;  alias, 1 drivers
L_0x146b6e740 .part L_0x146b6ec50, 1, 1;
L_0x146b6e7e0 .part L_0x146b6ec50, 0, 1;
L_0x146b6ec50 .concat [ 1 1 0 0], L_0x146b6ebe0, L_0x146b6eaf0;
S_0x146b36e20 .scope generate, "bit_loop[15]" "bit_loop[15]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b36fe0 .param/l "i" 1 8 37, +C4<01111>;
S_0x146b37090 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b36e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b6fe80 .functor OR 1, L_0x146b6f6e0, L_0x146b6fac0, C4<0>, C4<0>;
v0x146b38190_0 .net "a", 0 0, L_0x146b6ff10;  1 drivers
v0x146b38230_0 .net "b", 0 0, L_0x146b6f4e0;  1 drivers
v0x146b382e0_0 .net "carry_carry", 0 0, L_0x146b6fac0;  1 drivers
v0x146b383b0_0 .net "carry_in", 0 0, L_0x146b701a0;  1 drivers
v0x146b38460_0 .net "carry_out", 0 0, L_0x146b6fe80;  1 drivers
v0x146b38530_0 .net "operands_carry", 0 0, L_0x146b6f6e0;  1 drivers
v0x146b385c0_0 .net "operands_sum", 0 0, L_0x146b6f640;  1 drivers
v0x146b38690_0 .net "sum", 0 0, L_0x146b6f9e0;  1 drivers
S_0x146b37300 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b37090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6fbe0 .functor XOR 1, L_0x146b6f640, L_0x146b701a0, C4<0>, C4<0>;
L_0x146b6fcd0 .functor AND 1, L_0x146b6f640, L_0x146b701a0, C4<1>, C4<1>;
v0x146b37520_0 .net *"_ivl_3", 0 0, L_0x146b6fbe0;  1 drivers
v0x146b375d0_0 .net *"_ivl_5", 0 0, L_0x146b6fcd0;  1 drivers
v0x146b37680_0 .net *"_ivl_7", 1 0, L_0x146b6fd40;  1 drivers
v0x146b37740_0 .net "a", 0 0, L_0x146b6f640;  alias, 1 drivers
v0x146b377e0_0 .net "b", 0 0, L_0x146b701a0;  alias, 1 drivers
v0x146b378c0_0 .net "carry_out", 0 0, L_0x146b6fac0;  alias, 1 drivers
v0x146b37960_0 .net "sum", 0 0, L_0x146b6f9e0;  alias, 1 drivers
L_0x146b6f9e0 .part L_0x146b6fd40, 1, 1;
L_0x146b6fac0 .part L_0x146b6fd40, 0, 1;
L_0x146b6fd40 .concat [ 1 1 0 0], L_0x146b6fcd0, L_0x146b6fbe0;
S_0x146b37a40 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b37090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b6f780 .functor XOR 1, L_0x146b6ff10, L_0x146b6f4e0, C4<0>, C4<0>;
L_0x146b6f830 .functor AND 1, L_0x146b6ff10, L_0x146b6f4e0, C4<1>, C4<1>;
v0x146b37c70_0 .net *"_ivl_3", 0 0, L_0x146b6f780;  1 drivers
v0x146b37d20_0 .net *"_ivl_5", 0 0, L_0x146b6f830;  1 drivers
v0x146b37dd0_0 .net *"_ivl_7", 1 0, L_0x146b6f8a0;  1 drivers
v0x146b37e90_0 .net "a", 0 0, L_0x146b6ff10;  alias, 1 drivers
v0x146b37f30_0 .net "b", 0 0, L_0x146b6f4e0;  alias, 1 drivers
v0x146b38010_0 .net "carry_out", 0 0, L_0x146b6f6e0;  alias, 1 drivers
v0x146b380b0_0 .net "sum", 0 0, L_0x146b6f640;  alias, 1 drivers
L_0x146b6f640 .part L_0x146b6f8a0, 1, 1;
L_0x146b6f6e0 .part L_0x146b6f8a0, 0, 1;
L_0x146b6f8a0 .concat [ 1 1 0 0], L_0x146b6f830, L_0x146b6f780;
S_0x146b38750 .scope generate, "bit_loop[16]" "bit_loop[16]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b38a10 .param/l "i" 1 8 37, +C4<010000>;
S_0x146b38a90 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b38750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b70b00 .functor OR 1, L_0x146b700d0, L_0x146b70760, C4<0>, C4<0>;
v0x146b39b40_0 .net "a", 0 0, L_0x146b70b90;  1 drivers
v0x146b39be0_0 .net "b", 0 0, L_0x146b70cb0;  1 drivers
v0x146b39c90_0 .net "carry_carry", 0 0, L_0x146b70760;  1 drivers
v0x146b39d60_0 .net "carry_in", 0 0, L_0x146b702c0;  1 drivers
v0x146b39e10_0 .net "carry_out", 0 0, L_0x146b70b00;  1 drivers
v0x146b39ee0_0 .net "operands_carry", 0 0, L_0x146b700d0;  1 drivers
v0x146b39f70_0 .net "operands_sum", 0 0, L_0x146b70030;  1 drivers
v0x146b3a040_0 .net "sum", 0 0, L_0x146b70680;  1 drivers
S_0x146b38cb0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b38a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b70880 .functor XOR 1, L_0x146b70030, L_0x146b702c0, C4<0>, C4<0>;
L_0x146b70970 .functor AND 1, L_0x146b70030, L_0x146b702c0, C4<1>, C4<1>;
v0x146b38ed0_0 .net *"_ivl_3", 0 0, L_0x146b70880;  1 drivers
v0x146b38f80_0 .net *"_ivl_5", 0 0, L_0x146b70970;  1 drivers
v0x146b39030_0 .net *"_ivl_7", 1 0, L_0x146b709e0;  1 drivers
v0x146b390f0_0 .net "a", 0 0, L_0x146b70030;  alias, 1 drivers
v0x146b39190_0 .net "b", 0 0, L_0x146b702c0;  alias, 1 drivers
v0x146b39270_0 .net "carry_out", 0 0, L_0x146b70760;  alias, 1 drivers
v0x146b39310_0 .net "sum", 0 0, L_0x146b70680;  alias, 1 drivers
L_0x146b70680 .part L_0x146b709e0, 1, 1;
L_0x146b70760 .part L_0x146b709e0, 0, 1;
L_0x146b709e0 .concat [ 1 1 0 0], L_0x146b70970, L_0x146b70880;
S_0x146b393f0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b38a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b70440 .functor XOR 1, L_0x146b70b90, L_0x146b70cb0, C4<0>, C4<0>;
L_0x146b704f0 .functor AND 1, L_0x146b70b90, L_0x146b70cb0, C4<1>, C4<1>;
v0x146b39620_0 .net *"_ivl_3", 0 0, L_0x146b70440;  1 drivers
v0x146b396d0_0 .net *"_ivl_5", 0 0, L_0x146b704f0;  1 drivers
v0x146b39780_0 .net *"_ivl_7", 1 0, L_0x146b70560;  1 drivers
v0x146b39840_0 .net "a", 0 0, L_0x146b70b90;  alias, 1 drivers
v0x146b398e0_0 .net "b", 0 0, L_0x146b70cb0;  alias, 1 drivers
v0x146b399c0_0 .net "carry_out", 0 0, L_0x146b700d0;  alias, 1 drivers
v0x146b39a60_0 .net "sum", 0 0, L_0x146b70030;  alias, 1 drivers
L_0x146b70030 .part L_0x146b70560, 1, 1;
L_0x146b700d0 .part L_0x146b70560, 0, 1;
L_0x146b70560 .concat [ 1 1 0 0], L_0x146b704f0, L_0x146b70440;
S_0x146b3a100 .scope generate, "bit_loop[17]" "bit_loop[17]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b3a2c0 .param/l "i" 1 8 37, +C4<010001>;
S_0x146b3a370 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b3a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b71880 .functor OR 1, L_0x146b71160, L_0x146b714e0, C4<0>, C4<0>;
v0x146b3b470_0 .net "a", 0 0, L_0x146b718f0;  1 drivers
v0x146b3b510_0 .net "b", 0 0, L_0x146b70dd0;  1 drivers
v0x146b3b5c0_0 .net "carry_carry", 0 0, L_0x146b714e0;  1 drivers
v0x146b3b690_0 .net "carry_in", 0 0, L_0x146b71bb0;  1 drivers
v0x146b3b740_0 .net "carry_out", 0 0, L_0x146b71880;  1 drivers
v0x146b3b810_0 .net "operands_carry", 0 0, L_0x146b71160;  1 drivers
v0x146b3b8a0_0 .net "operands_sum", 0 0, L_0x146b6a930;  1 drivers
v0x146b3b970_0 .net "sum", 0 0, L_0x146b71400;  1 drivers
S_0x146b3a5e0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b3a370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b71600 .functor XOR 1, L_0x146b6a930, L_0x146b71bb0, C4<0>, C4<0>;
L_0x146b716f0 .functor AND 1, L_0x146b6a930, L_0x146b71bb0, C4<1>, C4<1>;
v0x146b3a800_0 .net *"_ivl_3", 0 0, L_0x146b71600;  1 drivers
v0x146b3a8b0_0 .net *"_ivl_5", 0 0, L_0x146b716f0;  1 drivers
v0x146b3a960_0 .net *"_ivl_7", 1 0, L_0x146b71760;  1 drivers
v0x146b3aa20_0 .net "a", 0 0, L_0x146b6a930;  alias, 1 drivers
v0x146b3aac0_0 .net "b", 0 0, L_0x146b71bb0;  alias, 1 drivers
v0x146b3aba0_0 .net "carry_out", 0 0, L_0x146b714e0;  alias, 1 drivers
v0x146b3ac40_0 .net "sum", 0 0, L_0x146b71400;  alias, 1 drivers
L_0x146b71400 .part L_0x146b71760, 1, 1;
L_0x146b714e0 .part L_0x146b71760, 0, 1;
L_0x146b71760 .concat [ 1 1 0 0], L_0x146b716f0, L_0x146b71600;
S_0x146b3ad20 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b3a370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b71200 .functor XOR 1, L_0x146b718f0, L_0x146b70dd0, C4<0>, C4<0>;
L_0x146b71270 .functor AND 1, L_0x146b718f0, L_0x146b70dd0, C4<1>, C4<1>;
v0x146b3af50_0 .net *"_ivl_3", 0 0, L_0x146b71200;  1 drivers
v0x146b3b000_0 .net *"_ivl_5", 0 0, L_0x146b71270;  1 drivers
v0x146b3b0b0_0 .net *"_ivl_7", 1 0, L_0x146b712e0;  1 drivers
v0x146b3b170_0 .net "a", 0 0, L_0x146b718f0;  alias, 1 drivers
v0x146b3b210_0 .net "b", 0 0, L_0x146b70dd0;  alias, 1 drivers
v0x146b3b2f0_0 .net "carry_out", 0 0, L_0x146b71160;  alias, 1 drivers
v0x146b3b390_0 .net "sum", 0 0, L_0x146b6a930;  alias, 1 drivers
L_0x146b6a930 .part L_0x146b712e0, 1, 1;
L_0x146b71160 .part L_0x146b712e0, 0, 1;
L_0x146b712e0 .concat [ 1 1 0 0], L_0x146b71270, L_0x146b71200;
S_0x146b3ba30 .scope generate, "bit_loop[18]" "bit_loop[18]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b3bbf0 .param/l "i" 1 8 37, +C4<010010>;
S_0x146b3bca0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b3ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b724d0 .functor OR 1, L_0x146b71ab0, L_0x146b72130, C4<0>, C4<0>;
v0x146b3cda0_0 .net "a", 0 0, L_0x146b72560;  1 drivers
v0x146b3ce40_0 .net "b", 0 0, L_0x146b72680;  1 drivers
v0x146b3cef0_0 .net "carry_carry", 0 0, L_0x146b72130;  1 drivers
v0x146b3cfc0_0 .net "carry_in", 0 0, L_0x146b727a0;  1 drivers
v0x146b3d070_0 .net "carry_out", 0 0, L_0x146b724d0;  1 drivers
v0x146b3d140_0 .net "operands_carry", 0 0, L_0x146b71ab0;  1 drivers
v0x146b3d1d0_0 .net "operands_sum", 0 0, L_0x146b71a10;  1 drivers
v0x146b3d2a0_0 .net "sum", 0 0, L_0x146b72050;  1 drivers
S_0x146b3bf10 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b3bca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b72250 .functor XOR 1, L_0x146b71a10, L_0x146b727a0, C4<0>, C4<0>;
L_0x146b72340 .functor AND 1, L_0x146b71a10, L_0x146b727a0, C4<1>, C4<1>;
v0x146b3c130_0 .net *"_ivl_3", 0 0, L_0x146b72250;  1 drivers
v0x146b3c1e0_0 .net *"_ivl_5", 0 0, L_0x146b72340;  1 drivers
v0x146b3c290_0 .net *"_ivl_7", 1 0, L_0x146b723b0;  1 drivers
v0x146b3c350_0 .net "a", 0 0, L_0x146b71a10;  alias, 1 drivers
v0x146b3c3f0_0 .net "b", 0 0, L_0x146b727a0;  alias, 1 drivers
v0x146b3c4d0_0 .net "carry_out", 0 0, L_0x146b72130;  alias, 1 drivers
v0x146b3c570_0 .net "sum", 0 0, L_0x146b72050;  alias, 1 drivers
L_0x146b72050 .part L_0x146b723b0, 1, 1;
L_0x146b72130 .part L_0x146b723b0, 0, 1;
L_0x146b723b0 .concat [ 1 1 0 0], L_0x146b72340, L_0x146b72250;
S_0x146b3c650 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b3bca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b70ef0 .functor XOR 1, L_0x146b72560, L_0x146b72680, C4<0>, C4<0>;
L_0x146b71ec0 .functor AND 1, L_0x146b72560, L_0x146b72680, C4<1>, C4<1>;
v0x146b3c880_0 .net *"_ivl_3", 0 0, L_0x146b70ef0;  1 drivers
v0x146b3c930_0 .net *"_ivl_5", 0 0, L_0x146b71ec0;  1 drivers
v0x146b3c9e0_0 .net *"_ivl_7", 1 0, L_0x146b71f30;  1 drivers
v0x146b3caa0_0 .net "a", 0 0, L_0x146b72560;  alias, 1 drivers
v0x146b3cb40_0 .net "b", 0 0, L_0x146b72680;  alias, 1 drivers
v0x146b3cc20_0 .net "carry_out", 0 0, L_0x146b71ab0;  alias, 1 drivers
v0x146b3ccc0_0 .net "sum", 0 0, L_0x146b71a10;  alias, 1 drivers
L_0x146b71a10 .part L_0x146b71f30, 1, 1;
L_0x146b71ab0 .part L_0x146b71f30, 0, 1;
L_0x146b71f30 .concat [ 1 1 0 0], L_0x146b71ec0, L_0x146b70ef0;
S_0x146b3d360 .scope generate, "bit_loop[19]" "bit_loop[19]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b3d520 .param/l "i" 1 8 37, +C4<010011>;
S_0x146b3d5d0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b3d360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b73140 .functor OR 1, L_0x146b72960, L_0x146b72d80, C4<0>, C4<0>;
v0x146b3e6d0_0 .net "a", 0 0, L_0x146b731d0;  1 drivers
v0x146b3e770_0 .net "b", 0 0, L_0x146b71cd0;  1 drivers
v0x146b3e820_0 .net "carry_carry", 0 0, L_0x146b72d80;  1 drivers
v0x146b3e8f0_0 .net "carry_in", 0 0, L_0x146b71df0;  1 drivers
v0x146b3e9a0_0 .net "carry_out", 0 0, L_0x146b73140;  1 drivers
v0x146b3ea70_0 .net "operands_carry", 0 0, L_0x146b72960;  1 drivers
v0x146b3eb00_0 .net "operands_sum", 0 0, L_0x146b728c0;  1 drivers
v0x146b3ebd0_0 .net "sum", 0 0, L_0x146b72ca0;  1 drivers
S_0x146b3d840 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b3d5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b72ea0 .functor XOR 1, L_0x146b728c0, L_0x146b71df0, C4<0>, C4<0>;
L_0x146b72f90 .functor AND 1, L_0x146b728c0, L_0x146b71df0, C4<1>, C4<1>;
v0x146b3da60_0 .net *"_ivl_3", 0 0, L_0x146b72ea0;  1 drivers
v0x146b3db10_0 .net *"_ivl_5", 0 0, L_0x146b72f90;  1 drivers
v0x146b3dbc0_0 .net *"_ivl_7", 1 0, L_0x146b73000;  1 drivers
v0x146b3dc80_0 .net "a", 0 0, L_0x146b728c0;  alias, 1 drivers
v0x146b3dd20_0 .net "b", 0 0, L_0x146b71df0;  alias, 1 drivers
v0x146b3de00_0 .net "carry_out", 0 0, L_0x146b72d80;  alias, 1 drivers
v0x146b3dea0_0 .net "sum", 0 0, L_0x146b72ca0;  alias, 1 drivers
L_0x146b72ca0 .part L_0x146b73000, 1, 1;
L_0x146b72d80 .part L_0x146b73000, 0, 1;
L_0x146b73000 .concat [ 1 1 0 0], L_0x146b72f90, L_0x146b72ea0;
S_0x146b3df80 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b3d5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b72a00 .functor XOR 1, L_0x146b731d0, L_0x146b71cd0, C4<0>, C4<0>;
L_0x146b72af0 .functor AND 1, L_0x146b731d0, L_0x146b71cd0, C4<1>, C4<1>;
v0x146b3e1b0_0 .net *"_ivl_3", 0 0, L_0x146b72a00;  1 drivers
v0x146b3e260_0 .net *"_ivl_5", 0 0, L_0x146b72af0;  1 drivers
v0x146b3e310_0 .net *"_ivl_7", 1 0, L_0x146b72b60;  1 drivers
v0x146b3e3d0_0 .net "a", 0 0, L_0x146b731d0;  alias, 1 drivers
v0x146b3e470_0 .net "b", 0 0, L_0x146b71cd0;  alias, 1 drivers
v0x146b3e550_0 .net "carry_out", 0 0, L_0x146b72960;  alias, 1 drivers
v0x146b3e5f0_0 .net "sum", 0 0, L_0x146b728c0;  alias, 1 drivers
L_0x146b728c0 .part L_0x146b72b60, 1, 1;
L_0x146b72960 .part L_0x146b72b60, 0, 1;
L_0x146b72b60 .concat [ 1 1 0 0], L_0x146b72af0, L_0x146b72a00;
S_0x146b3ec90 .scope generate, "bit_loop[20]" "bit_loop[20]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b3ee50 .param/l "i" 1 8 37, +C4<010100>;
S_0x146b3ef00 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b3ec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b73db0 .functor OR 1, L_0x146b73390, L_0x146b73a10, C4<0>, C4<0>;
v0x146b40000_0 .net "a", 0 0, L_0x146b73e40;  1 drivers
v0x146b400a0_0 .net "b", 0 0, L_0x146b73f60;  1 drivers
v0x146b40150_0 .net "carry_carry", 0 0, L_0x146b73a10;  1 drivers
v0x146b40220_0 .net "carry_in", 0 0, L_0x146b74080;  1 drivers
v0x146b402d0_0 .net "carry_out", 0 0, L_0x146b73db0;  1 drivers
v0x146b403a0_0 .net "operands_carry", 0 0, L_0x146b73390;  1 drivers
v0x146b40430_0 .net "operands_sum", 0 0, L_0x146b732f0;  1 drivers
v0x146b40500_0 .net "sum", 0 0, L_0x146b73930;  1 drivers
S_0x146b3f170 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b3ef00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b73b30 .functor XOR 1, L_0x146b732f0, L_0x146b74080, C4<0>, C4<0>;
L_0x146b73c20 .functor AND 1, L_0x146b732f0, L_0x146b74080, C4<1>, C4<1>;
v0x146b3f390_0 .net *"_ivl_3", 0 0, L_0x146b73b30;  1 drivers
v0x146b3f440_0 .net *"_ivl_5", 0 0, L_0x146b73c20;  1 drivers
v0x146b3f4f0_0 .net *"_ivl_7", 1 0, L_0x146b73c90;  1 drivers
v0x146b3f5b0_0 .net "a", 0 0, L_0x146b732f0;  alias, 1 drivers
v0x146b3f650_0 .net "b", 0 0, L_0x146b74080;  alias, 1 drivers
v0x146b3f730_0 .net "carry_out", 0 0, L_0x146b73a10;  alias, 1 drivers
v0x146b3f7d0_0 .net "sum", 0 0, L_0x146b73930;  alias, 1 drivers
L_0x146b73930 .part L_0x146b73c90, 1, 1;
L_0x146b73a10 .part L_0x146b73c90, 0, 1;
L_0x146b73c90 .concat [ 1 1 0 0], L_0x146b73c20, L_0x146b73b30;
S_0x146b3f8b0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b3ef00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b73430 .functor XOR 1, L_0x146b73e40, L_0x146b73f60, C4<0>, C4<0>;
L_0x146b737a0 .functor AND 1, L_0x146b73e40, L_0x146b73f60, C4<1>, C4<1>;
v0x146b3fae0_0 .net *"_ivl_3", 0 0, L_0x146b73430;  1 drivers
v0x146b3fb90_0 .net *"_ivl_5", 0 0, L_0x146b737a0;  1 drivers
v0x146b3fc40_0 .net *"_ivl_7", 1 0, L_0x146b73810;  1 drivers
v0x146b3fd00_0 .net "a", 0 0, L_0x146b73e40;  alias, 1 drivers
v0x146b3fda0_0 .net "b", 0 0, L_0x146b73f60;  alias, 1 drivers
v0x146b3fe80_0 .net "carry_out", 0 0, L_0x146b73390;  alias, 1 drivers
v0x146b3ff20_0 .net "sum", 0 0, L_0x146b732f0;  alias, 1 drivers
L_0x146b732f0 .part L_0x146b73810, 1, 1;
L_0x146b73390 .part L_0x146b73810, 0, 1;
L_0x146b73810 .concat [ 1 1 0 0], L_0x146b737a0, L_0x146b73430;
S_0x146b405c0 .scope generate, "bit_loop[21]" "bit_loop[21]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b40780 .param/l "i" 1 8 37, +C4<010101>;
S_0x146b40830 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b405c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b74a20 .functor OR 1, L_0x146b74240, L_0x146b74660, C4<0>, C4<0>;
v0x146b41930_0 .net "a", 0 0, L_0x146b74ab0;  1 drivers
v0x146b419d0_0 .net "b", 0 0, L_0x146b73540;  1 drivers
v0x146b41a80_0 .net "carry_carry", 0 0, L_0x146b74660;  1 drivers
v0x146b41b50_0 .net "carry_in", 0 0, L_0x146b73660;  1 drivers
v0x146b41c00_0 .net "carry_out", 0 0, L_0x146b74a20;  1 drivers
v0x146b41cd0_0 .net "operands_carry", 0 0, L_0x146b74240;  1 drivers
v0x146b41d60_0 .net "operands_sum", 0 0, L_0x146b741a0;  1 drivers
v0x146b41e30_0 .net "sum", 0 0, L_0x146b74580;  1 drivers
S_0x146b40aa0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b40830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b74780 .functor XOR 1, L_0x146b741a0, L_0x146b73660, C4<0>, C4<0>;
L_0x146b74870 .functor AND 1, L_0x146b741a0, L_0x146b73660, C4<1>, C4<1>;
v0x146b40cc0_0 .net *"_ivl_3", 0 0, L_0x146b74780;  1 drivers
v0x146b40d70_0 .net *"_ivl_5", 0 0, L_0x146b74870;  1 drivers
v0x146b40e20_0 .net *"_ivl_7", 1 0, L_0x146b748e0;  1 drivers
v0x146b40ee0_0 .net "a", 0 0, L_0x146b741a0;  alias, 1 drivers
v0x146b40f80_0 .net "b", 0 0, L_0x146b73660;  alias, 1 drivers
v0x146b41060_0 .net "carry_out", 0 0, L_0x146b74660;  alias, 1 drivers
v0x146b41100_0 .net "sum", 0 0, L_0x146b74580;  alias, 1 drivers
L_0x146b74580 .part L_0x146b748e0, 1, 1;
L_0x146b74660 .part L_0x146b748e0, 0, 1;
L_0x146b748e0 .concat [ 1 1 0 0], L_0x146b74870, L_0x146b74780;
S_0x146b411e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b40830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b742e0 .functor XOR 1, L_0x146b74ab0, L_0x146b73540, C4<0>, C4<0>;
L_0x146b743d0 .functor AND 1, L_0x146b74ab0, L_0x146b73540, C4<1>, C4<1>;
v0x146b41410_0 .net *"_ivl_3", 0 0, L_0x146b742e0;  1 drivers
v0x146b414c0_0 .net *"_ivl_5", 0 0, L_0x146b743d0;  1 drivers
v0x146b41570_0 .net *"_ivl_7", 1 0, L_0x146b74440;  1 drivers
v0x146b41630_0 .net "a", 0 0, L_0x146b74ab0;  alias, 1 drivers
v0x146b416d0_0 .net "b", 0 0, L_0x146b73540;  alias, 1 drivers
v0x146b417b0_0 .net "carry_out", 0 0, L_0x146b74240;  alias, 1 drivers
v0x146b41850_0 .net "sum", 0 0, L_0x146b741a0;  alias, 1 drivers
L_0x146b741a0 .part L_0x146b74440, 1, 1;
L_0x146b74240 .part L_0x146b74440, 0, 1;
L_0x146b74440 .concat [ 1 1 0 0], L_0x146b743d0, L_0x146b742e0;
S_0x146b41ef0 .scope generate, "bit_loop[22]" "bit_loop[22]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b420b0 .param/l "i" 1 8 37, +C4<010110>;
S_0x146b42160 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b41ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b756b0 .functor OR 1, L_0x146b74c70, L_0x146b752f0, C4<0>, C4<0>;
v0x146b43260_0 .net "a", 0 0, L_0x146b75740;  1 drivers
v0x146b43300_0 .net "b", 0 0, L_0x146b75860;  1 drivers
v0x146b433b0_0 .net "carry_carry", 0 0, L_0x146b752f0;  1 drivers
v0x146b43480_0 .net "carry_in", 0 0, L_0x146b74e50;  1 drivers
v0x146b43530_0 .net "carry_out", 0 0, L_0x146b756b0;  1 drivers
v0x146b43600_0 .net "operands_carry", 0 0, L_0x146b74c70;  1 drivers
v0x146b43690_0 .net "operands_sum", 0 0, L_0x146b74bd0;  1 drivers
v0x146b43760_0 .net "sum", 0 0, L_0x146b75210;  1 drivers
S_0x146b423d0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b42160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b75410 .functor XOR 1, L_0x146b74bd0, L_0x146b74e50, C4<0>, C4<0>;
L_0x146b75500 .functor AND 1, L_0x146b74bd0, L_0x146b74e50, C4<1>, C4<1>;
v0x146b425f0_0 .net *"_ivl_3", 0 0, L_0x146b75410;  1 drivers
v0x146b426a0_0 .net *"_ivl_5", 0 0, L_0x146b75500;  1 drivers
v0x146b42750_0 .net *"_ivl_7", 1 0, L_0x146b75570;  1 drivers
v0x146b42810_0 .net "a", 0 0, L_0x146b74bd0;  alias, 1 drivers
v0x146b428b0_0 .net "b", 0 0, L_0x146b74e50;  alias, 1 drivers
v0x146b42990_0 .net "carry_out", 0 0, L_0x146b752f0;  alias, 1 drivers
v0x146b42a30_0 .net "sum", 0 0, L_0x146b75210;  alias, 1 drivers
L_0x146b75210 .part L_0x146b75570, 1, 1;
L_0x146b752f0 .part L_0x146b75570, 0, 1;
L_0x146b75570 .concat [ 1 1 0 0], L_0x146b75500, L_0x146b75410;
S_0x146b42b10 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b42160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b74d10 .functor XOR 1, L_0x146b75740, L_0x146b75860, C4<0>, C4<0>;
L_0x146b75060 .functor AND 1, L_0x146b75740, L_0x146b75860, C4<1>, C4<1>;
v0x146b42d40_0 .net *"_ivl_3", 0 0, L_0x146b74d10;  1 drivers
v0x146b42df0_0 .net *"_ivl_5", 0 0, L_0x146b75060;  1 drivers
v0x146b42ea0_0 .net *"_ivl_7", 1 0, L_0x146b750d0;  1 drivers
v0x146b42f60_0 .net "a", 0 0, L_0x146b75740;  alias, 1 drivers
v0x146b43000_0 .net "b", 0 0, L_0x146b75860;  alias, 1 drivers
v0x146b430e0_0 .net "carry_out", 0 0, L_0x146b74c70;  alias, 1 drivers
v0x146b43180_0 .net "sum", 0 0, L_0x146b74bd0;  alias, 1 drivers
L_0x146b74bd0 .part L_0x146b750d0, 1, 1;
L_0x146b74c70 .part L_0x146b750d0, 0, 1;
L_0x146b750d0 .concat [ 1 1 0 0], L_0x146b75060, L_0x146b74d10;
S_0x146b43820 .scope generate, "bit_loop[23]" "bit_loop[23]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b439e0 .param/l "i" 1 8 37, +C4<010111>;
S_0x146b43a90 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b43820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b76320 .functor OR 1, L_0x146b75ba0, L_0x146b75f60, C4<0>, C4<0>;
v0x146b44b90_0 .net "a", 0 0, L_0x146b763b0;  1 drivers
v0x146b44c30_0 .net "b", 0 0, L_0x146b75980;  1 drivers
v0x146b44ce0_0 .net "carry_carry", 0 0, L_0x146b75f60;  1 drivers
v0x146b44db0_0 .net "carry_in", 0 0, L_0x146b75aa0;  1 drivers
v0x146b44e60_0 .net "carry_out", 0 0, L_0x146b76320;  1 drivers
v0x146b44f30_0 .net "operands_carry", 0 0, L_0x146b75ba0;  1 drivers
v0x146b44fc0_0 .net "operands_sum", 0 0, L_0x146b74f70;  1 drivers
v0x146b45090_0 .net "sum", 0 0, L_0x146b75e80;  1 drivers
S_0x146b43d00 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b43a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b76080 .functor XOR 1, L_0x146b74f70, L_0x146b75aa0, C4<0>, C4<0>;
L_0x146b76170 .functor AND 1, L_0x146b74f70, L_0x146b75aa0, C4<1>, C4<1>;
v0x146b43f20_0 .net *"_ivl_3", 0 0, L_0x146b76080;  1 drivers
v0x146b43fd0_0 .net *"_ivl_5", 0 0, L_0x146b76170;  1 drivers
v0x146b44080_0 .net *"_ivl_7", 1 0, L_0x146b761e0;  1 drivers
v0x146b44140_0 .net "a", 0 0, L_0x146b74f70;  alias, 1 drivers
v0x146b441e0_0 .net "b", 0 0, L_0x146b75aa0;  alias, 1 drivers
v0x146b442c0_0 .net "carry_out", 0 0, L_0x146b75f60;  alias, 1 drivers
v0x146b44360_0 .net "sum", 0 0, L_0x146b75e80;  alias, 1 drivers
L_0x146b75e80 .part L_0x146b761e0, 1, 1;
L_0x146b75f60 .part L_0x146b761e0, 0, 1;
L_0x146b761e0 .concat [ 1 1 0 0], L_0x146b76170, L_0x146b76080;
S_0x146b44440 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b43a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b75c40 .functor XOR 1, L_0x146b763b0, L_0x146b75980, C4<0>, C4<0>;
L_0x146b75cf0 .functor AND 1, L_0x146b763b0, L_0x146b75980, C4<1>, C4<1>;
v0x146b44670_0 .net *"_ivl_3", 0 0, L_0x146b75c40;  1 drivers
v0x146b44720_0 .net *"_ivl_5", 0 0, L_0x146b75cf0;  1 drivers
v0x146b447d0_0 .net *"_ivl_7", 1 0, L_0x146b75d60;  1 drivers
v0x146b44890_0 .net "a", 0 0, L_0x146b763b0;  alias, 1 drivers
v0x146b44930_0 .net "b", 0 0, L_0x146b75980;  alias, 1 drivers
v0x146b44a10_0 .net "carry_out", 0 0, L_0x146b75ba0;  alias, 1 drivers
v0x146b44ab0_0 .net "sum", 0 0, L_0x146b74f70;  alias, 1 drivers
L_0x146b74f70 .part L_0x146b75d60, 1, 1;
L_0x146b75ba0 .part L_0x146b75d60, 0, 1;
L_0x146b75d60 .concat [ 1 1 0 0], L_0x146b75cf0, L_0x146b75c40;
S_0x146b45150 .scope generate, "bit_loop[24]" "bit_loop[24]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b45310 .param/l "i" 1 8 37, +C4<011000>;
S_0x146b453c0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b45150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b76f90 .functor OR 1, L_0x146b76570, L_0x146b76bf0, C4<0>, C4<0>;
v0x146b464c0_0 .net "a", 0 0, L_0x146b77020;  1 drivers
v0x146b46560_0 .net "b", 0 0, L_0x146b77140;  1 drivers
v0x146b46610_0 .net "carry_carry", 0 0, L_0x146b76bf0;  1 drivers
v0x146b466e0_0 .net "carry_in", 0 0, L_0x146b76780;  1 drivers
v0x146b46790_0 .net "carry_out", 0 0, L_0x146b76f90;  1 drivers
v0x146b46860_0 .net "operands_carry", 0 0, L_0x146b76570;  1 drivers
v0x146b468f0_0 .net "operands_sum", 0 0, L_0x146b764d0;  1 drivers
v0x146b469c0_0 .net "sum", 0 0, L_0x146b76b10;  1 drivers
S_0x146b45630 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b453c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b76d10 .functor XOR 1, L_0x146b764d0, L_0x146b76780, C4<0>, C4<0>;
L_0x146b76e00 .functor AND 1, L_0x146b764d0, L_0x146b76780, C4<1>, C4<1>;
v0x146b45850_0 .net *"_ivl_3", 0 0, L_0x146b76d10;  1 drivers
v0x146b45900_0 .net *"_ivl_5", 0 0, L_0x146b76e00;  1 drivers
v0x146b459b0_0 .net *"_ivl_7", 1 0, L_0x146b76e70;  1 drivers
v0x146b45a70_0 .net "a", 0 0, L_0x146b764d0;  alias, 1 drivers
v0x146b45b10_0 .net "b", 0 0, L_0x146b76780;  alias, 1 drivers
v0x146b45bf0_0 .net "carry_out", 0 0, L_0x146b76bf0;  alias, 1 drivers
v0x146b45c90_0 .net "sum", 0 0, L_0x146b76b10;  alias, 1 drivers
L_0x146b76b10 .part L_0x146b76e70, 1, 1;
L_0x146b76bf0 .part L_0x146b76e70, 0, 1;
L_0x146b76e70 .concat [ 1 1 0 0], L_0x146b76e00, L_0x146b76d10;
S_0x146b45d70 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b453c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b76610 .functor XOR 1, L_0x146b77020, L_0x146b77140, C4<0>, C4<0>;
L_0x146b769c0 .functor AND 1, L_0x146b77020, L_0x146b77140, C4<1>, C4<1>;
v0x146b45fa0_0 .net *"_ivl_3", 0 0, L_0x146b76610;  1 drivers
v0x146b46050_0 .net *"_ivl_5", 0 0, L_0x146b769c0;  1 drivers
v0x146b46100_0 .net *"_ivl_7", 1 0, L_0x146b76a30;  1 drivers
v0x146b461c0_0 .net "a", 0 0, L_0x146b77020;  alias, 1 drivers
v0x146b46260_0 .net "b", 0 0, L_0x146b77140;  alias, 1 drivers
v0x146b46340_0 .net "carry_out", 0 0, L_0x146b76570;  alias, 1 drivers
v0x146b463e0_0 .net "sum", 0 0, L_0x146b764d0;  alias, 1 drivers
L_0x146b764d0 .part L_0x146b76a30, 1, 1;
L_0x146b76570 .part L_0x146b76a30, 0, 1;
L_0x146b76a30 .concat [ 1 1 0 0], L_0x146b769c0, L_0x146b76610;
S_0x146b46a80 .scope generate, "bit_loop[25]" "bit_loop[25]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b46c40 .param/l "i" 1 8 37, +C4<011001>;
S_0x146b46cf0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b46a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b77c00 .functor OR 1, L_0x146b774b0, L_0x146b77840, C4<0>, C4<0>;
v0x146b47df0_0 .net "a", 0 0, L_0x146b77c90;  1 drivers
v0x146b47e90_0 .net "b", 0 0, L_0x146b77260;  1 drivers
v0x146b47f40_0 .net "carry_carry", 0 0, L_0x146b77840;  1 drivers
v0x146b48010_0 .net "carry_in", 0 0, L_0x146b77380;  1 drivers
v0x146b480c0_0 .net "carry_out", 0 0, L_0x146b77c00;  1 drivers
v0x146b48190_0 .net "operands_carry", 0 0, L_0x146b774b0;  1 drivers
v0x146b48220_0 .net "operands_sum", 0 0, L_0x146b768a0;  1 drivers
v0x146b482f0_0 .net "sum", 0 0, L_0x146b77760;  1 drivers
S_0x146b46f60 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b46cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b77960 .functor XOR 1, L_0x146b768a0, L_0x146b77380, C4<0>, C4<0>;
L_0x146b77a50 .functor AND 1, L_0x146b768a0, L_0x146b77380, C4<1>, C4<1>;
v0x146b47180_0 .net *"_ivl_3", 0 0, L_0x146b77960;  1 drivers
v0x146b47230_0 .net *"_ivl_5", 0 0, L_0x146b77a50;  1 drivers
v0x146b472e0_0 .net *"_ivl_7", 1 0, L_0x146b77ac0;  1 drivers
v0x146b473a0_0 .net "a", 0 0, L_0x146b768a0;  alias, 1 drivers
v0x146b47440_0 .net "b", 0 0, L_0x146b77380;  alias, 1 drivers
v0x146b47520_0 .net "carry_out", 0 0, L_0x146b77840;  alias, 1 drivers
v0x146b475c0_0 .net "sum", 0 0, L_0x146b77760;  alias, 1 drivers
L_0x146b77760 .part L_0x146b77ac0, 1, 1;
L_0x146b77840 .part L_0x146b77ac0, 0, 1;
L_0x146b77ac0 .concat [ 1 1 0 0], L_0x146b77a50, L_0x146b77960;
S_0x146b476a0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b46cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b76940 .functor XOR 1, L_0x146b77c90, L_0x146b77260, C4<0>, C4<0>;
L_0x146b775d0 .functor AND 1, L_0x146b77c90, L_0x146b77260, C4<1>, C4<1>;
v0x146b478d0_0 .net *"_ivl_3", 0 0, L_0x146b76940;  1 drivers
v0x146b47980_0 .net *"_ivl_5", 0 0, L_0x146b775d0;  1 drivers
v0x146b47a30_0 .net *"_ivl_7", 1 0, L_0x146b77640;  1 drivers
v0x146b47af0_0 .net "a", 0 0, L_0x146b77c90;  alias, 1 drivers
v0x146b47b90_0 .net "b", 0 0, L_0x146b77260;  alias, 1 drivers
v0x146b47c70_0 .net "carry_out", 0 0, L_0x146b774b0;  alias, 1 drivers
v0x146b47d10_0 .net "sum", 0 0, L_0x146b768a0;  alias, 1 drivers
L_0x146b768a0 .part L_0x146b77640, 1, 1;
L_0x146b774b0 .part L_0x146b77640, 0, 1;
L_0x146b77640 .concat [ 1 1 0 0], L_0x146b775d0, L_0x146b76940;
S_0x146b483b0 .scope generate, "bit_loop[26]" "bit_loop[26]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b48570 .param/l "i" 1 8 37, +C4<011010>;
S_0x146b48620 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b483b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b78880 .functor OR 1, L_0x146b780c0, L_0x146b784c0, C4<0>, C4<0>;
v0x146b49720_0 .net "a", 0 0, L_0x146b78910;  1 drivers
v0x146b497c0_0 .net "b", 0 0, L_0x146b78a30;  1 drivers
v0x146b49870_0 .net "carry_carry", 0 0, L_0x146b784c0;  1 drivers
v0x146b49940_0 .net "carry_in", 0 0, L_0x146b77db0;  1 drivers
v0x146b499f0_0 .net "carry_out", 0 0, L_0x146b78880;  1 drivers
v0x146b49ac0_0 .net "operands_carry", 0 0, L_0x146b780c0;  1 drivers
v0x146b49b50_0 .net "operands_sum", 0 0, L_0x146b78020;  1 drivers
v0x146b49c20_0 .net "sum", 0 0, L_0x146b783e0;  1 drivers
S_0x146b48890 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b48620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b785e0 .functor XOR 1, L_0x146b78020, L_0x146b77db0, C4<0>, C4<0>;
L_0x146b786d0 .functor AND 1, L_0x146b78020, L_0x146b77db0, C4<1>, C4<1>;
v0x146b48ab0_0 .net *"_ivl_3", 0 0, L_0x146b785e0;  1 drivers
v0x146b48b60_0 .net *"_ivl_5", 0 0, L_0x146b786d0;  1 drivers
v0x146b48c10_0 .net *"_ivl_7", 1 0, L_0x146b78740;  1 drivers
v0x146b48cd0_0 .net "a", 0 0, L_0x146b78020;  alias, 1 drivers
v0x146b48d70_0 .net "b", 0 0, L_0x146b77db0;  alias, 1 drivers
v0x146b48e50_0 .net "carry_out", 0 0, L_0x146b784c0;  alias, 1 drivers
v0x146b48ef0_0 .net "sum", 0 0, L_0x146b783e0;  alias, 1 drivers
L_0x146b783e0 .part L_0x146b78740, 1, 1;
L_0x146b784c0 .part L_0x146b78740, 0, 1;
L_0x146b78740 .concat [ 1 1 0 0], L_0x146b786d0, L_0x146b785e0;
S_0x146b48fd0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b48620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b78160 .functor XOR 1, L_0x146b78910, L_0x146b78a30, C4<0>, C4<0>;
L_0x146b78250 .functor AND 1, L_0x146b78910, L_0x146b78a30, C4<1>, C4<1>;
v0x146b49200_0 .net *"_ivl_3", 0 0, L_0x146b78160;  1 drivers
v0x146b492b0_0 .net *"_ivl_5", 0 0, L_0x146b78250;  1 drivers
v0x146b49360_0 .net *"_ivl_7", 1 0, L_0x146b782c0;  1 drivers
v0x146b49420_0 .net "a", 0 0, L_0x146b78910;  alias, 1 drivers
v0x146b494c0_0 .net "b", 0 0, L_0x146b78a30;  alias, 1 drivers
v0x146b495a0_0 .net "carry_out", 0 0, L_0x146b780c0;  alias, 1 drivers
v0x146b49640_0 .net "sum", 0 0, L_0x146b78020;  alias, 1 drivers
L_0x146b78020 .part L_0x146b782c0, 1, 1;
L_0x146b780c0 .part L_0x146b782c0, 0, 1;
L_0x146b782c0 .concat [ 1 1 0 0], L_0x146b78250, L_0x146b78160;
S_0x146b49ce0 .scope generate, "bit_loop[27]" "bit_loop[27]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b49ea0 .param/l "i" 1 8 37, +C4<011011>;
S_0x146b49f50 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b49ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b794f0 .functor OR 1, L_0x146b77f70, L_0x146b79130, C4<0>, C4<0>;
v0x146b4b050_0 .net "a", 0 0, L_0x146b79580;  1 drivers
v0x146b4b0f0_0 .net "b", 0 0, L_0x146b6cc70;  1 drivers
v0x146b4b1a0_0 .net "carry_carry", 0 0, L_0x146b79130;  1 drivers
v0x146b4b270_0 .net "carry_in", 0 0, L_0x146b6cd90;  1 drivers
v0x146b4b320_0 .net "carry_out", 0 0, L_0x146b794f0;  1 drivers
v0x146b4b3f0_0 .net "operands_carry", 0 0, L_0x146b77f70;  1 drivers
v0x146b4b480_0 .net "operands_sum", 0 0, L_0x146b77ed0;  1 drivers
v0x146b4b550_0 .net "sum", 0 0, L_0x146b79050;  1 drivers
S_0x146b4a1c0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b49f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b79250 .functor XOR 1, L_0x146b77ed0, L_0x146b6cd90, C4<0>, C4<0>;
L_0x146b79340 .functor AND 1, L_0x146b77ed0, L_0x146b6cd90, C4<1>, C4<1>;
v0x146b4a3e0_0 .net *"_ivl_3", 0 0, L_0x146b79250;  1 drivers
v0x146b4a490_0 .net *"_ivl_5", 0 0, L_0x146b79340;  1 drivers
v0x146b4a540_0 .net *"_ivl_7", 1 0, L_0x146b793b0;  1 drivers
v0x146b4a600_0 .net "a", 0 0, L_0x146b77ed0;  alias, 1 drivers
v0x146b4a6a0_0 .net "b", 0 0, L_0x146b6cd90;  alias, 1 drivers
v0x146b4a780_0 .net "carry_out", 0 0, L_0x146b79130;  alias, 1 drivers
v0x146b4a820_0 .net "sum", 0 0, L_0x146b79050;  alias, 1 drivers
L_0x146b79050 .part L_0x146b793b0, 1, 1;
L_0x146b79130 .part L_0x146b793b0, 0, 1;
L_0x146b793b0 .concat [ 1 1 0 0], L_0x146b79340, L_0x146b79250;
S_0x146b4a900 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b49f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b78dd0 .functor XOR 1, L_0x146b79580, L_0x146b6cc70, C4<0>, C4<0>;
L_0x146b78ec0 .functor AND 1, L_0x146b79580, L_0x146b6cc70, C4<1>, C4<1>;
v0x146b4ab30_0 .net *"_ivl_3", 0 0, L_0x146b78dd0;  1 drivers
v0x146b4abe0_0 .net *"_ivl_5", 0 0, L_0x146b78ec0;  1 drivers
v0x146b4ac90_0 .net *"_ivl_7", 1 0, L_0x146b78f30;  1 drivers
v0x146b4ad50_0 .net "a", 0 0, L_0x146b79580;  alias, 1 drivers
v0x146b4adf0_0 .net "b", 0 0, L_0x146b6cc70;  alias, 1 drivers
v0x146b4aed0_0 .net "carry_out", 0 0, L_0x146b77f70;  alias, 1 drivers
v0x146b4af70_0 .net "sum", 0 0, L_0x146b77ed0;  alias, 1 drivers
L_0x146b77ed0 .part L_0x146b78f30, 1, 1;
L_0x146b77f70 .part L_0x146b78f30, 0, 1;
L_0x146b78f30 .concat [ 1 1 0 0], L_0x146b78ec0, L_0x146b78dd0;
S_0x146b4b610 .scope generate, "bit_loop[28]" "bit_loop[28]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b4b7d0 .param/l "i" 1 8 37, +C4<011100>;
S_0x146b4b880 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b4b610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b79d80 .functor OR 1, L_0x146b6d0a0, L_0x146b799e0, C4<0>, C4<0>;
v0x146b4c980_0 .net "a", 0 0, L_0x146b79e10;  1 drivers
v0x146b4ca20_0 .net "b", 0 0, L_0x146b79f30;  1 drivers
v0x146b4cad0_0 .net "carry_carry", 0 0, L_0x146b799e0;  1 drivers
v0x146b4cba0_0 .net "carry_in", 0 0, L_0x146b796a0;  1 drivers
v0x146b4cc50_0 .net "carry_out", 0 0, L_0x146b79d80;  1 drivers
v0x146b4cd20_0 .net "operands_carry", 0 0, L_0x146b6d0a0;  1 drivers
v0x146b4cdb0_0 .net "operands_sum", 0 0, L_0x146b6d000;  1 drivers
v0x146b4ce80_0 .net "sum", 0 0, L_0x146b79940;  1 drivers
S_0x146b4baf0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b4b880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b79b00 .functor XOR 1, L_0x146b6d000, L_0x146b796a0, C4<0>, C4<0>;
L_0x146b79bf0 .functor AND 1, L_0x146b6d000, L_0x146b796a0, C4<1>, C4<1>;
v0x146b4bd10_0 .net *"_ivl_3", 0 0, L_0x146b79b00;  1 drivers
v0x146b4bdc0_0 .net *"_ivl_5", 0 0, L_0x146b79bf0;  1 drivers
v0x146b4be70_0 .net *"_ivl_7", 1 0, L_0x146b79c60;  1 drivers
v0x146b4bf30_0 .net "a", 0 0, L_0x146b6d000;  alias, 1 drivers
v0x146b4bfd0_0 .net "b", 0 0, L_0x146b796a0;  alias, 1 drivers
v0x146b4c0b0_0 .net "carry_out", 0 0, L_0x146b799e0;  alias, 1 drivers
v0x146b4c150_0 .net "sum", 0 0, L_0x146b79940;  alias, 1 drivers
L_0x146b79940 .part L_0x146b79c60, 1, 1;
L_0x146b799e0 .part L_0x146b79c60, 0, 1;
L_0x146b79c60 .concat [ 1 1 0 0], L_0x146b79bf0, L_0x146b79b00;
S_0x146b4c230 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b4b880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b78e40 .functor XOR 1, L_0x146b79e10, L_0x146b79f30, C4<0>, C4<0>;
L_0x146b78bd0 .functor AND 1, L_0x146b79e10, L_0x146b79f30, C4<1>, C4<1>;
v0x146b4c460_0 .net *"_ivl_3", 0 0, L_0x146b78e40;  1 drivers
v0x146b4c510_0 .net *"_ivl_5", 0 0, L_0x146b78bd0;  1 drivers
v0x146b4c5c0_0 .net *"_ivl_7", 1 0, L_0x146b78c40;  1 drivers
v0x146b4c680_0 .net "a", 0 0, L_0x146b79e10;  alias, 1 drivers
v0x146b4c720_0 .net "b", 0 0, L_0x146b79f30;  alias, 1 drivers
v0x146b4c800_0 .net "carry_out", 0 0, L_0x146b6d0a0;  alias, 1 drivers
v0x146b4c8a0_0 .net "sum", 0 0, L_0x146b6d000;  alias, 1 drivers
L_0x146b6d000 .part L_0x146b78c40, 1, 1;
L_0x146b6d0a0 .part L_0x146b78c40, 0, 1;
L_0x146b78c40 .concat [ 1 1 0 0], L_0x146b78bd0, L_0x146b78e40;
S_0x146b4cf40 .scope generate, "bit_loop[29]" "bit_loop[29]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b4d100 .param/l "i" 1 8 37, +C4<011101>;
S_0x146b4d1b0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b4cf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b7a9e0 .functor OR 1, L_0x146b79860, L_0x146b7a620, C4<0>, C4<0>;
v0x146b4e2b0_0 .net "a", 0 0, L_0x146b7aa70;  1 drivers
v0x146b4e350_0 .net "b", 0 0, L_0x146b7a050;  1 drivers
v0x146b4e400_0 .net "carry_carry", 0 0, L_0x146b7a620;  1 drivers
v0x146b4e4d0_0 .net "carry_in", 0 0, L_0x146b7a170;  1 drivers
v0x146b4e580_0 .net "carry_out", 0 0, L_0x146b7a9e0;  1 drivers
v0x146b4e650_0 .net "operands_carry", 0 0, L_0x146b79860;  1 drivers
v0x146b4e6e0_0 .net "operands_sum", 0 0, L_0x146b797c0;  1 drivers
v0x146b4e7b0_0 .net "sum", 0 0, L_0x146b7a540;  1 drivers
S_0x146b4d420 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b4d1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7a740 .functor XOR 1, L_0x146b797c0, L_0x146b7a170, C4<0>, C4<0>;
L_0x146b7a830 .functor AND 1, L_0x146b797c0, L_0x146b7a170, C4<1>, C4<1>;
v0x146b4d640_0 .net *"_ivl_3", 0 0, L_0x146b7a740;  1 drivers
v0x146b4d6f0_0 .net *"_ivl_5", 0 0, L_0x146b7a830;  1 drivers
v0x146b4d7a0_0 .net *"_ivl_7", 1 0, L_0x146b7a8a0;  1 drivers
v0x146b4d860_0 .net "a", 0 0, L_0x146b797c0;  alias, 1 drivers
v0x146b4d900_0 .net "b", 0 0, L_0x146b7a170;  alias, 1 drivers
v0x146b4d9e0_0 .net "carry_out", 0 0, L_0x146b7a620;  alias, 1 drivers
v0x146b4da80_0 .net "sum", 0 0, L_0x146b7a540;  alias, 1 drivers
L_0x146b7a540 .part L_0x146b7a8a0, 1, 1;
L_0x146b7a620 .part L_0x146b7a8a0, 0, 1;
L_0x146b7a8a0 .concat [ 1 1 0 0], L_0x146b7a830, L_0x146b7a740;
S_0x146b4db60 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b4d1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7a300 .functor XOR 1, L_0x146b7aa70, L_0x146b7a050, C4<0>, C4<0>;
L_0x146b7a3b0 .functor AND 1, L_0x146b7aa70, L_0x146b7a050, C4<1>, C4<1>;
v0x146b4dd90_0 .net *"_ivl_3", 0 0, L_0x146b7a300;  1 drivers
v0x146b4de40_0 .net *"_ivl_5", 0 0, L_0x146b7a3b0;  1 drivers
v0x146b4def0_0 .net *"_ivl_7", 1 0, L_0x146b7a420;  1 drivers
v0x146b4dfb0_0 .net "a", 0 0, L_0x146b7aa70;  alias, 1 drivers
v0x146b4e050_0 .net "b", 0 0, L_0x146b7a050;  alias, 1 drivers
v0x146b4e130_0 .net "carry_out", 0 0, L_0x146b79860;  alias, 1 drivers
v0x146b4e1d0_0 .net "sum", 0 0, L_0x146b797c0;  alias, 1 drivers
L_0x146b797c0 .part L_0x146b7a420, 1, 1;
L_0x146b79860 .part L_0x146b7a420, 0, 1;
L_0x146b7a420 .concat [ 1 1 0 0], L_0x146b7a3b0, L_0x146b7a300;
S_0x146b4e870 .scope generate, "bit_loop[30]" "bit_loop[30]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b4ea30 .param/l "i" 1 8 37, +C4<011110>;
S_0x146b4eae0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b4e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b7b650 .functor OR 1, L_0x146b7af00, L_0x146b7b290, C4<0>, C4<0>;
v0x146b4fbe0_0 .net "a", 0 0, L_0x146b7b6e0;  1 drivers
v0x146b4fc80_0 .net "b", 0 0, L_0x146b7b800;  1 drivers
v0x146b4fd30_0 .net "carry_carry", 0 0, L_0x146b7b290;  1 drivers
v0x146b4fe00_0 .net "carry_in", 0 0, L_0x146b7ab90;  1 drivers
v0x146b4feb0_0 .net "carry_out", 0 0, L_0x146b7b650;  1 drivers
v0x146b4ff80_0 .net "operands_carry", 0 0, L_0x146b7af00;  1 drivers
v0x146b50010_0 .net "operands_sum", 0 0, L_0x146b7ae60;  1 drivers
v0x146b500e0_0 .net "sum", 0 0, L_0x146b7b1b0;  1 drivers
S_0x146b4ed50 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b4eae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7b3b0 .functor XOR 1, L_0x146b7ae60, L_0x146b7ab90, C4<0>, C4<0>;
L_0x146b7b4a0 .functor AND 1, L_0x146b7ae60, L_0x146b7ab90, C4<1>, C4<1>;
v0x146b4ef70_0 .net *"_ivl_3", 0 0, L_0x146b7b3b0;  1 drivers
v0x146b4f020_0 .net *"_ivl_5", 0 0, L_0x146b7b4a0;  1 drivers
v0x146b4f0d0_0 .net *"_ivl_7", 1 0, L_0x146b7b510;  1 drivers
v0x146b4f190_0 .net "a", 0 0, L_0x146b7ae60;  alias, 1 drivers
v0x146b4f230_0 .net "b", 0 0, L_0x146b7ab90;  alias, 1 drivers
v0x146b4f310_0 .net "carry_out", 0 0, L_0x146b7b290;  alias, 1 drivers
v0x146b4f3b0_0 .net "sum", 0 0, L_0x146b7b1b0;  alias, 1 drivers
L_0x146b7b1b0 .part L_0x146b7b510, 1, 1;
L_0x146b7b290 .part L_0x146b7b510, 0, 1;
L_0x146b7b510 .concat [ 1 1 0 0], L_0x146b7b4a0, L_0x146b7b3b0;
S_0x146b4f490 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b4eae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7a290 .functor XOR 1, L_0x146b7b6e0, L_0x146b7b800, C4<0>, C4<0>;
L_0x146b7b020 .functor AND 1, L_0x146b7b6e0, L_0x146b7b800, C4<1>, C4<1>;
v0x146b4f6c0_0 .net *"_ivl_3", 0 0, L_0x146b7a290;  1 drivers
v0x146b4f770_0 .net *"_ivl_5", 0 0, L_0x146b7b020;  1 drivers
v0x146b4f820_0 .net *"_ivl_7", 1 0, L_0x146b7b090;  1 drivers
v0x146b4f8e0_0 .net "a", 0 0, L_0x146b7b6e0;  alias, 1 drivers
v0x146b4f980_0 .net "b", 0 0, L_0x146b7b800;  alias, 1 drivers
v0x146b4fa60_0 .net "carry_out", 0 0, L_0x146b7af00;  alias, 1 drivers
v0x146b4fb00_0 .net "sum", 0 0, L_0x146b7ae60;  alias, 1 drivers
L_0x146b7ae60 .part L_0x146b7b090, 1, 1;
L_0x146b7af00 .part L_0x146b7b090, 0, 1;
L_0x146b7b090 .concat [ 1 1 0 0], L_0x146b7b020, L_0x146b7a290;
S_0x146b501a0 .scope generate, "bit_loop[31]" "bit_loop[31]" 8 37, 8 37 0, S_0x1468ece50;
 .timescale -9 -12;
P_0x146b50360 .param/l "i" 1 8 37, +C4<011111>;
S_0x146b50410 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x146b501a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x146b7c2b0 .functor OR 1, L_0x146b7ad50, L_0x146b7bef0, C4<0>, C4<0>;
v0x146b51510_0 .net "a", 0 0, L_0x146b7c340;  1 drivers
v0x146b515b0_0 .net "b", 0 0, L_0x146b7c460;  1 drivers
v0x146b51660_0 .net "carry_carry", 0 0, L_0x146b7bef0;  1 drivers
v0x146b51730_0 .net "carry_in", 0 0, L_0x146b7c580;  1 drivers
v0x146b517e0_0 .net "carry_out", 0 0, L_0x146b7c2b0;  1 drivers
v0x146b518b0_0 .net "operands_carry", 0 0, L_0x146b7ad50;  1 drivers
v0x146b51940_0 .net "operands_sum", 0 0, L_0x146b7acb0;  1 drivers
v0x146b51a10_0 .net "sum", 0 0, L_0x146b7be10;  1 drivers
S_0x146b50680 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x146b50410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7c010 .functor XOR 1, L_0x146b7acb0, L_0x146b7c580, C4<0>, C4<0>;
L_0x146b7c100 .functor AND 1, L_0x146b7acb0, L_0x146b7c580, C4<1>, C4<1>;
v0x146b508a0_0 .net *"_ivl_3", 0 0, L_0x146b7c010;  1 drivers
v0x146b50950_0 .net *"_ivl_5", 0 0, L_0x146b7c100;  1 drivers
v0x146b50a00_0 .net *"_ivl_7", 1 0, L_0x146b7c170;  1 drivers
v0x146b50ac0_0 .net "a", 0 0, L_0x146b7acb0;  alias, 1 drivers
v0x146b50b60_0 .net "b", 0 0, L_0x146b7c580;  alias, 1 drivers
v0x146b50c40_0 .net "carry_out", 0 0, L_0x146b7bef0;  alias, 1 drivers
v0x146b50ce0_0 .net "sum", 0 0, L_0x146b7be10;  alias, 1 drivers
L_0x146b7be10 .part L_0x146b7c170, 1, 1;
L_0x146b7bef0 .part L_0x146b7c170, 0, 1;
L_0x146b7c170 .concat [ 1 1 0 0], L_0x146b7c100, L_0x146b7c010;
S_0x146b50dc0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x146b50410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x146b7adf0 .functor XOR 1, L_0x146b7c340, L_0x146b7c460, C4<0>, C4<0>;
L_0x146b7bc80 .functor AND 1, L_0x146b7c340, L_0x146b7c460, C4<1>, C4<1>;
v0x146b50ff0_0 .net *"_ivl_3", 0 0, L_0x146b7adf0;  1 drivers
v0x146b510a0_0 .net *"_ivl_5", 0 0, L_0x146b7bc80;  1 drivers
v0x146b51150_0 .net *"_ivl_7", 1 0, L_0x146b7bcf0;  1 drivers
v0x146b51210_0 .net "a", 0 0, L_0x146b7c340;  alias, 1 drivers
v0x146b512b0_0 .net "b", 0 0, L_0x146b7c460;  alias, 1 drivers
v0x146b51390_0 .net "carry_out", 0 0, L_0x146b7ad50;  alias, 1 drivers
v0x146b51430_0 .net "sum", 0 0, L_0x146b7acb0;  alias, 1 drivers
L_0x146b7acb0 .part L_0x146b7bcf0, 1, 1;
L_0x146b7ad50 .part L_0x146b7bcf0, 0, 1;
L_0x146b7bcf0 .concat [ 1 1 0 0], L_0x146b7bc80, L_0x146b7adf0;
S_0x146b51f80 .scope module, "multiplier" "Multiplier" 7 49, 11 26 0, S_0x1468ef640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "multiplicand";
    .port_info 2 /INPUT 32 "multiplier";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x146b52140 .param/l "NIBBLE_WIDTH" 0 11 27, +C4<00000000000000000000000000000100>;
P_0x146b52180 .param/l "WIDTH" 0 11 26, +C4<00000000000000000000000000100000>;
v0x146b52350_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b523f0_0 .var/i "i", 31 0;
v0x146b524a0_0 .var "internalResult", 63 0;
v0x146b52560_0 .var/i "j", 31 0;
v0x146b52610_0 .net "multiplicand", 31 0, L_0x146b633f0;  alias, 1 drivers
v0x146b526f0_0 .var "multiplicandReg", 31 0;
v0x146b52790_0 .net "multiplier", 31 0, L_0x146b636d0;  alias, 1 drivers
v0x146b52850_0 .var "multiplierReg", 31 0;
v0x146b528f0_0 .var "overflow", 0 0;
v0x146b52a10 .array "partialProduct1", 63 0, 31 0;
v0x146b52ab0 .array "partialProduct2", 31 0, 31 0;
v0x146b52b50 .array "partialProduct3", 15 0, 31 0;
v0x146b52bf0 .array "partialProduct4", 7 0, 31 0;
v0x146b52c90_0 .var "result", 31 0;
E_0x146b52310 .event posedge, v0x146b52350_0;
S_0x146b535d0 .scope module, "control_unit" "ControlUnit" 6 232, 12 24 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "is_imm";
v0x146b53920_0 .var "alu_op", 1 0;
v0x146b539c0_0 .var "alu_src", 0 0;
v0x146b53a60_0 .var "branch", 0 0;
v0x146b53b10_0 .net "funct3", 2 0, L_0x146b62ed0;  1 drivers
v0x146b53bc0_0 .var "is_imm", 0 0;
v0x146b53ca0_0 .var "mem_read", 0 0;
v0x146b53d40_0 .var "mem_to_reg", 0 0;
v0x146b53de0_0 .var "mem_write", 0 0;
v0x146b53e80_0 .net "opcode", 6 0, L_0x146b62e30;  1 drivers
v0x146b53f90_0 .var "reg_write", 0 0;
E_0x146b538e0 .event anyedge, v0x146b53e80_0, v0x146b53b10_0;
S_0x146b54120 .scope module, "decode_registers" "DecodeRegisters" 6 248, 13 26 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rm0_in";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 5 "destination_register_in";
    .port_info 4 /INPUT 32 "first_register_in";
    .port_info 5 /INPUT 32 "second_register_in";
    .port_info 6 /INPUT 1 "cu_branch_in";
    .port_info 7 /INPUT 1 "cu_reg_write_in";
    .port_info 8 /INPUT 1 "cu_mem_read_in";
    .port_info 9 /INPUT 1 "cu_mem_to_reg_in";
    .port_info 10 /INPUT 2 "cu_alu_op_in";
    .port_info 11 /INPUT 1 "cu_mem_write_in";
    .port_info 12 /INPUT 1 "cu_alu_src_in";
    .port_info 13 /INPUT 1 "cu_is_imm_in";
    .port_info 14 /INPUT 5 "src_address_in";
    .port_info 15 /INPUT 5 "dst_address_in";
    .port_info 16 /INPUT 12 "offset_in";
    .port_info 17 /OUTPUT 32 "rm0_out";
    .port_info 18 /OUTPUT 32 "instruction_out";
    .port_info 19 /OUTPUT 5 "destination_register_out";
    .port_info 20 /OUTPUT 32 "first_register_out";
    .port_info 21 /OUTPUT 32 "second_register_out";
    .port_info 22 /OUTPUT 1 "cu_branch_out";
    .port_info 23 /OUTPUT 1 "cu_reg_write_out";
    .port_info 24 /OUTPUT 1 "cu_mem_read_out";
    .port_info 25 /OUTPUT 1 "cu_mem_to_reg_out";
    .port_info 26 /OUTPUT 2 "cu_alu_op_out";
    .port_info 27 /OUTPUT 1 "cu_mem_write_out";
    .port_info 28 /OUTPUT 1 "cu_alu_src_out";
    .port_info 29 /OUTPUT 1 "cu_is_imm_out";
    .port_info 30 /OUTPUT 5 "src_address_out";
    .port_info 31 /OUTPUT 5 "dst_address_out";
    .port_info 32 /OUTPUT 12 "offset_out";
P_0x146b54290 .param/l "OFFSET_SIZE" 0 13 26, +C4<00000000000000000000000000001100>;
P_0x146b542d0 .param/l "REGISTER_INDEX" 0 13 26, +C4<00000000000000000000000000000101>;
P_0x146b54310 .param/l "WORD_SIZE" 0 13 26, +C4<00000000000000000000000000100000>;
v0x146b54950_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b54a30_0 .net "cu_alu_op_in", 1 0, v0x146b53920_0;  alias, 1 drivers
v0x146b54ac0_0 .var "cu_alu_op_out", 1 0;
v0x146b54b50_0 .net "cu_alu_src_in", 0 0, v0x146b539c0_0;  alias, 1 drivers
v0x146b54be0_0 .var "cu_alu_src_out", 0 0;
v0x146b54cb0_0 .net "cu_branch_in", 0 0, v0x146b53a60_0;  alias, 1 drivers
v0x146b54d40_0 .var "cu_branch_out", 0 0;
v0x146b54dd0_0 .net "cu_is_imm_in", 0 0, v0x146b53bc0_0;  alias, 1 drivers
v0x146b54e80_0 .var "cu_is_imm_out", 0 0;
v0x146b54f90_0 .net "cu_mem_read_in", 0 0, v0x146b53ca0_0;  alias, 1 drivers
v0x146b55040_0 .var "cu_mem_read_out", 0 0;
v0x146b550d0_0 .net "cu_mem_to_reg_in", 0 0, v0x146b53d40_0;  alias, 1 drivers
v0x146b55160_0 .var "cu_mem_to_reg_out", 0 0;
v0x146b551f0_0 .net "cu_mem_write_in", 0 0, v0x146b53de0_0;  alias, 1 drivers
v0x146b55280_0 .var "cu_mem_write_out", 0 0;
v0x146b55310_0 .net "cu_reg_write_in", 0 0, v0x146b53f90_0;  alias, 1 drivers
v0x146b553c0_0 .var "cu_reg_write_out", 0 0;
v0x146b55550_0 .net "destination_register_in", 4 0, L_0x146b62f70;  1 drivers
v0x146b555e0_0 .var "destination_register_out", 4 0;
v0x146b55680_0 .net "dst_address_in", 4 0, L_0x146b631b0;  1 drivers
v0x146b55730_0 .var "dst_address_out", 4 0;
v0x146b557e0_0 .net "first_register_in", 31 0, L_0x146b62560;  alias, 1 drivers
v0x146b55890_0 .var "first_register_out", 31 0;
v0x146b55940_0 .net "instruction_in", 31 0, v0x146b568f0_0;  alias, 1 drivers
v0x146b559f0_0 .var "instruction_out", 31 0;
v0x146b55aa0_0 .net "offset_in", 11 0, L_0x146b63250;  1 drivers
v0x146b55b50_0 .var "offset_out", 11 0;
v0x146b55c00_0 .net "rm0_in", 31 0, v0x146b56a20_0;  alias, 1 drivers
v0x146b55cb0_0 .var "rm0_out", 31 0;
v0x146b55d60_0 .net "second_register_in", 31 0, L_0x146b62600;  alias, 1 drivers
v0x146b55e10_0 .var "second_register_out", 31 0;
v0x146b55ec0_0 .net "src_address_in", 4 0, L_0x146b63010;  1 drivers
v0x146b55f70_0 .var "src_address_out", 4 0;
E_0x146b54900 .event negedge, v0x146b52350_0;
S_0x146b56440 .scope module, "fetch_registers" "FetchRegisters" 6 204, 14 26 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rm0_in";
    .port_info 2 /OUTPUT 32 "rm0_out";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /INPUT 1 "active";
    .port_info 6 /OUTPUT 1 "active_out";
P_0x146b54520 .param/l "WORD_SIZE" 0 14 26, +C4<00000000000000000000000000100000>;
v0x146b566a0_0 .net "active", 0 0, v0x146b5aeb0_0;  alias, 1 drivers
v0x146b56730_0 .var "active_out", 0 0;
v0x146b567d0_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b56860_0 .net "instruction_in", 31 0, v0x146b5a1a0_0;  alias, 1 drivers
v0x146b568f0_0 .var "instruction_out", 31 0;
v0x146b56980_0 .net "rm0_in", 31 0, v0x146b60cd0_0;  1 drivers
v0x146b56a20_0 .var "rm0_out", 31 0;
S_0x146b56b80 .scope module, "instruction_cache" "Cache" 6 176, 15 26 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "access";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "op";
    .port_info 6 /INPUT 1 "byte_op";
    .port_info 7 /INPUT 1 "mem_data_ready";
    .port_info 8 /INPUT 128 "mem_data_out";
    .port_info 9 /INPUT 1 "memory_in_use";
    .port_info 10 /OUTPUT 32 "data_out";
    .port_info 11 /OUTPUT 1 "data_ready";
    .port_info 12 /OUTPUT 1 "mem_enable";
    .port_info 13 /OUTPUT 1 "mem_op";
    .port_info 14 /OUTPUT 1 "mem_op_init";
    .port_info 15 /OUTPUT 1 "mem_op_done";
    .port_info 16 /OUTPUT 128 "mem_data_in";
    .port_info 17 /OUTPUT 32 "mem_address";
P_0x146b56d40 .param/l "ADDRESS_WIDTH" 0 15 55, +C4<00000000000000000000000000100000>;
P_0x146b56d80 .param/l "END_BYTE_OFFSET" 0 15 70, +C4<00000000000000000000000000000000>;
P_0x146b56dc0 .param/l "END_TAG" 0 15 66, +C4<00000000000000000000000000000000100>;
P_0x146b56e00 .param/l "END_WORD_OFFSET" 0 15 68, +C4<0000000000000000000000000000000000010>;
P_0x146b56e40 .param/l "FULL_OFFSET_WIDTH" 0 15 61, +C4<000000000000000000000000000000100>;
P_0x146b56e80 .param/l "INIT_BYTE_OFFSET" 0 15 69, +C4<00000000000000000000000000000000000001>;
P_0x146b56ec0 .param/l "INIT_TAG" 0 15 65, +C4<000000000000000000000000000011111>;
P_0x146b56f00 .param/l "INIT_WORD_OFFSET" 0 15 67, +C4<000000000000000000000000000000000011>;
P_0x146b56f40 .param/l "LINE_SIZE" 0 15 57, +C4<00000000000000000000000010000000>;
P_0x146b56f80 .param/l "NUM_LINES" 0 15 58, +C4<00000000000000000000000000000100>;
P_0x146b56fc0 .param/l "TAG_WIDTH" 0 15 62, +C4<0000000000000000000000000000011100>;
P_0x146b57000 .param/l "WORDS_PER_LINE" 0 15 60, +C4<00000000000000000000000000000100>;
P_0x146b57040 .param/l "WORD_WIDTH" 0 15 56, +C4<00000000000000000000000000100000>;
v0x146b59d30_0 .net "access", 0 0, L_0x148088010;  alias, 1 drivers
v0x146b59de0_0 .net "address", 31 0, L_0x146b61130;  alias, 1 drivers
v0x146b59e90_0 .net "byte_op", 0 0, L_0x1480880a0;  alias, 1 drivers
v0x146b59f40_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b5a050 .array "data_array", 15 0, 31 0;
v0x146b5a0f0_0 .net "data_in", 31 0, L_0x146b61220;  alias, 1 drivers
v0x146b5a1a0_0 .var "data_out", 31 0;
v0x146b5a240_0 .net "data_ready", 0 0, o0x14805c4c0;  alias, 0 drivers
v0x146b5a2d0_0 .var "dirty_array", 3 0;
v0x146b5a400_0 .var "hit", 0 0;
v0x146b5a4a0_0 .net "hit0", 0 0, L_0x146b61460;  1 drivers
v0x146b5a550_0 .net "hit1", 0 0, L_0x146b618a0;  1 drivers
v0x146b5a5e0_0 .net "hit2", 0 0, L_0x146b61ce0;  1 drivers
v0x146b5a670_0 .net "hit3", 0 0, L_0x146b62110;  1 drivers
v0x146b5a720_0 .net "hit_signals", 3 0, L_0x146b62470;  1 drivers
v0x146b5a7d0_0 .var/i "i", 31 0;
v0x146b5a860_0 .var/i "j", 31 0;
v0x146b5a9f0_0 .net "line_number", 1 0, v0x146b59950_0;  1 drivers
v0x146b5aab0 .array "lru_counters", 0 3, 1 0;
v0x146b5ab40_0 .var "mem_address", 31 0;
v0x146b5abd0_0 .var "mem_data_in", 127 0;
v0x146b5ac60_0 .net "mem_data_out", 127 0, v0x146b5c4b0_0;  alias, 1 drivers
v0x146b5acf0_0 .net "mem_data_ready", 0 0, v0x146b5c580_0;  alias, 1 drivers
v0x146b5ad80_0 .var "mem_enable", 0 0;
v0x146b5ae10_0 .var "mem_op", 0 0;
v0x146b5aeb0_0 .var "mem_op_done", 0 0;
v0x146b5af60_0 .var "mem_op_init", 0 0;
v0x146b5aff0_0 .net "memory_in_use", 0 0, v0x146b5c770_0;  alias, 1 drivers
v0x146b5b090_0 .net "op", 0 0, L_0x148088058;  alias, 1 drivers
v0x146b5b130_0 .var/i "replace_index", 31 0;
v0x146b5b1e0_0 .net "reset", 0 0, v0x146b610a0_0;  alias, 1 drivers
v0x146b5b280 .array "tag_array", 0 3, 27 0;
v0x146b5b3c0_0 .var "valid_array", 3 0;
E_0x146b575c0 .event posedge, v0x146b5b1e0_0, v0x146b52350_0;
L_0x146b615c0 .part L_0x146b61130, 4, 28;
L_0x146b616a0 .part v0x146b5b3c0_0, 0, 1;
L_0x146b61a00 .part L_0x146b61130, 4, 28;
L_0x146b61b20 .part v0x146b5b3c0_0, 1, 1;
L_0x146b61e40 .part L_0x146b61130, 4, 28;
L_0x146b61f50 .part v0x146b5b3c0_0, 2, 1;
L_0x146b62270 .part L_0x146b61130, 4, 28;
L_0x146b62310 .part v0x146b5b3c0_0, 3, 1;
L_0x146b62470 .concat [ 1 1 1 1], L_0x146b62110, L_0x146b61ce0, L_0x146b618a0, L_0x146b61460;
S_0x146b578d0 .scope module, "comp0" "tag_comparator" 15 85, 16 22 0, S_0x146b56b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146b57aa0 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x146b57b20_0 .net *"_ivl_0", 0 0, L_0x146b61380;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b57c00_0 .net/2u *"_ivl_2", 0 0, L_0x1480880e8;  1 drivers
v0x146b57cb0_0 .net "hit", 0 0, L_0x146b61460;  alias, 1 drivers
v0x146b57d60_0 .net "input_tag", 27 0, L_0x146b615c0;  1 drivers
v0x146b5b280_0 .array/port v0x146b5b280, 0;
v0x146b57e10_0 .net "stored_tag", 27 0, v0x146b5b280_0;  1 drivers
v0x146b57f00_0 .net "valid", 0 0, L_0x146b616a0;  1 drivers
L_0x146b61380 .cmp/eq 28, L_0x146b615c0, v0x146b5b280_0;
L_0x146b61460 .functor MUXZ 1, L_0x1480880e8, L_0x146b61380, L_0x146b616a0, C4<>;
S_0x146b57fe0 .scope module, "comp1" "tag_comparator" 15 86, 16 22 0, S_0x146b56b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146b581b0 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x146b58230_0 .net *"_ivl_0", 0 0, L_0x146b61780;  1 drivers
L_0x148088130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b58360_0 .net/2u *"_ivl_2", 0 0, L_0x148088130;  1 drivers
v0x146b58410_0 .net "hit", 0 0, L_0x146b618a0;  alias, 1 drivers
v0x146b584c0_0 .net "input_tag", 27 0, L_0x146b61a00;  1 drivers
v0x146b5b280_1 .array/port v0x146b5b280, 1;
v0x146b58570_0 .net "stored_tag", 27 0, v0x146b5b280_1;  1 drivers
v0x146b58660_0 .net "valid", 0 0, L_0x146b61b20;  1 drivers
L_0x146b61780 .cmp/eq 28, L_0x146b61a00, v0x146b5b280_1;
L_0x146b618a0 .functor MUXZ 1, L_0x148088130, L_0x146b61780, L_0x146b61b20, C4<>;
S_0x146b58740 .scope module, "comp2" "tag_comparator" 15 87, 16 22 0, S_0x146b56b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146b58900 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x146b58980_0 .net *"_ivl_0", 0 0, L_0x146b61c00;  1 drivers
L_0x148088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b58ad0_0 .net/2u *"_ivl_2", 0 0, L_0x148088178;  1 drivers
v0x146b58b80_0 .net "hit", 0 0, L_0x146b61ce0;  alias, 1 drivers
v0x146b58c30_0 .net "input_tag", 27 0, L_0x146b61e40;  1 drivers
v0x146b5b280_2 .array/port v0x146b5b280, 2;
v0x146b58ce0_0 .net "stored_tag", 27 0, v0x146b5b280_2;  1 drivers
v0x146b58dd0_0 .net "valid", 0 0, L_0x146b61f50;  1 drivers
L_0x146b61c00 .cmp/eq 28, L_0x146b61e40, v0x146b5b280_2;
L_0x146b61ce0 .functor MUXZ 1, L_0x148088178, L_0x146b61c00, L_0x146b61f50, C4<>;
S_0x146b58eb0 .scope module, "comp3" "tag_comparator" 15 88, 16 22 0, S_0x146b56b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146b59070 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x146b590f0_0 .net *"_ivl_0", 0 0, L_0x146b62030;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146b59230_0 .net/2u *"_ivl_2", 0 0, L_0x1480881c0;  1 drivers
v0x146b592e0_0 .net "hit", 0 0, L_0x146b62110;  alias, 1 drivers
v0x146b59390_0 .net "input_tag", 27 0, L_0x146b62270;  1 drivers
v0x146b5b280_3 .array/port v0x146b5b280, 3;
v0x146b59440_0 .net "stored_tag", 27 0, v0x146b5b280_3;  1 drivers
v0x146b59530_0 .net "valid", 0 0, L_0x146b62310;  1 drivers
L_0x146b62030 .cmp/eq 28, L_0x146b62270, v0x146b5b280_3;
L_0x146b62110 .functor MUXZ 1, L_0x1480881c0, L_0x146b62030, L_0x146b62310, C4<>;
S_0x146b59610 .scope module, "encoder" "priority_encoder" 15 95, 17 22 0, S_0x146b56b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x146b59890_0 .net "hit", 3 0, L_0x146b62470;  alias, 1 drivers
v0x146b59950_0 .var "line_number", 1 0;
E_0x146b59840 .event anyedge, v0x146b59890_0;
S_0x146b59a10 .scope task, "update_lru" "update_lru" 15 99, 15 99 0, S_0x146b56b80;
 .timescale -9 -12;
v0x146b59bd0_0 .var "accessed_line", 1 0;
v0x146b59c80_0 .var/i "i", 31 0;
TD_Abejaruco_tb.uut.instruction_cache.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b59c80_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x146b59c80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.5, 5;
    %load/vec4 v0x146b59bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146b5aab0, 4;
    %ix/getv/s 4, v0x146b59c80_0;
    %load/vec4a v0x146b5aab0, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.6, 5;
    %ix/getv/s 4, v0x146b59c80_0;
    %load/vec4a v0x146b5aab0, 4;
    %subi 1, 0, 2;
    %ix/getv/s 4, v0x146b59c80_0;
    %store/vec4a v0x146b5aab0, 4, 0;
T_11.6 ;
    %load/vec4 v0x146b59c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b59c80_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x146b59bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x146b5aab0, 4, 0;
    %end;
S_0x146b5b6e0 .scope module, "main_memory" "Memory" 6 160, 18 26 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 128 "data_in";
    .port_info 5 /INPUT 1 "op_init";
    .port_info 6 /INPUT 1 "op_done";
    .port_info 7 /OUTPUT 128 "data_out";
    .port_info 8 /OUTPUT 1 "data_ready";
    .port_info 9 /OUTPUT 1 "memory_in_use";
P_0x146b5b8a0 .param/l "ADDRESS_SIZE" 0 18 26, +C4<00000000000000000000000000100000>;
P_0x146b5b8e0 .param/l "CACHE_LINE_SIZE" 0 18 27, +C4<00000000000000000000000010000000>;
P_0x146b5b920 .param/l "MEMORY_LOCATIONS" 0 18 28, +C4<00000000000000000001000000000000>;
P_0x146b5b960 .param/l "OP_DELAY_CYCLES" 0 18 29, +C4<00000000000000000000000000000011>;
P_0x146b5b9a0 .param/str "PROGRAM" 0 18 30, "../../programs/inmediate.o";
v0x146b5c1e0_0 .net "address", 31 0, v0x146b5ab40_0;  alias, 1 drivers
v0x146b5c2b0_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b5c340_0 .var "counter", 2 0;
v0x146b5c3f0_0 .net "data_in", 127 0, v0x146b5abd0_0;  alias, 1 drivers
v0x146b5c4b0_0 .var "data_out", 127 0;
v0x146b5c580_0 .var "data_ready", 0 0;
v0x146b5c630_0 .net "enable", 0 0, v0x146b5ad80_0;  alias, 1 drivers
v0x146b5c6e0 .array "memory", 4095 0, 7 0;
v0x146b5c770_0 .var "memory_in_use", 0 0;
v0x146b5c880_0 .net "op", 0 0, v0x146b5ae10_0;  alias, 1 drivers
v0x146b5c910_0 .net "op_done", 0 0, v0x146b5aeb0_0;  alias, 1 drivers
v0x146b5c9e0_0 .net "op_init", 0 0, v0x146b5af60_0;  alias, 1 drivers
v0x146b5ca70_0 .var "state", 1 0;
E_0x146b5bcd0 .event posedge, v0x146b5af60_0;
S_0x146b5bd10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 101, 18 101 0, S_0x146b5b6e0;
 .timescale -9 -12;
v0x146b5bed0_0 .var/i "i", 31 0;
S_0x146b5bf80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 18 109, 18 109 0, S_0x146b5b6e0;
 .timescale -9 -12;
v0x146b5c150_0 .var/i "i", 31 0;
S_0x146b5cbc0 .scope module, "register_file" "RegisterFile" 6 221, 19 26 0, S_0x1468ef970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "write_idx";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "read_idx_1";
    .port_info 6 /INPUT 5 "read_idx_2";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
P_0x146b5cd30 .param/l "INDEX_WIDTH" 0 19 28, +C4<00000000000000000000000000000101>;
P_0x146b5cd70 .param/l "NUM_REGS" 0 19 27, +C4<00000000000000000000000000100000>;
P_0x146b5cdb0 .param/l "WORD_SIZE" 0 19 26, +C4<00000000000000000000000000100000>;
v0x146b5d350_0 .net *"_ivl_11", 6 0, L_0x146b62930;  1 drivers
L_0x148088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146b5d410_0 .net *"_ivl_14", 1 0, L_0x148088250;  1 drivers
v0x146b5d4b0_0 .net *"_ivl_15", 63 0, L_0x146b62ad0;  1 drivers
v0x146b5d540_0 .net *"_ivl_3", 31 0, L_0x146b626a0;  1 drivers
v0x146b5d5d0_0 .net *"_ivl_5", 6 0, L_0x146b62740;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146b5d6a0_0 .net *"_ivl_8", 1 0, L_0x148088208;  1 drivers
v0x146b5d750_0 .net *"_ivl_9", 31 0, L_0x146b62860;  1 drivers
v0x146b5d800_0 .net "clk", 0 0, v0x146b5f7d0_0;  alias, 1 drivers
v0x146b5d890 .array "r", 31 0, 31 0;
v0x146b5d9a0_0 .net "read_data_1", 31 0, L_0x146b62560;  alias, 1 drivers
v0x146b5da50_0 .net "read_data_2", 31 0, L_0x146b62600;  alias, 1 drivers
v0x146b5dae0_0 .net "read_idx_1", 4 0, L_0x146b62bf0;  1 drivers
v0x146b5db70_0 .net "read_idx_2", 4 0, L_0x146b62cd0;  1 drivers
v0x146b5dc10_0 .net "reset", 0 0, v0x146b610a0_0;  alias, 1 drivers
v0x146b5dcc0_0 .net "write_data", 31 0, v0x146b60b20_0;  1 drivers
v0x146b5dd60_0 .net "write_enable", 0 0, v0x146b60bb0_0;  1 drivers
v0x146b5de00_0 .net "write_idx", 4 0, v0x146b60c40_0;  1 drivers
L_0x146b62560 .part L_0x146b62ad0, 32, 32;
L_0x146b62600 .part L_0x146b62ad0, 0, 32;
L_0x146b626a0 .array/port v0x146b5d890, L_0x146b62740;
L_0x146b62740 .concat [ 5 2 0 0], L_0x146b62bf0, L_0x148088208;
L_0x146b62860 .array/port v0x146b5d890, L_0x146b62930;
L_0x146b62930 .concat [ 5 2 0 0], L_0x146b62cd0, L_0x148088250;
L_0x146b62ad0 .concat [ 32 32 0 0], L_0x146b62860, L_0x146b626a0;
S_0x146b5d0c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 45, 19 45 0, S_0x146b5cbc0;
 .timescale -9 -12;
v0x146b5d290_0 .var/i "i", 31 0;
    .scope S_0x146b5b6e0;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b5ca70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146b5c340_0, 0, 3;
    %end;
    .thread T_12, $init;
    .scope S_0x146b5b6e0;
T_13 ;
    %vpi_call/w 18 47 "$readmemh", P_0x146b5b9a0, v0x146b5c6e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5c580_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x146b5b6e0;
T_14 ;
    %wait E_0x146b5bcd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5c770_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x146b5b6e0;
T_15 ;
    %wait E_0x146b52310;
    %vpi_call/w 18 72 "$display", "[ MEMORY ] - the address is %h", v0x146b5c1e0_0 {0 0 0};
    %load/vec4 v0x146b5c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x146b5ca70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146b5ca70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146b5c340_0, 0, 3;
    %jmp T_15.5;
T_15.3 ;
    %vpi_call/w 18 84 "$display", "Entra en wait %d", v0x146b5c340_0 {0 0 0};
    %load/vec4 v0x146b5c340_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_15.6, 5;
    %load/vec4 v0x146b5c340_0;
    %addi 1, 0, 3;
    %store/vec4 v0x146b5c340_0, 0, 3;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x146b5ca70_0, 0, 2;
T_15.7 ;
    %jmp T_15.5;
T_15.4 ;
    %vpi_call/w 18 97 "$display", "op = %b", v0x146b5c880_0 {0 0 0};
    %load/vec4 v0x146b5c880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %vpi_call/w 18 100 "$display", "Entra en write" {0 0 0};
    %fork t_5, S_0x146b5bd10;
    %jmp t_4;
    .scope S_0x146b5bd10;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5bed0_0, 0, 32;
T_15.10 ;
    %load/vec4 v0x146b5bed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.11, 5;
    %load/vec4 v0x146b5c3f0_0;
    %load/vec4 v0x146b5bed0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x146b5c1e0_0;
    %load/vec4 v0x146b5bed0_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x146b5c6e0, 4, 0;
    %load/vec4 v0x146b5bed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5bed0_0, 0, 32;
    %jmp T_15.10;
T_15.11 ;
    %end;
    .scope S_0x146b5b6e0;
t_4 %join;
    %jmp T_15.9;
T_15.8 ;
    %vpi_call/w 18 108 "$display", "Entra en read" {0 0 0};
    %fork t_7, S_0x146b5bf80;
    %jmp t_6;
    .scope S_0x146b5bf80;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5c150_0, 0, 32;
T_15.12 ;
    %load/vec4 v0x146b5c150_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.13, 5;
    %load/vec4 v0x146b5c1e0_0;
    %load/vec4 v0x146b5c150_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146b5c6e0, 4;
    %load/vec4 v0x146b5c150_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x146b5c4b0_0, 4, 8;
    %load/vec4 v0x146b5c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5c150_0, 0, 32;
    %jmp T_15.12;
T_15.13 ;
    %end;
    .scope S_0x146b5b6e0;
t_6 %join;
T_15.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5c580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b5ca70_0, 0, 2;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.0 ;
    %load/vec4 v0x146b5c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5c580_0, 0, 1;
T_15.14 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x146b59610;
T_16 ;
    %wait E_0x146b59840;
    %load/vec4 v0x146b59890_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x146b59950_0, 0, 2;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b59950_0, 0, 2;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146b59950_0, 0, 2;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x146b59950_0, 0, 2;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146b59950_0, 0, 2;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x146b56b80;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x146b5a7d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4 v0x146b5b3c0_0, 4, 1;
    %load/vec4 v0x146b5a7d0_0;
    %pad/s 2;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4a v0x146b5aab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4 v0x146b5a2d0_0, 4, 1;
    %load/vec4 v0x146b5a7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ae10_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x146b56b80;
T_18 ;
    %wait E_0x146b575c0;
    %vpi_call/w 15 135 "$display", "The access is: %b", v0x146b59d30_0 {0 0 0};
    %load/vec4 v0x146b59d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x146b5aeb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
T_18.2 ;
    %load/vec4 v0x146b5b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
T_18.6 ;
    %load/vec4 v0x146b5a7d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4 v0x146b5b3c0_0, 4, 1;
    %load/vec4 v0x146b5a7d0_0;
    %pad/s 2;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4a v0x146b5aab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5a7d0_0;
    %store/vec4 v0x146b5a2d0_0, 4, 1;
    %load/vec4 v0x146b5a7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
    %jmp T_18.6;
T_18.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ae10_0, 0, 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x146b5b090_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.8, 4;
    %load/vec4 v0x146b5a720_0;
    %or/r;
    %store/vec4 v0x146b5a400_0, 0, 1;
    %load/vec4 v0x146b5a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x146b59e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x146b5a0f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146b5a9f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x146b5a050, 4, 5;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x146b59e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0x146b5a0f0_0;
    %load/vec4 v0x146b5a9f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %jmp T_18.15;
T_18.14 ;
    %vpi_call/w 15 172 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_18.15 ;
T_18.13 ;
    %load/vec4 v0x146b5a9f0_0;
    %store/vec4 v0x146b59bd0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x146b59a10;
    %join;
    %jmp T_18.11;
T_18.10 ;
    %vpi_call/w 15 179 "$display", "----> Miss" {0 0 0};
    %load/vec4 v0x146b5a400_0;
    %inv;
    %vpi_call/w 15 180 "$display", "Miss values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, byte_op=%b, miss=%d, mem_data_ready=%d", v0x146b59f40_0, v0x146b5b1e0_0, v0x146b59de0_0, v0x146b5a0f0_0, v0x146b5b090_0, v0x146b59e90_0, S<0,vec4,u1>, v0x146b5acf0_0 {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
T_18.16 ;
    %load/vec4 v0x146b5a860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.17, 5;
    %ix/getv/s 4, v0x146b5a860_0;
    %load/vec4a v0x146b5aab0, 4;
    %ix/getv/s 4, v0x146b5b130_0;
    %load/vec4a v0x146b5aab0, 4;
    %cmp/u;
    %jmp/0xz  T_18.18, 5;
    %load/vec4 v0x146b5a860_0;
    %store/vec4 v0x146b5b130_0, 0, 32;
T_18.18 ;
    %load/vec4 v0x146b5a860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
    %jmp T_18.16;
T_18.17 ;
    %vpi_call/w 15 192 "$display", "----> Valid: %b", &PV<v0x146b5b3c0_0, v0x146b5b130_0, 1> {0 0 0};
    %vpi_call/w 15 193 "$display", "----> Dirty: %b", &PV<v0x146b5a2d0_0, v0x146b5b130_0, 1> {0 0 0};
    %load/vec4 v0x146b5b3c0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.22, 9;
    %load/vec4 v0x146b5a2d0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %and;
T_18.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %vpi_call/w 15 197 "$display", "----> Memory access to write" {0 0 0};
    %load/vec4 v0x146b5aff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5af60_0, 0, 1;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x146b5a050, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5abd0_0, 4, 32;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x146b5a050, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5abd0_0, 4, 32;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x146b5a050, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5abd0_0, 4, 32;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x146b5a050, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5abd0_0, 4, 32;
    %ix/getv/s 4, v0x146b5b130_0;
    %load/vec4a v0x146b5b280, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5ab40_0, 4, 28;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5ab40_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %jmp T_18.24;
T_18.23 ;
    %load/vec4 v0x146b5af60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.27, 9;
    %load/vec4 v0x146b5acf0_0;
    %and;
T_18.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4 v0x146b5b3c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
T_18.25 ;
T_18.24 ;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0x146b5b3c0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.30, 4;
    %load/vec4 v0x146b5a2d0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %and;
T_18.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.28, 8;
    %vpi_call/w 15 224 "$display", "----> Memory access to read" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %load/vec4 v0x146b59de0_0;
    %store/vec4 v0x146b5ab40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %load/vec4 v0x146b5af60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.33, 9;
    %load/vec4 v0x146b5acf0_0;
    %and;
T_18.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.31, 8;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5af60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4 v0x146b5a2d0_0, 4, 1;
T_18.31 ;
    %jmp T_18.29;
T_18.28 ;
    %load/vec4 v0x146b5b3c0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.36, 4;
    %load/vec4 v0x146b5a2d0_0;
    %load/vec4 v0x146b5b130_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.34, 8;
    %vpi_call/w 15 247 "$display", "----> Write" {0 0 0};
    %load/vec4 v0x146b59e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.37, 8;
    %load/vec4 v0x146b5a0f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x146b5a050, 4, 5;
    %jmp T_18.38;
T_18.37 ;
    %load/vec4 v0x146b59e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.39, 8;
    %load/vec4 v0x146b5a0f0_0;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %jmp T_18.40;
T_18.39 ;
    %vpi_call/w 15 258 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_18.40 ;
T_18.38 ;
    %load/vec4 v0x146b59de0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4a v0x146b5b280, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4 v0x146b5b3c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4 v0x146b5a2d0_0, 4, 1;
    %load/vec4 v0x146b5b130_0;
    %pad/s 2;
    %store/vec4 v0x146b59bd0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x146b59a10;
    %join;
T_18.34 ;
T_18.29 ;
T_18.21 ;
T_18.11 ;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x146b5b090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.41, 4;
    %load/vec4 v0x146b5a720_0;
    %or/r;
    %store/vec4 v0x146b5a400_0, 0, 1;
    %load/vec4 v0x146b5a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.43, 8;
    %vpi_call/w 15 275 "$display", "----> Hit" {0 0 0};
    %load/vec4 v0x146b5a400_0;
    %inv;
    %vpi_call/w 15 276 "$display", "Hit values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, byte_op=%b, miss=%d, mem_data_ready=%d", v0x146b59f40_0, v0x146b5b1e0_0, v0x146b59de0_0, v0x146b5a0f0_0, v0x146b5b090_0, v0x146b59e90_0, S<0,vec4,u1>, v0x146b5acf0_0 {1 0 0};
    %load/vec4 v0x146b59e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.45, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5a1a0_0, 4, 25;
    %load/vec4 v0x146b5a9f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146b5a050, 4;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146b5a1a0_0, 4, 8;
    %jmp T_18.46;
T_18.45 ;
    %load/vec4 v0x146b59e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.47, 8;
    %load/vec4 v0x146b5a9f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146b5a050, 4;
    %store/vec4 v0x146b5a1a0_0, 0, 32;
    %jmp T_18.48;
T_18.47 ;
    %vpi_call/w 15 289 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_18.48 ;
T_18.46 ;
    %load/vec4 v0x146b5a9f0_0;
    %store/vec4 v0x146b59bd0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x146b59a10;
    %join;
    %jmp T_18.44;
T_18.43 ;
    %load/vec4 v0x146b59de0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x146b5ab40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b5ae10_0, 0, 1;
    %vpi_call/w 15 299 "$display", "The cache address is: %b", v0x146b59de0_0 {0 0 0};
    %vpi_call/w 15 300 "$display", "The cache address value is: %h", v0x146b5a1a0_0 {0 0 0};
    %vpi_call/w 15 302 "$display", "The memory address is: %b", v0x146b5ab40_0 {0 0 0};
    %vpi_call/w 15 303 "$display", "The memory address value is: %h", v0x146b5ac60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
T_18.49 ;
    %load/vec4 v0x146b5a860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.50, 5;
    %ix/getv/s 4, v0x146b5a860_0;
    %load/vec4a v0x146b5aab0, 4;
    %ix/getv/s 4, v0x146b5b130_0;
    %load/vec4a v0x146b5aab0, 4;
    %cmp/u;
    %jmp/0xz  T_18.51, 5;
    %load/vec4 v0x146b5a860_0;
    %store/vec4 v0x146b5b130_0, 0, 32;
T_18.51 ;
    %load/vec4 v0x146b5a860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
    %jmp T_18.49;
T_18.50 ;
    %load/vec4 v0x146b5acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.53, 8;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b5ac60_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b5a050, 4, 0;
    %load/vec4 v0x146b59de0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4a v0x146b5b280, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x146b5b130_0;
    %store/vec4 v0x146b5b3c0_0, 4, 1;
    %load/vec4 v0x146b5b130_0;
    %pad/s 2;
    %store/vec4 v0x146b59bd0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x146b59a10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b5aeb0_0, 0, 1;
    %load/vec4 v0x146b5b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146b59de0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146b5a050, 4;
    %store/vec4 v0x146b5a1a0_0, 0, 32;
T_18.53 ;
T_18.44 ;
T_18.41 ;
T_18.9 ;
T_18.5 ;
    %vpi_call/w 15 335 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
T_18.55 ;
    %load/vec4 v0x146b5a7d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.56, 5;
    %vpi_call/w 15 338 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x146b5a7d0_0, &PV<v0x146b5b3c0_0, v0x146b5a7d0_0, 1>, &A<v0x146b5b280, v0x146b5a7d0_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
T_18.57 ;
    %load/vec4 v0x146b5a860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.58, 5;
    %load/vec4 v0x146b5a7d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146b5a860_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x146b5a050, 4;
    %vpi_call/w 15 341 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x146b5a860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a860_0, 0, 32;
    %jmp T_18.57;
T_18.58 ;
    %vpi_call/w 15 343 "$display", " " {0 0 0};
    %load/vec4 v0x146b5a7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5a7d0_0, 0, 32;
    %jmp T_18.55;
T_18.56 ;
    %vpi_call/w 15 345 "$display", "\012" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x146b56440;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b56a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b568f0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x146b56440;
T_20 ;
    %wait E_0x146b54900;
    %load/vec4 v0x146b566a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 14 46 "$display", "FetchRegisters: rm0_in = %h, instruction_in = %h", v0x146b56980_0, v0x146b56860_0 {0 0 0};
    %load/vec4 v0x146b56980_0;
    %store/vec4 v0x146b56a20_0, 0, 32;
    %load/vec4 v0x146b56860_0;
    %store/vec4 v0x146b568f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b56730_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b56730_0, 0, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x146b5cbc0;
T_21 ;
    %wait E_0x146b52310;
    %load/vec4 v0x146b5dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %fork t_9, S_0x146b5d0c0;
    %jmp t_8;
    .scope S_0x146b5d0c0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b5d290_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x146b5d290_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x146b5d290_0;
    %store/vec4a v0x146b5d890, 4, 0;
    %load/vec4 v0x146b5d290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b5d290_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x146b5cbc0;
t_8 %join;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x146b5dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x146b5dcc0_0;
    %load/vec4 v0x146b5de00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146b5d890, 0, 4;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x146b535d0;
T_22 ;
    %wait E_0x146b538e0;
    %load/vec4 v0x146b53e80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53d40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x146b53920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b539c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53d40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b53920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b539c0_0, 0, 1;
    %load/vec4 v0x146b53b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.9;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53d40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146b53920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b539c0_0, 0, 1;
    %load/vec4 v0x146b53b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.12;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.12;
T_22.12 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53d40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146b53920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b539c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146b53a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53d40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146b53920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b539c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146b53bc0_0, 0, 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x146b54120;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b55cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b559f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b55cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b559f0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x146b54120;
T_24 ;
    %wait E_0x146b54900;
    %vpi_call/w 13 75 "$display", "DecodeRegisters: rm0_in = %h, instruction_in = %h", v0x146b55c00_0, v0x146b55940_0 {0 0 0};
    %load/vec4 v0x146b55c00_0;
    %store/vec4 v0x146b55cb0_0, 0, 32;
    %load/vec4 v0x146b55940_0;
    %store/vec4 v0x146b559f0_0, 0, 32;
    %load/vec4 v0x146b557e0_0;
    %store/vec4 v0x146b55890_0, 0, 32;
    %load/vec4 v0x146b55d60_0;
    %store/vec4 v0x146b55e10_0, 0, 32;
    %load/vec4 v0x146b54cb0_0;
    %store/vec4 v0x146b54d40_0, 0, 1;
    %load/vec4 v0x146b55310_0;
    %store/vec4 v0x146b553c0_0, 0, 1;
    %load/vec4 v0x146b54f90_0;
    %store/vec4 v0x146b55040_0, 0, 1;
    %load/vec4 v0x146b550d0_0;
    %store/vec4 v0x146b55160_0, 0, 1;
    %load/vec4 v0x146b54a30_0;
    %store/vec4 v0x146b54ac0_0, 0, 2;
    %load/vec4 v0x146b551f0_0;
    %store/vec4 v0x146b55280_0, 0, 1;
    %load/vec4 v0x146b54b50_0;
    %store/vec4 v0x146b54be0_0, 0, 1;
    %load/vec4 v0x146b551f0_0;
    %store/vec4 v0x146b55280_0, 0, 1;
    %load/vec4 v0x146b54b50_0;
    %store/vec4 v0x146b54be0_0, 0, 1;
    %load/vec4 v0x146b54dd0_0;
    %store/vec4 v0x146b54e80_0, 0, 1;
    %load/vec4 v0x146b55ec0_0;
    %store/vec4 v0x146b55f70_0, 0, 5;
    %load/vec4 v0x146b55680_0;
    %store/vec4 v0x146b55730_0, 0, 5;
    %load/vec4 v0x146b55aa0_0;
    %store/vec4 v0x146b55b50_0, 0, 12;
    %jmp T_24;
    .thread T_24;
    .scope S_0x146b51f80;
T_25 ;
    %wait E_0x146b52310;
    %load/vec4 v0x146b52610_0;
    %assign/vec4 v0x146b526f0_0, 0;
    %load/vec4 v0x146b52790_0;
    %assign/vec4 v0x146b52850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x146b523f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b52560_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x146b52560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.3, 5;
    %load/vec4 v0x146b526f0_0;
    %load/vec4 v0x146b523f0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %load/vec4 v0x146b52850_0;
    %load/vec4 v0x146b52560_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %mul;
    %load/vec4 v0x146b523f0_0;
    %load/vec4 v0x146b52560_0;
    %add;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x146b523f0_0;
    %muli 32, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %load/vec4 v0x146b52560_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x146b52a10, 4, 0;
    %load/vec4 v0x146b52560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b52560_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0x146b523f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x146b523f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.5, 5;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52a10, 4;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52a10, 4;
    %add;
    %ix/getv/s 3, v0x146b523f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146b52ab0, 0, 4;
    %load/vec4 v0x146b523f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x146b523f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52ab0, 4;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52ab0, 4;
    %add;
    %ix/getv/s 3, v0x146b523f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146b52b50, 0, 4;
    %load/vec4 v0x146b523f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x146b523f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.9, 5;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52b50, 4;
    %load/vec4 v0x146b523f0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x146b52b50, 4;
    %add;
    %ix/getv/s 3, v0x146b523f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146b52bf0, 0, 4;
    %load/vec4 v0x146b523f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x146b524a0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
T_25.10 ;
    %load/vec4 v0x146b523f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.11, 5;
    %load/vec4 v0x146b524a0_0;
    %ix/getv/s 4, v0x146b523f0_0;
    %load/vec4a v0x146b52bf0, 4;
    %pad/u 64;
    %add;
    %store/vec4 v0x146b524a0_0, 0, 64;
    %load/vec4 v0x146b523f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146b523f0_0, 0, 32;
    %jmp T_25.10;
T_25.11 ;
    %load/vec4 v0x146b524a0_0;
    %parti/s 32, 32, 7;
    %or/r;
    %assign/vec4 v0x146b528f0_0, 0;
    %load/vec4 v0x146b524a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x146b52c90_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1468ef640;
T_26 ;
    %wait E_0x1468bddc0;
    %vpi_call/w 7 58 "$display", "[ ALU ] - Value of first register: %d  Value of second register: %d Operation %d", v0x146b52ee0_0, v0x146b52fd0_0, v0x146b52dc0_0 {0 0 0};
    %load/vec4 v0x146b52dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x146b53320_0;
    %load/vec4 v0x146b53450_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x146b53170_0, 0;
    %assign/vec4 v0x146b530a0_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x146b53320_0;
    %load/vec4 v0x146b53450_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x146b53170_0, 0;
    %assign/vec4 v0x146b530a0_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x146b53290_0;
    %load/vec4 v0x146b53290_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x146b53170_0, 0;
    %assign/vec4 v0x146b530a0_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1468ef970;
T_27 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x146b60cd0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x146b60d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146b60df0_0, 0, 32;
    %end;
    .thread T_27, $init;
    .scope S_0x1468ef970;
T_28 ;
    %wait E_0x146b52310;
    %load/vec4 v0x146b5ff20_0;
    %store/vec4 v0x146b5fff0_0, 0, 32;
    %load/vec4 v0x146b5e720_0;
    %store/vec4 v0x146b5e7b0_0, 0, 2;
    %load/vec4 v0x146b5e3a0_0;
    %store/vec4 v0x146b5e430_0, 0, 32;
    %load/vec4 v0x146b5ea00_0;
    %store/vec4 v0x146b5ead0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1468ef970;
T_29 ;
    %wait E_0x146b52310;
    %load/vec4 v0x146b60750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x146b60cd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x146b60cd0_0, 0, 32;
T_29.0 ;
    %vpi_call/w 6 328 "$display", "Fetch stage values: rm0 = %h, instruction = %h", v0x146b5fbd0_0, v0x146b5fb00_0 {0 0 0};
    %load/vec4 v0x146b5fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %vpi_call/w 6 331 "$display", "Control unit values: branch = %b, reg_write = %b, mem_read = %b, mem_to_reg = %b, alu_op = %b, mem_write = %b, alu_src = %b", v0x146b5e930_0, v0x146b5ee50_0, v0x146b5eb60_0, v0x146b5ed30_0, v0x146b5e720_0, v0x146b5edc0_0, v0x146b5e860_0 {0 0 0};
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1468fe490;
T_30 ;
    %alloc S_0x1468f87d0;
    %pushi/str "Testing Abejaruco";
    %store/str v0x1468c74d0_0;
    %fork TD_$unit.print_info, S_0x1468f87d0;
    %join;
    %free S_0x1468f87d0;
    %alloc S_0x1468f8160;
    %fork TD_Abejaruco_tb.reset_input, S_0x1468f8160;
    %join;
    %free S_0x1468f8160;
    %alloc S_0x1468f5970;
    %fork TD_Abejaruco_tb.run_tests, S_0x1468f5970;
    %join;
    %free S_0x1468f5970;
    %alloc S_0x1468f87d0;
    %pushi/str "Testing finised";
    %store/str v0x1468c74d0_0;
    %fork TD_$unit.print_info, S_0x1468f87d0;
    %join;
    %free S_0x1468f87d0;
    %vpi_call/w 5 164 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "./tests/utils/display.v";
    "./tests/utils/tb_utils.v";
    "tests/abejaruco.tb.v";
    "./src/abejaruco.v";
    "./src/execution/alu.v";
    "./src/common/adder.v";
    "./src/common/full_adder.v";
    "./src/common/half_adder.v";
    "./src/execution/multiplier.v";
    "./src/decode/control_unit.v";
    "./src/decode/decode_registers.v";
    "./src/fetch/fetch_registers.v";
    "./src/memory/cache.v";
    "./src/common/tag_comparator.v";
    "./src/common/priority_encoder.v";
    "./src/memory/memory.v";
    "./src/decode/register_file.v";
