TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ../rtl/*.sv
# VERILOG_SOURCES += ../../reg/rtl/*.sv
TOPLEVEL = ram
MODULE = test_ram

include $(shell cocotb-config --makefiles)/Makefile.sim
