
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e75c  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  0800e9ac  0800e9ac  0000f9ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed3c  0800ed3c  0001005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ed3c  0800ed3c  0000fd3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed44  0800ed44  0001005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed44  0800ed44  0000fd44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ed48  0800ed48  0000fd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800ed4c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  2000005c  0800eda8  0001005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  0800eda8  00010348  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232e8  00000000  00000000  00010092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ff  00000000  00000000  0003337a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00036980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001252  00000000  00000000  000380e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037dff  00000000  00000000  0003933a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eb64  00000000  00000000  00071139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001557e8  00000000  00000000  0008fc9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e5485  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000708c  00000000  00000000  001e54c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001ec554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000005c 	.word	0x2000005c
 800026c:	00000000 	.word	0x00000000
 8000270:	0800e994 	.word	0x0800e994

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000060 	.word	0x20000060
 800028c:	0800e994 	.word	0x0800e994

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_ldivmod>:
 8000b8c:	b97b      	cbnz	r3, 8000bae <__aeabi_ldivmod+0x22>
 8000b8e:	b972      	cbnz	r2, 8000bae <__aeabi_ldivmod+0x22>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bfbe      	ittt	lt
 8000b94:	2000      	movlt	r0, #0
 8000b96:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b9a:	e006      	blt.n	8000baa <__aeabi_ldivmod+0x1e>
 8000b9c:	bf08      	it	eq
 8000b9e:	2800      	cmpeq	r0, #0
 8000ba0:	bf1c      	itt	ne
 8000ba2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ba6:	f04f 30ff 	movne.w	r0, #4294967295
 8000baa:	f000 b9c9 	b.w	8000f40 <__aeabi_idiv0>
 8000bae:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	db09      	blt.n	8000bce <__aeabi_ldivmod+0x42>
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db1a      	blt.n	8000bf4 <__aeabi_ldivmod+0x68>
 8000bbe:	f000 f84d 	bl	8000c5c <__udivmoddi4>
 8000bc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bca:	b004      	add	sp, #16
 8000bcc:	4770      	bx	lr
 8000bce:	4240      	negs	r0, r0
 8000bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db1b      	blt.n	8000c10 <__aeabi_ldivmod+0x84>
 8000bd8:	f000 f840 	bl	8000c5c <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4240      	negs	r0, r0
 8000be8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bec:	4252      	negs	r2, r2
 8000bee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf2:	4770      	bx	lr
 8000bf4:	4252      	negs	r2, r2
 8000bf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfa:	f000 f82f 	bl	8000c5c <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4240      	negs	r0, r0
 8000c0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f821 	bl	8000c5c <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c40:	f000 b97e 	b.w	8000f40 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f806 	bl	8000c5c <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__udivmoddi4>:
 8000c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c60:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c62:	460c      	mov	r4, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14d      	bne.n	8000d04 <__udivmoddi4+0xa8>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	460f      	mov	r7, r1
 8000c6c:	4684      	mov	ip, r0
 8000c6e:	4696      	mov	lr, r2
 8000c70:	fab2 f382 	clz	r3, r2
 8000c74:	d960      	bls.n	8000d38 <__udivmoddi4+0xdc>
 8000c76:	b14b      	cbz	r3, 8000c8c <__udivmoddi4+0x30>
 8000c78:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c7c:	f1c3 0220 	rsb	r2, r3, #32
 8000c80:	409f      	lsls	r7, r3
 8000c82:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c86:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8a:	4317      	orrs	r7, r2
 8000c8c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c90:	fa1f f48e 	uxth.w	r4, lr
 8000c94:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c98:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c9c:	fb06 7711 	mls	r7, r6, r1, r7
 8000ca0:	fb01 f004 	mul.w	r0, r1, r4
 8000ca4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ca8:	4290      	cmp	r0, r2
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x62>
 8000cac:	eb1e 0202 	adds.w	r2, lr, r2
 8000cb0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cb4:	d202      	bcs.n	8000cbc <__udivmoddi4+0x60>
 8000cb6:	4290      	cmp	r0, r2
 8000cb8:	f200 812d 	bhi.w	8000f16 <__udivmoddi4+0x2ba>
 8000cbc:	4639      	mov	r1, r7
 8000cbe:	1a12      	subs	r2, r2, r0
 8000cc0:	fa1f fc8c 	uxth.w	ip, ip
 8000cc4:	fbb2 f0f6 	udiv	r0, r2, r6
 8000cc8:	fb06 2210 	mls	r2, r6, r0, r2
 8000ccc:	fb00 f404 	mul.w	r4, r0, r4
 8000cd0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000cd4:	4564      	cmp	r4, ip
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x8e>
 8000cd8:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000cdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce0:	d202      	bcs.n	8000ce8 <__udivmoddi4+0x8c>
 8000ce2:	4564      	cmp	r4, ip
 8000ce4:	f200 811a 	bhi.w	8000f1c <__udivmoddi4+0x2c0>
 8000ce8:	4610      	mov	r0, r2
 8000cea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cee:	ebac 0c04 	sub.w	ip, ip, r4
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	b125      	cbz	r5, 8000d00 <__udivmoddi4+0xa4>
 8000cf6:	fa2c f303 	lsr.w	r3, ip, r3
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	e9c5 3200 	strd	r3, r2, [r5]
 8000d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d04:	428b      	cmp	r3, r1
 8000d06:	d905      	bls.n	8000d14 <__udivmoddi4+0xb8>
 8000d08:	b10d      	cbz	r5, 8000d0e <__udivmoddi4+0xb2>
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4608      	mov	r0, r1
 8000d12:	e7f5      	b.n	8000d00 <__udivmoddi4+0xa4>
 8000d14:	fab3 f183 	clz	r1, r3
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d14d      	bne.n	8000db8 <__udivmoddi4+0x15c>
 8000d1c:	42a3      	cmp	r3, r4
 8000d1e:	f0c0 80f2 	bcc.w	8000f06 <__udivmoddi4+0x2aa>
 8000d22:	4290      	cmp	r0, r2
 8000d24:	f080 80ef 	bcs.w	8000f06 <__udivmoddi4+0x2aa>
 8000d28:	4606      	mov	r6, r0
 8000d2a:	4623      	mov	r3, r4
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	2d00      	cmp	r5, #0
 8000d30:	d0e6      	beq.n	8000d00 <__udivmoddi4+0xa4>
 8000d32:	e9c5 6300 	strd	r6, r3, [r5]
 8000d36:	e7e3      	b.n	8000d00 <__udivmoddi4+0xa4>
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f040 80a2 	bne.w	8000e82 <__udivmoddi4+0x226>
 8000d3e:	1a8a      	subs	r2, r1, r2
 8000d40:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000d44:	fa1f f68e 	uxth.w	r6, lr
 8000d48:	2101      	movs	r1, #1
 8000d4a:	fbb2 f4f7 	udiv	r4, r2, r7
 8000d4e:	fb07 2014 	mls	r0, r7, r4, r2
 8000d52:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d56:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d5a:	fb06 f004 	mul.w	r0, r6, r4
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	d90f      	bls.n	8000d82 <__udivmoddi4+0x126>
 8000d62:	eb1e 0202 	adds.w	r2, lr, r2
 8000d66:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d6a:	bf2c      	ite	cs
 8000d6c:	f04f 0901 	movcs.w	r9, #1
 8000d70:	f04f 0900 	movcc.w	r9, #0
 8000d74:	4290      	cmp	r0, r2
 8000d76:	d903      	bls.n	8000d80 <__udivmoddi4+0x124>
 8000d78:	f1b9 0f00 	cmp.w	r9, #0
 8000d7c:	f000 80c8 	beq.w	8000f10 <__udivmoddi4+0x2b4>
 8000d80:	4644      	mov	r4, r8
 8000d82:	1a12      	subs	r2, r2, r0
 8000d84:	fa1f fc8c 	uxth.w	ip, ip
 8000d88:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d8c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d90:	fb00 f606 	mul.w	r6, r0, r6
 8000d94:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d98:	4566      	cmp	r6, ip
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x152>
 8000d9c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x150>
 8000da6:	4566      	cmp	r6, ip
 8000da8:	f200 80bb 	bhi.w	8000f22 <__udivmoddi4+0x2c6>
 8000dac:	4610      	mov	r0, r2
 8000dae:	ebac 0c06 	sub.w	ip, ip, r6
 8000db2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000db6:	e79d      	b.n	8000cf4 <__udivmoddi4+0x98>
 8000db8:	f1c1 0620 	rsb	r6, r1, #32
 8000dbc:	408b      	lsls	r3, r1
 8000dbe:	fa04 fe01 	lsl.w	lr, r4, r1
 8000dc2:	fa22 f706 	lsr.w	r7, r2, r6
 8000dc6:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dca:	40f4      	lsrs	r4, r6
 8000dcc:	408a      	lsls	r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	ea4e 030c 	orr.w	r3, lr, ip
 8000dd4:	fa00 fe01 	lsl.w	lr, r0, r1
 8000dd8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ddc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000de0:	fa1f fc87 	uxth.w	ip, r7
 8000de4:	fbb4 f0f8 	udiv	r0, r4, r8
 8000de8:	fb08 4410 	mls	r4, r8, r0, r4
 8000dec:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df0:	fb00 f90c 	mul.w	r9, r0, ip
 8000df4:	45a1      	cmp	r9, r4
 8000df6:	d90e      	bls.n	8000e16 <__udivmoddi4+0x1ba>
 8000df8:	193c      	adds	r4, r7, r4
 8000dfa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dfe:	bf2c      	ite	cs
 8000e00:	f04f 0b01 	movcs.w	fp, #1
 8000e04:	f04f 0b00 	movcc.w	fp, #0
 8000e08:	45a1      	cmp	r9, r4
 8000e0a:	d903      	bls.n	8000e14 <__udivmoddi4+0x1b8>
 8000e0c:	f1bb 0f00 	cmp.w	fp, #0
 8000e10:	f000 8093 	beq.w	8000f3a <__udivmoddi4+0x2de>
 8000e14:	4650      	mov	r0, sl
 8000e16:	eba4 0409 	sub.w	r4, r4, r9
 8000e1a:	fa1f f983 	uxth.w	r9, r3
 8000e1e:	fbb4 f3f8 	udiv	r3, r4, r8
 8000e22:	fb08 4413 	mls	r4, r8, r3, r4
 8000e26:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d906      	bls.n	8000e40 <__udivmoddi4+0x1e4>
 8000e32:	193c      	adds	r4, r7, r4
 8000e34:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e38:	d201      	bcs.n	8000e3e <__udivmoddi4+0x1e2>
 8000e3a:	45a4      	cmp	ip, r4
 8000e3c:	d87a      	bhi.n	8000f34 <__udivmoddi4+0x2d8>
 8000e3e:	4643      	mov	r3, r8
 8000e40:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e44:	eba4 040c 	sub.w	r4, r4, ip
 8000e48:	fba0 9802 	umull	r9, r8, r0, r2
 8000e4c:	4544      	cmp	r4, r8
 8000e4e:	46cc      	mov	ip, r9
 8000e50:	4643      	mov	r3, r8
 8000e52:	d302      	bcc.n	8000e5a <__udivmoddi4+0x1fe>
 8000e54:	d106      	bne.n	8000e64 <__udivmoddi4+0x208>
 8000e56:	45ce      	cmp	lr, r9
 8000e58:	d204      	bcs.n	8000e64 <__udivmoddi4+0x208>
 8000e5a:	3801      	subs	r0, #1
 8000e5c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e60:	eb68 0307 	sbc.w	r3, r8, r7
 8000e64:	b15d      	cbz	r5, 8000e7e <__udivmoddi4+0x222>
 8000e66:	ebbe 020c 	subs.w	r2, lr, ip
 8000e6a:	eb64 0403 	sbc.w	r4, r4, r3
 8000e6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e72:	fa22 f301 	lsr.w	r3, r2, r1
 8000e76:	40cc      	lsrs	r4, r1
 8000e78:	431e      	orrs	r6, r3
 8000e7a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e7e:	2100      	movs	r1, #0
 8000e80:	e73e      	b.n	8000d00 <__udivmoddi4+0xa4>
 8000e82:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e86:	f1c3 0120 	rsb	r1, r3, #32
 8000e8a:	fa04 f203 	lsl.w	r2, r4, r3
 8000e8e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e98:	fa20 f101 	lsr.w	r1, r0, r1
 8000e9c:	fa1f f68e 	uxth.w	r6, lr
 8000ea0:	fbb4 f0f7 	udiv	r0, r4, r7
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	fb07 4410 	mls	r4, r7, r0, r4
 8000eaa:	0c11      	lsrs	r1, r2, #16
 8000eac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000eb0:	fb00 f406 	mul.w	r4, r0, r6
 8000eb4:	428c      	cmp	r4, r1
 8000eb6:	d90e      	bls.n	8000ed6 <__udivmoddi4+0x27a>
 8000eb8:	eb1e 0101 	adds.w	r1, lr, r1
 8000ebc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec0:	bf2c      	ite	cs
 8000ec2:	f04f 0901 	movcs.w	r9, #1
 8000ec6:	f04f 0900 	movcc.w	r9, #0
 8000eca:	428c      	cmp	r4, r1
 8000ecc:	d902      	bls.n	8000ed4 <__udivmoddi4+0x278>
 8000ece:	f1b9 0f00 	cmp.w	r9, #0
 8000ed2:	d02c      	beq.n	8000f2e <__udivmoddi4+0x2d2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	1b09      	subs	r1, r1, r4
 8000ed8:	b292      	uxth	r2, r2
 8000eda:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ede:	fb07 1114 	mls	r1, r7, r4, r1
 8000ee2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee6:	fb04 f106 	mul.w	r1, r4, r6
 8000eea:	4291      	cmp	r1, r2
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x2a2>
 8000eee:	eb1e 0202 	adds.w	r2, lr, r2
 8000ef2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ef6:	d201      	bcs.n	8000efc <__udivmoddi4+0x2a0>
 8000ef8:	4291      	cmp	r1, r2
 8000efa:	d815      	bhi.n	8000f28 <__udivmoddi4+0x2cc>
 8000efc:	4644      	mov	r4, r8
 8000efe:	1a52      	subs	r2, r2, r1
 8000f00:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000f04:	e721      	b.n	8000d4a <__udivmoddi4+0xee>
 8000f06:	1a86      	subs	r6, r0, r2
 8000f08:	eb64 0303 	sbc.w	r3, r4, r3
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	e70e      	b.n	8000d2e <__udivmoddi4+0xd2>
 8000f10:	3c02      	subs	r4, #2
 8000f12:	4472      	add	r2, lr
 8000f14:	e735      	b.n	8000d82 <__udivmoddi4+0x126>
 8000f16:	3902      	subs	r1, #2
 8000f18:	4472      	add	r2, lr
 8000f1a:	e6d0      	b.n	8000cbe <__udivmoddi4+0x62>
 8000f1c:	44f4      	add	ip, lr
 8000f1e:	3802      	subs	r0, #2
 8000f20:	e6e3      	b.n	8000cea <__udivmoddi4+0x8e>
 8000f22:	44f4      	add	ip, lr
 8000f24:	3802      	subs	r0, #2
 8000f26:	e742      	b.n	8000dae <__udivmoddi4+0x152>
 8000f28:	3c02      	subs	r4, #2
 8000f2a:	4472      	add	r2, lr
 8000f2c:	e7e7      	b.n	8000efe <__udivmoddi4+0x2a2>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	4471      	add	r1, lr
 8000f32:	e7d0      	b.n	8000ed6 <__udivmoddi4+0x27a>
 8000f34:	3b02      	subs	r3, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e782      	b.n	8000e40 <__udivmoddi4+0x1e4>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e76a      	b.n	8000e16 <__udivmoddi4+0x1ba>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <BMP280_Read8+0x38>)
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	f107 030f 	add.w	r3, r7, #15
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	21ec      	movs	r1, #236	@ 0xec
 8000f6c:	f003 fe58 	bl	8004c20 <HAL_I2C_Mem_Read>
  return tmp;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000078 	.word	0x20000078

08000f80 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af04      	add	r7, sp, #16
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc0 <BMP280_Read16+0x40>)
 8000f8c:	6818      	ldr	r0, [r3, #0]
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	230a      	movs	r3, #10
 8000f94:	9302      	str	r3, [sp, #8]
 8000f96:	2302      	movs	r3, #2
 8000f98:	9301      	str	r3, [sp, #4]
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	21ec      	movs	r1, #236	@ 0xec
 8000fa4:	f003 fe3c 	bl	8004c20 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000fa8:	7b3b      	ldrb	r3, [r7, #12]
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	7b7b      	ldrb	r3, [r7, #13]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000078 	.word	0x20000078

08000fc4 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ffd5 	bl	8000f80 <BMP280_Read16>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000fda:	89fb      	ldrh	r3, [r7, #14]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	b29b      	uxth	r3, r3
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	4603      	mov	r3, r0
 8001000:	460a      	mov	r2, r1
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	4613      	mov	r3, r2
 8001006:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001008:	4b08      	ldr	r3, [pc, #32]	@ (800102c <BMP280_Write8+0x34>)
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	b29a      	uxth	r2, r3
 8001010:	230a      	movs	r3, #10
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2301      	movs	r3, #1
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	1dbb      	adds	r3, r7, #6
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	21ec      	movs	r1, #236	@ 0xec
 8001020:	f003 fcea 	bl	80049f8 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000078 	.word	0x20000078

08001030 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af04      	add	r7, sp, #16
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 800103a:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <BMP280_Read24+0x40>)
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	b29a      	uxth	r2, r3
 8001042:	230a      	movs	r3, #10
 8001044:	9302      	str	r3, [sp, #8]
 8001046:	2303      	movs	r3, #3
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	21ec      	movs	r1, #236	@ 0xec
 8001054:	f003 fde4 	bl	8004c20 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001058:	7b3b      	ldrb	r3, [r7, #12]
 800105a:	041a      	lsls	r2, r3, #16
 800105c:	7b7b      	ldrb	r3, [r7, #13]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	4313      	orrs	r3, r2
 8001062:	7bba      	ldrb	r2, [r7, #14]
 8001064:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000078 	.word	0x20000078

08001074 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	4608      	mov	r0, r1
 800107e:	4611      	mov	r1, r2
 8001080:	461a      	mov	r2, r3
 8001082:	4603      	mov	r3, r0
 8001084:	70fb      	strb	r3, [r7, #3]
 8001086:	460b      	mov	r3, r1
 8001088:	70bb      	strb	r3, [r7, #2]
 800108a:	4613      	mov	r3, r2
 800108c:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800108e:	4a48      	ldr	r2, [pc, #288]	@ (80011b0 <BMP280_Init+0x13c>)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001094:	787b      	ldrb	r3, [r7, #1]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d901      	bls.n	800109e <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 800109a:	2303      	movs	r3, #3
 800109c:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800109e:	4a45      	ldr	r2, [pc, #276]	@ (80011b4 <BMP280_Init+0x140>)
 80010a0:	787b      	ldrb	r3, [r7, #1]
 80010a2:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80010a4:	787b      	ldrb	r3, [r7, #1]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d101      	bne.n	80010ae <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	2b05      	cmp	r3, #5
 80010b2:	d901      	bls.n	80010b8 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80010b4:	2305      	movs	r3, #5
 80010b6:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 80010b8:	4a3f      	ldr	r2, [pc, #252]	@ (80011b8 <BMP280_Init+0x144>)
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 80010be:	78bb      	ldrb	r3, [r7, #2]
 80010c0:	2b05      	cmp	r3, #5
 80010c2:	d901      	bls.n	80010c8 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80010c4:	2305      	movs	r3, #5
 80010c6:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80010c8:	4a3c      	ldr	r2, [pc, #240]	@ (80011bc <BMP280_Init+0x148>)
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80010ce:	bf00      	nop
 80010d0:	20d0      	movs	r0, #208	@ 0xd0
 80010d2:	f7ff ff37 	bl	8000f44 <BMP280_Read8>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b58      	cmp	r3, #88	@ 0x58
 80010da:	d1f9      	bne.n	80010d0 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80010dc:	2088      	movs	r0, #136	@ 0x88
 80010de:	f7ff ff71 	bl	8000fc4 <BMP280_Read16LE>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b36      	ldr	r3, [pc, #216]	@ (80011c0 <BMP280_Init+0x14c>)
 80010e8:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80010ea:	208a      	movs	r0, #138	@ 0x8a
 80010ec:	f7ff ff6a 	bl	8000fc4 <BMP280_Read16LE>
 80010f0:	4603      	mov	r3, r0
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	4b33      	ldr	r3, [pc, #204]	@ (80011c4 <BMP280_Init+0x150>)
 80010f6:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80010f8:	208c      	movs	r0, #140	@ 0x8c
 80010fa:	f7ff ff63 	bl	8000fc4 <BMP280_Read16LE>
 80010fe:	4603      	mov	r3, r0
 8001100:	b21a      	sxth	r2, r3
 8001102:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <BMP280_Init+0x154>)
 8001104:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001106:	208e      	movs	r0, #142	@ 0x8e
 8001108:	f7ff ff5c 	bl	8000fc4 <BMP280_Read16LE>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b2e      	ldr	r3, [pc, #184]	@ (80011cc <BMP280_Init+0x158>)
 8001112:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001114:	2090      	movs	r0, #144	@ 0x90
 8001116:	f7ff ff55 	bl	8000fc4 <BMP280_Read16LE>
 800111a:	4603      	mov	r3, r0
 800111c:	b21a      	sxth	r2, r3
 800111e:	4b2c      	ldr	r3, [pc, #176]	@ (80011d0 <BMP280_Init+0x15c>)
 8001120:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 8001122:	2092      	movs	r0, #146	@ 0x92
 8001124:	f7ff ff4e 	bl	8000fc4 <BMP280_Read16LE>
 8001128:	4603      	mov	r3, r0
 800112a:	b21a      	sxth	r2, r3
 800112c:	4b29      	ldr	r3, [pc, #164]	@ (80011d4 <BMP280_Init+0x160>)
 800112e:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8001130:	2094      	movs	r0, #148	@ 0x94
 8001132:	f7ff ff47 	bl	8000fc4 <BMP280_Read16LE>
 8001136:	4603      	mov	r3, r0
 8001138:	b21a      	sxth	r2, r3
 800113a:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <BMP280_Init+0x164>)
 800113c:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800113e:	2096      	movs	r0, #150	@ 0x96
 8001140:	f7ff ff40 	bl	8000fc4 <BMP280_Read16LE>
 8001144:	4603      	mov	r3, r0
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <BMP280_Init+0x168>)
 800114a:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 800114c:	2098      	movs	r0, #152	@ 0x98
 800114e:	f7ff ff39 	bl	8000fc4 <BMP280_Read16LE>
 8001152:	4603      	mov	r3, r0
 8001154:	b21a      	sxth	r2, r3
 8001156:	4b22      	ldr	r3, [pc, #136]	@ (80011e0 <BMP280_Init+0x16c>)
 8001158:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 800115a:	209a      	movs	r0, #154	@ 0x9a
 800115c:	f7ff ff32 	bl	8000fc4 <BMP280_Read16LE>
 8001160:	4603      	mov	r3, r0
 8001162:	b21a      	sxth	r2, r3
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <BMP280_Init+0x170>)
 8001166:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001168:	209c      	movs	r0, #156	@ 0x9c
 800116a:	f7ff ff2b 	bl	8000fc4 <BMP280_Read16LE>
 800116e:	4603      	mov	r3, r0
 8001170:	b21a      	sxth	r2, r3
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <BMP280_Init+0x174>)
 8001174:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001176:	209e      	movs	r0, #158	@ 0x9e
 8001178:	f7ff ff24 	bl	8000fc4 <BMP280_Read16LE>
 800117c:	4603      	mov	r3, r0
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <BMP280_Init+0x178>)
 8001182:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	b25a      	sxtb	r2, r3
 800118a:	78bb      	ldrb	r3, [r7, #2]
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	b25b      	sxtb	r3, r3
 8001190:	4313      	orrs	r3, r2
 8001192:	b25a      	sxtb	r2, r3
 8001194:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001198:	4313      	orrs	r3, r2
 800119a:	b25b      	sxtb	r3, r3
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4619      	mov	r1, r3
 80011a0:	20f4      	movs	r0, #244	@ 0xf4
 80011a2:	f7ff ff29 	bl	8000ff8 <BMP280_Write8>
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000078 	.word	0x20000078
 80011b4:	2000007e 	.word	0x2000007e
 80011b8:	2000007c 	.word	0x2000007c
 80011bc:	2000007d 	.word	0x2000007d
 80011c0:	20000094 	.word	0x20000094
 80011c4:	20000080 	.word	0x20000080
 80011c8:	20000082 	.word	0x20000082
 80011cc:	20000096 	.word	0x20000096
 80011d0:	20000084 	.word	0x20000084
 80011d4:	20000086 	.word	0x20000086
 80011d8:	20000088 	.word	0x20000088
 80011dc:	2000008a 	.word	0x2000008a
 80011e0:	2000008c 	.word	0x2000008c
 80011e4:	2000008e 	.word	0x2000008e
 80011e8:	20000090 	.word	0x20000090
 80011ec:	20000092 	.word	0x20000092

080011f0 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80011f6:	4b3d      	ldr	r3, [pc, #244]	@ (80012ec <BMP280_ReadTemperature+0xfc>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d16d      	bne.n	80012da <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80011fe:	20f4      	movs	r0, #244	@ 0xf4
 8001200:	f7ff fea0 	bl	8000f44 <BMP280_Read8>
 8001204:	4603      	mov	r3, r0
 8001206:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001208:	7dfb      	ldrb	r3, [r7, #23]
 800120a:	f023 0303 	bic.w	r3, r3, #3
 800120e:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8001210:	7dfb      	ldrb	r3, [r7, #23]
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	4619      	mov	r1, r3
 800121c:	20f4      	movs	r0, #244	@ 0xf4
 800121e:	f7ff feeb 	bl	8000ff8 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 8001222:	20f4      	movs	r0, #244	@ 0xf4
 8001224:	f7ff fe8e 	bl	8000f44 <BMP280_Read8>
 8001228:	4603      	mov	r3, r0
 800122a:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 800122c:	7dbb      	ldrb	r3, [r7, #22]
 800122e:	f003 0303 	and.w	r3, r3, #3
 8001232:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001234:	7dbb      	ldrb	r3, [r7, #22]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d14f      	bne.n	80012da <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 800123a:	20f4      	movs	r0, #244	@ 0xf4
 800123c:	f7ff fe82 	bl	8000f44 <BMP280_Read8>
 8001240:	4603      	mov	r3, r0
 8001242:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001244:	7dbb      	ldrb	r3, [r7, #22]
 8001246:	f003 0303 	and.w	r3, r3, #3
 800124a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 800124c:	7dbb      	ldrb	r3, [r7, #22]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d000      	beq.n	8001254 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001252:	e7f2      	b.n	800123a <BMP280_ReadTemperature+0x4a>
				  break;
 8001254:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001256:	20fa      	movs	r0, #250	@ 0xfa
 8001258:	f7ff feea 	bl	8001030 <BMP280_Read24>
 800125c:	4603      	mov	r3, r0
 800125e:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	111b      	asrs	r3, r3, #4
 8001264:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	10da      	asrs	r2, r3, #3
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <BMP280_ReadTemperature+0x100>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 8001272:	4a20      	ldr	r2, [pc, #128]	@ (80012f4 <BMP280_ReadTemperature+0x104>)
 8001274:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001278:	fb02 f303 	mul.w	r3, r2, r3
 800127c:	12db      	asrs	r3, r3, #11
 800127e:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	111b      	asrs	r3, r3, #4
 8001284:	4a1a      	ldr	r2, [pc, #104]	@ (80012f0 <BMP280_ReadTemperature+0x100>)
 8001286:	8812      	ldrh	r2, [r2, #0]
 8001288:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	1112      	asrs	r2, r2, #4
 800128e:	4918      	ldr	r1, [pc, #96]	@ (80012f0 <BMP280_ReadTemperature+0x100>)
 8001290:	8809      	ldrh	r1, [r1, #0]
 8001292:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001294:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001298:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 800129a:	4a17      	ldr	r2, [pc, #92]	@ (80012f8 <BMP280_ReadTemperature+0x108>)
 800129c:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012a4:	139b      	asrs	r3, r3, #14
 80012a6:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a13      	ldr	r2, [pc, #76]	@ (80012fc <BMP280_ReadTemperature+0x10c>)
 80012b0:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <BMP280_ReadTemperature+0x10c>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	3380      	adds	r3, #128	@ 0x80
 80012be:	121b      	asrs	r3, r3, #8
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c8:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80012cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d0:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001300 <BMP280_ReadTemperature+0x110>
 80012d4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012d8:	e001      	b.n	80012de <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80012da:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001304 <BMP280_ReadTemperature+0x114>
}
 80012de:	eef0 7a47 	vmov.f32	s15, s14
 80012e2:	eeb0 0a67 	vmov.f32	s0, s15
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	2000007e 	.word	0x2000007e
 80012f0:	20000094 	.word	0x20000094
 80012f4:	20000080 	.word	0x20000080
 80012f8:	20000082 	.word	0x20000082
 80012fc:	20000098 	.word	0x20000098
 8001300:	42c80000 	.word	0x42c80000
 8001304:	c2c60000 	.word	0xc2c60000

08001308 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8001308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800130c:	b0cc      	sub	sp, #304	@ 0x130
 800130e:	af00      	add	r7, sp, #0
 8001310:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001314:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 8001318:	f7ff ff6a 	bl	80011f0 <BMP280_ReadTemperature>
 800131c:	eef0 7a40 	vmov.f32	s15, s0
 8001320:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001324:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8001328:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8001600 <BMP280_ReadTemperatureAndPressure+0x2f8>
 8001334:	eef4 7a47 	vcmp.f32	s15, s14
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	d101      	bne.n	8001342 <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 800133e:	23ff      	movs	r3, #255	@ 0xff
 8001340:	e2bf      	b.n	80018c2 <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 8001342:	20f7      	movs	r0, #247	@ 0xf7
 8001344:	f7ff fe74 	bl	8001030 <BMP280_Read24>
 8001348:	4603      	mov	r3, r0
 800134a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	  adc_P >>= 4;
 800134e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001352:	111b      	asrs	r3, r3, #4
 8001354:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 8001358:	4baa      	ldr	r3, [pc, #680]	@ (8001604 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	17da      	asrs	r2, r3, #31
 800135e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001362:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001366:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800136a:	460b      	mov	r3, r1
 800136c:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8001370:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001372:	4613      	mov	r3, r2
 8001374:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001378:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800137a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800137e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 8001382:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001386:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800138a:	fb03 f102 	mul.w	r1, r3, r2
 800138e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001392:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001396:	fb02 f303 	mul.w	r3, r2, r3
 800139a:	18ca      	adds	r2, r1, r3
 800139c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013a0:	fba3 4503 	umull	r4, r5, r3, r3
 80013a4:	1953      	adds	r3, r2, r5
 80013a6:	461d      	mov	r5, r3
 80013a8:	4b97      	ldr	r3, [pc, #604]	@ (8001608 <BMP280_ReadTemperatureAndPressure+0x300>)
 80013aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	17da      	asrs	r2, r3, #31
 80013b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80013b6:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80013ba:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80013be:	4603      	mov	r3, r0
 80013c0:	fb03 f205 	mul.w	r2, r3, r5
 80013c4:	460b      	mov	r3, r1
 80013c6:	fb04 f303 	mul.w	r3, r4, r3
 80013ca:	4413      	add	r3, r2
 80013cc:	4602      	mov	r2, r0
 80013ce:	fba4 8902 	umull	r8, r9, r4, r2
 80013d2:	444b      	add	r3, r9
 80013d4:	4699      	mov	r9, r3
 80013d6:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 80013da:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 80013de:	4b8b      	ldr	r3, [pc, #556]	@ (800160c <BMP280_ReadTemperatureAndPressure+0x304>)
 80013e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	17da      	asrs	r2, r3, #31
 80013e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80013ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80013f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013f4:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80013f8:	462a      	mov	r2, r5
 80013fa:	fb02 f203 	mul.w	r2, r2, r3
 80013fe:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001402:	4621      	mov	r1, r4
 8001404:	fb01 f303 	mul.w	r3, r1, r3
 8001408:	441a      	add	r2, r3
 800140a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800140e:	4621      	mov	r1, r4
 8001410:	fba3 ab01 	umull	sl, fp, r3, r1
 8001414:	eb02 030b 	add.w	r3, r2, fp
 8001418:	469b      	mov	fp, r3
 800141a:	f04f 0000 	mov.w	r0, #0
 800141e:	f04f 0100 	mov.w	r1, #0
 8001422:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001426:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 800142a:	ea4f 404a 	mov.w	r0, sl, lsl #17
 800142e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001432:	1814      	adds	r4, r2, r0
 8001434:	643c      	str	r4, [r7, #64]	@ 0x40
 8001436:	414b      	adcs	r3, r1
 8001438:	647b      	str	r3, [r7, #68]	@ 0x44
 800143a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800143e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 8001442:	4b73      	ldr	r3, [pc, #460]	@ (8001610 <BMP280_ReadTemperatureAndPressure+0x308>)
 8001444:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001448:	b21b      	sxth	r3, r3
 800144a:	17da      	asrs	r2, r3, #31
 800144c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001450:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001454:	f04f 0000 	mov.w	r0, #0
 8001458:	f04f 0100 	mov.w	r1, #0
 800145c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001460:	00d9      	lsls	r1, r3, #3
 8001462:	2000      	movs	r0, #0
 8001464:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001468:	1814      	adds	r4, r2, r0
 800146a:	63bc      	str	r4, [r7, #56]	@ 0x38
 800146c:	414b      	adcs	r3, r1
 800146e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001470:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001474:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001478:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800147c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001480:	fb03 f102 	mul.w	r1, r3, r2
 8001484:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001488:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800148c:	fb02 f303 	mul.w	r3, r2, r3
 8001490:	18ca      	adds	r2, r1, r3
 8001492:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001496:	fba3 1303 	umull	r1, r3, r3, r3
 800149a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800149e:	460b      	mov	r3, r1
 80014a0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80014a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80014a8:	18d3      	adds	r3, r2, r3
 80014aa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014ae:	4b59      	ldr	r3, [pc, #356]	@ (8001614 <BMP280_ReadTemperatureAndPressure+0x30c>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	17da      	asrs	r2, r3, #31
 80014b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80014bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80014c0:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80014c4:	462b      	mov	r3, r5
 80014c6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80014ca:	4642      	mov	r2, r8
 80014cc:	fb02 f203 	mul.w	r2, r2, r3
 80014d0:	464b      	mov	r3, r9
 80014d2:	4621      	mov	r1, r4
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	4622      	mov	r2, r4
 80014dc:	4641      	mov	r1, r8
 80014de:	fba2 1201 	umull	r1, r2, r2, r1
 80014e2:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 80014e6:	460a      	mov	r2, r1
 80014e8:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 80014ec:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 80014f0:	4413      	add	r3, r2
 80014f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80014f6:	f04f 0000 	mov.w	r0, #0
 80014fa:	f04f 0100 	mov.w	r1, #0
 80014fe:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001502:	4623      	mov	r3, r4
 8001504:	0a18      	lsrs	r0, r3, #8
 8001506:	462b      	mov	r3, r5
 8001508:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800150c:	462b      	mov	r3, r5
 800150e:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 8001510:	4b41      	ldr	r3, [pc, #260]	@ (8001618 <BMP280_ReadTemperatureAndPressure+0x310>)
 8001512:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001516:	b21b      	sxth	r3, r3
 8001518:	17da      	asrs	r2, r3, #31
 800151a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800151e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001522:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001526:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800152a:	464a      	mov	r2, r9
 800152c:	fb02 f203 	mul.w	r2, r2, r3
 8001530:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001534:	4644      	mov	r4, r8
 8001536:	fb04 f303 	mul.w	r3, r4, r3
 800153a:	441a      	add	r2, r3
 800153c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001540:	4644      	mov	r4, r8
 8001542:	fba3 4304 	umull	r4, r3, r3, r4
 8001546:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800154a:	4623      	mov	r3, r4
 800154c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001554:	18d3      	adds	r3, r2, r3
 8001556:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001566:	464c      	mov	r4, r9
 8001568:	0323      	lsls	r3, r4, #12
 800156a:	4644      	mov	r4, r8
 800156c:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001570:	4644      	mov	r4, r8
 8001572:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001574:	1884      	adds	r4, r0, r2
 8001576:	633c      	str	r4, [r7, #48]	@ 0x30
 8001578:	eb41 0303 	adc.w	r3, r1, r3
 800157c:	637b      	str	r3, [r7, #52]	@ 0x34
 800157e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001582:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001586:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800158a:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800158e:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001592:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001596:	4b21      	ldr	r3, [pc, #132]	@ (800161c <BMP280_ReadTemperatureAndPressure+0x314>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	b29b      	uxth	r3, r3
 800159c:	2200      	movs	r2, #0
 800159e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80015a6:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80015aa:	462b      	mov	r3, r5
 80015ac:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80015b0:	4642      	mov	r2, r8
 80015b2:	fb02 f203 	mul.w	r2, r2, r3
 80015b6:	464b      	mov	r3, r9
 80015b8:	4621      	mov	r1, r4
 80015ba:	fb01 f303 	mul.w	r3, r1, r3
 80015be:	4413      	add	r3, r2
 80015c0:	4622      	mov	r2, r4
 80015c2:	4641      	mov	r1, r8
 80015c4:	fba2 1201 	umull	r1, r2, r2, r1
 80015c8:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80015cc:	460a      	mov	r2, r1
 80015ce:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80015d2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80015d6:	4413      	add	r3, r2
 80015d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80015e8:	4629      	mov	r1, r5
 80015ea:	104a      	asrs	r2, r1, #1
 80015ec:	4629      	mov	r1, r5
 80015ee:	17cb      	asrs	r3, r1, #31
 80015f0:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	  if (var1 == 0) {
 80015f4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015f8:	4313      	orrs	r3, r2
 80015fa:	d111      	bne.n	8001620 <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 80015fc:	2300      	movs	r3, #0
 80015fe:	e160      	b.n	80018c2 <BMP280_ReadTemperatureAndPressure+0x5ba>
 8001600:	c2c60000 	.word	0xc2c60000
 8001604:	20000098 	.word	0x20000098
 8001608:	2000008c 	.word	0x2000008c
 800160c:	2000008a 	.word	0x2000008a
 8001610:	20000088 	.word	0x20000088
 8001614:	20000086 	.word	0x20000086
 8001618:	20000084 	.word	0x20000084
 800161c:	20000096 	.word	0x20000096
	  }
	  p = 1048576 - adc_P;
 8001620:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001624:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001628:	17da      	asrs	r2, r3, #31
 800162a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800162c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800162e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001632:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 8001636:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800163a:	105b      	asrs	r3, r3, #1
 800163c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001640:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001644:	07db      	lsls	r3, r3, #31
 8001646:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800164a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800164e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001652:	4621      	mov	r1, r4
 8001654:	1a89      	subs	r1, r1, r2
 8001656:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800165a:	4629      	mov	r1, r5
 800165c:	eb61 0303 	sbc.w	r3, r1, r3
 8001660:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001664:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001668:	4622      	mov	r2, r4
 800166a:	462b      	mov	r3, r5
 800166c:	1891      	adds	r1, r2, r2
 800166e:	6239      	str	r1, [r7, #32]
 8001670:	415b      	adcs	r3, r3
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
 8001674:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001678:	4621      	mov	r1, r4
 800167a:	1851      	adds	r1, r2, r1
 800167c:	61b9      	str	r1, [r7, #24]
 800167e:	4629      	mov	r1, r5
 8001680:	414b      	adcs	r3, r1
 8001682:	61fb      	str	r3, [r7, #28]
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001690:	4649      	mov	r1, r9
 8001692:	018b      	lsls	r3, r1, #6
 8001694:	4641      	mov	r1, r8
 8001696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800169a:	4641      	mov	r1, r8
 800169c:	018a      	lsls	r2, r1, #6
 800169e:	4641      	mov	r1, r8
 80016a0:	1889      	adds	r1, r1, r2
 80016a2:	6139      	str	r1, [r7, #16]
 80016a4:	4649      	mov	r1, r9
 80016a6:	eb43 0101 	adc.w	r1, r3, r1
 80016aa:	6179      	str	r1, [r7, #20]
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80016b8:	4649      	mov	r1, r9
 80016ba:	008b      	lsls	r3, r1, #2
 80016bc:	4641      	mov	r1, r8
 80016be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016c2:	4641      	mov	r1, r8
 80016c4:	008a      	lsls	r2, r1, #2
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	4603      	mov	r3, r0
 80016cc:	4622      	mov	r2, r4
 80016ce:	189b      	adds	r3, r3, r2
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	460b      	mov	r3, r1
 80016d4:	462a      	mov	r2, r5
 80016d6:	eb42 0303 	adc.w	r3, r2, r3
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80016e8:	4649      	mov	r1, r9
 80016ea:	008b      	lsls	r3, r1, #2
 80016ec:	4641      	mov	r1, r8
 80016ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016f2:	4641      	mov	r1, r8
 80016f4:	008a      	lsls	r2, r1, #2
 80016f6:	4610      	mov	r0, r2
 80016f8:	4619      	mov	r1, r3
 80016fa:	4603      	mov	r3, r0
 80016fc:	4622      	mov	r2, r4
 80016fe:	189b      	adds	r3, r3, r2
 8001700:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001702:	462b      	mov	r3, r5
 8001704:	460a      	mov	r2, r1
 8001706:	eb42 0303 	adc.w	r3, r2, r3
 800170a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800170c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001710:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001714:	f7ff fa3a 	bl	8000b8c <__aeabi_ldivmod>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 8001720:	4b6b      	ldr	r3, [pc, #428]	@ (80018d0 <BMP280_ReadTemperatureAndPressure+0x5c8>)
 8001722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001726:	b21b      	sxth	r3, r3
 8001728:	17da      	asrs	r2, r3, #31
 800172a:	673b      	str	r3, [r7, #112]	@ 0x70
 800172c:	677a      	str	r2, [r7, #116]	@ 0x74
 800172e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001732:	f04f 0000 	mov.w	r0, #0
 8001736:	f04f 0100 	mov.w	r1, #0
 800173a:	0b50      	lsrs	r0, r2, #13
 800173c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001740:	1359      	asrs	r1, r3, #13
 8001742:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001746:	462b      	mov	r3, r5
 8001748:	fb00 f203 	mul.w	r2, r0, r3
 800174c:	4623      	mov	r3, r4
 800174e:	fb03 f301 	mul.w	r3, r3, r1
 8001752:	4413      	add	r3, r2
 8001754:	4622      	mov	r2, r4
 8001756:	fba2 1200 	umull	r1, r2, r2, r0
 800175a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800175e:	460a      	mov	r2, r1
 8001760:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001764:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001768:	4413      	add	r3, r2
 800176a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800176e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001772:	f04f 0000 	mov.w	r0, #0
 8001776:	f04f 0100 	mov.w	r1, #0
 800177a:	0b50      	lsrs	r0, r2, #13
 800177c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001780:	1359      	asrs	r1, r3, #13
 8001782:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001786:	462b      	mov	r3, r5
 8001788:	fb00 f203 	mul.w	r2, r0, r3
 800178c:	4623      	mov	r3, r4
 800178e:	fb03 f301 	mul.w	r3, r3, r1
 8001792:	4413      	add	r3, r2
 8001794:	4622      	mov	r2, r4
 8001796:	fba2 1200 	umull	r1, r2, r2, r0
 800179a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800179e:	460a      	mov	r2, r1
 80017a0:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80017a4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80017a8:	4413      	add	r3, r2
 80017aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80017ba:	4621      	mov	r1, r4
 80017bc:	0e4a      	lsrs	r2, r1, #25
 80017be:	4629      	mov	r1, r5
 80017c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80017c4:	4629      	mov	r1, r5
 80017c6:	164b      	asrs	r3, r1, #25
 80017c8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 80017cc:	4b41      	ldr	r3, [pc, #260]	@ (80018d4 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 80017ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d2:	b21b      	sxth	r3, r3
 80017d4:	17da      	asrs	r2, r3, #31
 80017d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80017de:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80017e2:	462a      	mov	r2, r5
 80017e4:	fb02 f203 	mul.w	r2, r2, r3
 80017e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017ec:	4621      	mov	r1, r4
 80017ee:	fb01 f303 	mul.w	r3, r1, r3
 80017f2:	4413      	add	r3, r2
 80017f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80017f8:	4621      	mov	r1, r4
 80017fa:	fba2 1201 	umull	r1, r2, r2, r1
 80017fe:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001802:	460a      	mov	r2, r1
 8001804:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001808:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800180c:	4413      	add	r3, r2
 800180e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800181e:	4621      	mov	r1, r4
 8001820:	0cca      	lsrs	r2, r1, #19
 8001822:	4629      	mov	r1, r5
 8001824:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001828:	4629      	mov	r1, r5
 800182a:	14cb      	asrs	r3, r1, #19
 800182c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8001830:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001834:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001838:	1884      	adds	r4, r0, r2
 800183a:	663c      	str	r4, [r7, #96]	@ 0x60
 800183c:	eb41 0303 	adc.w	r3, r1, r3
 8001840:	667b      	str	r3, [r7, #100]	@ 0x64
 8001842:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001846:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800184a:	4621      	mov	r1, r4
 800184c:	1889      	adds	r1, r1, r2
 800184e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001850:	4629      	mov	r1, r5
 8001852:	eb43 0101 	adc.w	r1, r3, r1
 8001856:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001858:	f04f 0000 	mov.w	r0, #0
 800185c:	f04f 0100 	mov.w	r1, #0
 8001860:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001864:	4623      	mov	r3, r4
 8001866:	0a18      	lsrs	r0, r3, #8
 8001868:	462b      	mov	r3, r5
 800186a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800186e:	462b      	mov	r3, r5
 8001870:	1219      	asrs	r1, r3, #8
 8001872:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 8001874:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001878:	b21b      	sxth	r3, r3
 800187a:	17da      	asrs	r2, r3, #31
 800187c:	653b      	str	r3, [r7, #80]	@ 0x50
 800187e:	657a      	str	r2, [r7, #84]	@ 0x54
 8001880:	f04f 0200 	mov.w	r2, #0
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800188c:	464c      	mov	r4, r9
 800188e:	0123      	lsls	r3, r4, #4
 8001890:	4644      	mov	r4, r8
 8001892:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001896:	4644      	mov	r4, r8
 8001898:	0122      	lsls	r2, r4, #4
 800189a:	1884      	adds	r4, r0, r2
 800189c:	603c      	str	r4, [r7, #0]
 800189e:	eb41 0303 	adc.w	r3, r1, r3
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018a8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  *pressure = (int32_t)p/256;
 80018ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	da00      	bge.n	80018b6 <BMP280_ReadTemperatureAndPressure+0x5ae>
 80018b4:	33ff      	adds	r3, #255	@ 0xff
 80018b6:	121b      	asrs	r3, r3, #8
 80018b8:	461a      	mov	r2, r3
 80018ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018be:	601a      	str	r2, [r3, #0]

	  return 0;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80018c8:	46bd      	mov	sp, r7
 80018ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ce:	bf00      	nop
 80018d0:	20000092 	.word	0x20000092
 80018d4:	20000090 	.word	0x20000090
 80018d8:	2000008e 	.word	0x2000008e

080018dc <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 80018e0:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 80018f0:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 80018f2:	4618      	mov	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 800191e:	f7ff ffdd 	bl	80018dc <__is_constant_evaluated>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001928:	6839      	ldr	r1, [r7, #0]
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 fc18 	bl	8002160 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 8001930:	e003      	b.n	800193a <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	781a      	ldrb	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	701a      	strb	r2, [r3, #0]
      }
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 800194a:	f7ff ffc7 	bl	80018dc <__is_constant_evaluated>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d004      	beq.n	800195e <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 fc19 	bl	800218c <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 800195a:	4603      	mov	r3, r0
 800195c:	e004      	b.n	8001968 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7fe fc96 	bl	8000290 <strlen>
 8001964:	4603      	mov	r3, r0
 8001966:	bf00      	nop
      }
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <_ZNSt11char_traitsIcE4moveEPcPKcj>:
#endif
	return static_cast<const char_type*>(__builtin_memchr(__s, __a, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      move(char_type* __s1, const char_type* __s2, size_t __n)
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x16>
	  return __s1;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	e012      	b.n	80019ac <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8001986:	f7ff ffa9 	bl	80018dc <__is_constant_evaluated>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d006      	beq.n	800199e <_ZNSt11char_traitsIcE4moveEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::move(__s1, __s2, __n);
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	68b9      	ldr	r1, [r7, #8]
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	f000 fc19 	bl	80021cc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>
 800199a:	4603      	mov	r3, r0
 800199c:	e006      	b.n	80019ac <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#endif
	return static_cast<char_type*>(__builtin_memmove(__s1, __s2, __n));
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	68b9      	ldr	r1, [r7, #8]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f00c fefc 	bl	800e7a0 <memmove>
 80019a8:	4603      	mov	r3, r0
 80019aa:	bf00      	nop
      }
 80019ac:	4618      	mov	r0, r3
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <_ZNSt11char_traitsIcE4copyEPcPKcj>:

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <_ZNSt11char_traitsIcE4copyEPcPKcj+0x16>
	  return __s1;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	e015      	b.n	80019f6 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80019ca:	f7ff ff87 	bl	80018dc <__is_constant_evaluated>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	68b9      	ldr	r1, [r7, #8]
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f000 fc2f 	bl	800223c <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
 80019de:	4603      	mov	r3, r0
 80019e0:	e009      	b.n	80019f6 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	461a      	mov	r2, r3
 80019ee:	f00c ff79 	bl	800e8e4 <memcpy>
 80019f2:	4603      	mov	r3, r0
 80019f4:	bf00      	nop
      }
 80019f6:	4618      	mov	r0, r3
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <_ZNSt11char_traitsIcE6assignEPcjc>:

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b084      	sub	sp, #16
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	e014      	b.n	8001a40 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8001a16:	f7ff ff61 	bl	80018dc <__is_constant_evaluated>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d007      	beq.n	8001a30 <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	461a      	mov	r2, r3
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f000 fc3a 	bl	80022a0 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	e007      	b.n	8001a40 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	4619      	mov	r1, r3
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	f00c fecc 	bl	800e7d4 <memset>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	bf00      	nop
      }
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b087      	sub	sp, #28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	0fdb      	lsrs	r3, r3, #31
 8001a56:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8001a58:	7dfb      	ldrb	r3, [r7, #23]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <_ZNSt7__cxx119to_stringEi+0x1c>
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	425b      	negs	r3, r3
 8001a62:	e000      	b.n	8001a66 <_ZNSt7__cxx119to_stringEi+0x1e>
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8001a68:	210a      	movs	r1, #10
 8001a6a:	6938      	ldr	r0, [r7, #16]
 8001a6c:	f000 fc54 	bl	8002318 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8001a70:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 8001a72:	7dfa      	ldrb	r2, [r7, #23]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	18d4      	adds	r4, r2, r3
 8001a78:	f107 0308 	add.w	r3, r7, #8
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f00c fd2a 	bl	800e4d6 <_ZNSaIcEC1Ev>
 8001a82:	f107 0308 	add.w	r3, r7, #8
 8001a86:	222d      	movs	r2, #45	@ 0x2d
 8001a88:	4621      	mov	r1, r4
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 fc8f 	bl	80023ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 8001a90:	f107 0308 	add.w	r3, r7, #8
 8001a94:	4618      	mov	r0, r3
 8001a96:	f00c fd20 	bl	800e4da <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 fcb2 	bl	8002408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	68f9      	ldr	r1, [r7, #12]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fccc 	bl	8002448 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 8001ab0:	bf00      	nop
  }
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd90      	pop	{r4, r7, pc}

08001aba <_ZNSt7__cxx119to_stringEm>:
  inline string
  to_string(unsigned long __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_LONG__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001aba:	b590      	push	{r4, r7, lr}
 8001abc:	b085      	sub	sp, #20
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 8001ac4:	210a      	movs	r1, #10
 8001ac6:	6838      	ldr	r0, [r7, #0]
 8001ac8:	f000 fd75 	bl	80025b6 <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 8001acc:	4604      	mov	r4, r0
 8001ace:	f107 030c 	add.w	r3, r7, #12
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f00c fcff 	bl	800e4d6 <_ZNSaIcEC1Ev>
 8001ad8:	f107 030c 	add.w	r3, r7, #12
 8001adc:	2200      	movs	r2, #0
 8001ade:	4621      	mov	r1, r4
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 fc64 	bl	80023ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4618      	mov	r0, r3
 8001aec:	f00c fcf5 	bl	800e4da <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 8001af0:	2100      	movs	r1, #0
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 fc88 	bl	8002408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001af8:	4604      	mov	r4, r0
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 fd4f 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001b00:	4603      	mov	r3, r0
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	4620      	mov	r0, r4
 8001b08:	f000 fd94 	bl	8002634 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 8001b0c:	bf00      	nop
  }
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd90      	pop	{r4, r7, pc}

08001b16 <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	ed87 0b04 	vstr	d0, [r7, #16]
 8001b20:	ed87 1b02 	vstr	d1, [r7, #8]
 8001b24:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 8001b28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b30:	f7fe ffe4 	bl	8000afc <__aeabi_dcmplt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <_ZL5clampddd+0x2a>
 8001b3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b3e:	e00d      	b.n	8001b5c <_ZL5clampddd+0x46>
    if (value > max) return max;
 8001b40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b48:	f7fe fff6 	bl	8000b38 <__aeabi_dcmpgt>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <_ZL5clampddd+0x42>
 8001b52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b56:	e001      	b.n	8001b5c <_ZL5clampddd+0x46>
    return value;
 8001b58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001b5c:	ec43 2b17 	vmov	d7, r2, r3
 8001b60:	eeb0 0a47 	vmov.f32	s0, s14
 8001b64:	eef0 0a67 	vmov.f32	s1, s15
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001b6e:	b5b0      	push	{r4, r5, r7, lr}
 8001b70:	b090      	sub	sp, #64	@ 0x40
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001b76:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001b7a:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001b7e:	ed87 2b08 	vstr	d2, [r7, #32]
 8001b82:	ed87 3b06 	vstr	d3, [r7, #24]
 8001b86:	ed87 4b04 	vstr	d4, [r7, #16]
 8001b8a:	ed87 5b02 	vstr	d5, [r7, #8]
 8001b8e:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 8001b92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b98:	e9c1 2300 	strd	r2, r3, [r1]
 8001b9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001ba2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001ba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001ba8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bac:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001bb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bb2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb6:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8001bba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bbc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001bc0:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8001bc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bca:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 8001bce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bd4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 8001bd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	f04f 0300 	mov.w	r3, #0
 8001be2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 8001be6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	f04f 0300 	mov.w	r3, #0
 8001bf0:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 8001bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bf6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001c00:	f7fe fe34 	bl	800086c <__aeabi_ddiv>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c0a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 8001c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c10:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001c14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c16:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c20:	f7fe fb44 	bl	80002ac <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4620      	mov	r0, r4
 8001c2a:	4629      	mov	r1, r5
 8001c2c:	f7fe fe1e 	bl	800086c <__aeabi_ddiv>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c36:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 8001c3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 8001c48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 8001c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3740      	adds	r7, #64	@ 0x40
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bdb0      	pop	{r4, r5, r7, pc}

08001c60 <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 8001c60:	b5b0      	push	{r4, r5, r7, lr}
 8001c62:	b094      	sub	sp, #80	@ 0x50
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6178      	str	r0, [r7, #20]
 8001c68:	ed87 0b02 	vstr	d0, [r7, #8]
 8001c6c:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 8001c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c78:	f7fe fb16 	bl	80002a8 <__aeabi_dsub>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

        double P = _Kp * error; // P 
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001c8a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001c8e:	f7fe fcc3 	bl	8000618 <__aeabi_dmul>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        _integral += error * _dt;
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ca6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001caa:	f7fe fcb5 	bl	8000618 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe faf9 	bl	80002ac <__adddf3>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	6979      	ldr	r1, [r7, #20]
 8001cc0:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = (es / _Tt + _Ki)*_integral; // I
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001cd0:	f7fe fdcc 	bl	800086c <__aeabi_ddiv>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001ce2:	f7fe fae3 	bl	80002ac <__adddf3>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001cf4:	f7fe fc90 	bl	8000618 <__aeabi_dmul>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001d06:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001d0a:	f7fe facd 	bl	80002a8 <__aeabi_dsub>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4610      	mov	r0, r2
 8001d14:	4619      	mov	r1, r3
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1c:	f7fe fda6 	bl	800086c <__aeabi_ddiv>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative / _dt ); // D with filter
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001d34:	f7fe fc70 	bl	8000618 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4614      	mov	r4, r2
 8001d3e:	461d      	mov	r5, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001d46:	f04f 0000 	mov.w	r0, #0
 8001d4a:	492f      	ldr	r1, [pc, #188]	@ (8001e08 <_ZN3PID9calculateEdd+0x1a8>)
 8001d4c:	f7fe faac 	bl	80002a8 <__aeabi_dsub>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4610      	mov	r0, r2
 8001d56:	4619      	mov	r1, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001d5e:	f7fe fc5b 	bl	8000618 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4610      	mov	r0, r2
 8001d68:	4619      	mov	r1, r3
 8001d6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d6e:	f7fe fc53 	bl	8000618 <__aeabi_dmul>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fd74 	bl	800086c <__aeabi_ddiv>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4620      	mov	r0, r4
 8001d8a:	4629      	mov	r1, r5
 8001d8c:	f7fe fa8e 	bl	80002ac <__adddf3>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 8001d98:	6979      	ldr	r1, [r7, #20]
 8001d9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d9e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P;//+I+D;
 8001da2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001da6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	ed93 7b04 	vldr	d7, [r3, #16]
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	ed93 6b02 	vldr	d6, [r3, #8]
 8001db6:	eeb0 2a46 	vmov.f32	s4, s12
 8001dba:	eef0 2a66 	vmov.f32	s5, s13
 8001dbe:	eeb0 1a47 	vmov.f32	s2, s14
 8001dc2:	eef0 1a67 	vmov.f32	s3, s15
 8001dc6:	ed97 0b08 	vldr	d0, [r7, #32]
 8001dca:	f7ff fea4 	bl	8001b16 <_ZL5clampddd>
 8001dce:	ed87 0b06 	vstr	d0, [r7, #24]

        es = v - u; // filter I 
 8001dd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dda:	f7fe fa65 	bl	80002a8 <__aeabi_dsub>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	6979      	ldr	r1, [r7, #20]
 8001de4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 8001de8:	6979      	ldr	r1, [r7, #20]
 8001dea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001dee:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 8001df2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001df6:	ec43 2b17 	vmov	d7, r2, r3
    }
 8001dfa:	eeb0 0a47 	vmov.f32	s0, s14
 8001dfe:	eef0 0a67 	vmov.f32	s1, s15
 8001e02:	3750      	adds	r7, #80	@ 0x50
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bdb0      	pop	{r4, r5, r7, pc}
 8001e08:	3ff00000 	.word	0x3ff00000

08001e0c <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;              // Tu wpada 1 znak
char rx_buffer[RX_BUFFER_SIZE]; // Tu zbieramy napis
uint8_t rx_index = 0;         // Licznik pozycji w buforze

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a1c      	ldr	r2, [pc, #112]	@ (8001e8c <HAL_UART_RxCpltCallback+0x80>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d132      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0x78>

        if (rx_byte == '\n' || rx_byte == '\r') {
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e90 <HAL_UART_RxCpltCallback+0x84>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b0a      	cmp	r3, #10
 8001e24:	d003      	beq.n	8001e2e <HAL_UART_RxCpltCallback+0x22>
 8001e26:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <HAL_UART_RxCpltCallback+0x84>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b0d      	cmp	r3, #13
 8001e2c:	d116      	bne.n	8001e5c <HAL_UART_RxCpltCallback+0x50>

            rx_buffer[rx_index] = '\0';
 8001e2e:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	4b18      	ldr	r3, [pc, #96]	@ (8001e98 <HAL_UART_RxCpltCallback+0x8c>)
 8001e36:	2100      	movs	r1, #0
 8001e38:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 8001e3a:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d008      	beq.n	8001e54 <HAL_UART_RxCpltCallback+0x48>
                Rn.received_number = std::atoi(rx_buffer);
 8001e42:	4815      	ldr	r0, [pc, #84]	@ (8001e98 <HAL_UART_RxCpltCallback+0x8c>)
 8001e44:	f00c fb65 	bl	800e512 <atoi>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4a14      	ldr	r2, [pc, #80]	@ (8001e9c <HAL_UART_RxCpltCallback+0x90>)
 8001e4c:	6013      	str	r3, [r2, #0]
                Rn.new_number_ready = true;
 8001e4e:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_UART_RxCpltCallback+0x90>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	711a      	strb	r2, [r3, #4]
            }

            rx_index = 0;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
 8001e5a:	e00e      	b.n	8001e7a <HAL_UART_RxCpltCallback+0x6e>
           // memset(rx_buffer, 0, RX_BUFFER_SIZE);


        } else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b08      	cmp	r3, #8
 8001e62:	d80a      	bhi.n	8001e7a <HAL_UART_RxCpltCallback+0x6e>
                rx_buffer[rx_index++] = (char)rx_byte;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <HAL_UART_RxCpltCallback+0x84>)
 8001e66:	7819      	ldrb	r1, [r3, #0]
 8001e68:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	b2d0      	uxtb	r0, r2
 8001e70:	4a08      	ldr	r2, [pc, #32]	@ (8001e94 <HAL_UART_RxCpltCallback+0x88>)
 8001e72:	7010      	strb	r0, [r2, #0]
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <HAL_UART_RxCpltCallback+0x8c>)
 8001e78:	5499      	strb	r1, [r3, r2]
            }
        }

        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	4904      	ldr	r1, [pc, #16]	@ (8001e90 <HAL_UART_RxCpltCallback+0x84>)
 8001e7e:	4808      	ldr	r0, [pc, #32]	@ (8001ea0 <HAL_UART_RxCpltCallback+0x94>)
 8001e80:	f00a fbd8 	bl	800c634 <HAL_UART_Receive_IT>
    }
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40004800 	.word	0x40004800
 8001e90:	200000a4 	.word	0x200000a4
 8001e94:	200000b2 	.word	0x200000b2
 8001e98:	200000a8 	.word	0x200000a8
 8001e9c:	2000009c 	.word	0x2000009c
 8001ea0:	20000154 	.word	0x20000154

08001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	0000      	movs	r0, r0
	...

08001ec0 <app_main>:
constexpr float Kd = 10;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 8001ec0:	b5b0      	push	{r4, r5, r7, lr}
 8001ec2:	b0d0      	sub	sp, #320	@ 0x140
 8001ec4:	af00      	add	r7, sp, #0
	// nasluchiwanie com start
	HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	4999      	ldr	r1, [pc, #612]	@ (8002130 <app_main+0x270>)
 8001eca:	489a      	ldr	r0, [pc, #616]	@ (8002134 <app_main+0x274>)
 8001ecc:	f00a fbb2 	bl	800c634 <HAL_UART_Receive_IT>
	BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	4898      	ldr	r0, [pc, #608]	@ (8002138 <app_main+0x278>)
 8001ed8:	f7ff f8cc 	bl	8001074 <BMP280_Init>

	PID pid(dt,max_pwm,min_pwm,Kp,Ki,Kd,Tf);
 8001edc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ee0:	ed9f 6b85 	vldr	d6, [pc, #532]	@ 80020f8 <app_main+0x238>
 8001ee4:	ed9f 5b86 	vldr	d5, [pc, #536]	@ 8002100 <app_main+0x240>
 8001ee8:	ed9f 4b87 	vldr	d4, [pc, #540]	@ 8002108 <app_main+0x248>
 8001eec:	ed9f 3b88 	vldr	d3, [pc, #544]	@ 8002110 <app_main+0x250>
 8001ef0:	ed9f 2b89 	vldr	d2, [pc, #548]	@ 8002118 <app_main+0x258>
 8001ef4:	ed9f 1b8a 	vldr	d1, [pc, #552]	@ 8002120 <app_main+0x260>
 8001ef8:	ed9f 0b8b 	vldr	d0, [pc, #556]	@ 8002128 <app_main+0x268>
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fe36 	bl	8001b6e <_ZN3PIDC1Eddddddd>
	float yr = 28;
 8001f02:	4b8e      	ldr	r3, [pc, #568]	@ (800213c <app_main+0x27c>)
 8001f04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	uint16_t u = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	uint16_t lu = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
	float lt = 0;
 8001f14:	f04f 0300 	mov.w	r3, #0
 8001f18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	uint32_t time_stemp = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	uint32_t last_time = 0 ;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

	while(1)
	{
		lu = u;
 8001f28:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001f2c:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
		lt = temperature;
 8001f30:	4b83      	ldr	r3, [pc, #524]	@ (8002140 <app_main+0x280>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
		// potwierdzenie odebrania wiadomosci
		if(lu != u || lt != temperature) {
 8001f38:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 8001f3c:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d109      	bne.n	8001f58 <app_main+0x98>
 8001f44:	4b7e      	ldr	r3, [pc, #504]	@ (8002140 <app_main+0x280>)
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ed97 7a4a 	vldr	s14, [r7, #296]	@ 0x128
 8001f4e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	d066      	beq.n	8002026 <app_main+0x166>

			//int number_to_process = Rn.received_number;
			//Rn.new_number_ready = false;

			std::string msg = "u:{"+ std::to_string(int(u)) + "},t:{" + std::to_string(int(temperature)) + "}";
 8001f58:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001f5c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001f60:	4611      	mov	r1, r2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fd70 	bl	8001a48 <_ZNSt7__cxx119to_stringEi>
 8001f68:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001f6c:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8001f70:	4974      	ldr	r1, [pc, #464]	@ (8002144 <app_main+0x284>)
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fbb4 	bl	80026e0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001f78:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001f7c:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 8001f80:	4a71      	ldr	r2, [pc, #452]	@ (8002148 <app_main+0x288>)
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 fbc4 	bl	8002710 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001f88:	4b6d      	ldr	r3, [pc, #436]	@ (8002140 <app_main+0x280>)
 8001f8a:	edd3 7a00 	vldr	s15, [r3]
 8001f8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f92:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001f96:	ee17 1a90 	vmov	r1, s15
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fd54 	bl	8001a48 <_ZNSt7__cxx119to_stringEi>
 8001fa0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001fa4:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8001fa8:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 fbc6 	bl	800273e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001fb2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fb6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001fba:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8001fbe:	4a63      	ldr	r2, [pc, #396]	@ (800214c <app_main+0x28c>)
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fba5 	bl	8002710 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001fc6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 fa0c 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fd0:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 fa07 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fda:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fa02 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fe4:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 f9fd 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fee:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f9f8 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 8001ff8:	f107 0318 	add.w	r3, r7, #24
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f000 f97f 	bl	8002300 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8002002:	4604      	mov	r4, r0
 8002004:	f107 0318 	add.w	r3, r7, #24
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff4b 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800200e:	4603      	mov	r3, r0
 8002010:	b29a      	uxth	r2, r3
 8002012:	2364      	movs	r3, #100	@ 0x64
 8002014:	4621      	mov	r1, r4
 8002016:	4847      	ldr	r0, [pc, #284]	@ (8002134 <app_main+0x274>)
 8002018:	f00a fa6e 	bl	800c4f8 <HAL_UART_Transmit>

		}
 800201c:	f107 0318 	add.w	r3, r7, #24
 8002020:	4618      	mov	r0, r3
 8002022:	f000 f9e1 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		if(time_stemp >= last_time + 1000)
 8002026:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800202a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800202e:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002032:	429a      	cmp	r2, r3
 8002034:	d32d      	bcc.n	8002092 <app_main+0x1d2>
		{
			std::string msg = "time:" + std::to_string(time_stemp);
 8002036:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800203a:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fd3b 	bl	8001aba <_ZNSt7__cxx119to_stringEm>
 8002044:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002048:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800204c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002050:	493f      	ldr	r1, [pc, #252]	@ (8002150 <app_main+0x290>)
 8002052:	4618      	mov	r0, r3
 8002054:	f000 fb44 	bl	80026e0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8002058:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800205c:	4618      	mov	r0, r3
 800205e:	f000 f9c3 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 8002062:	463b      	mov	r3, r7
 8002064:	4618      	mov	r0, r3
 8002066:	f000 f94b 	bl	8002300 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800206a:	4604      	mov	r4, r0
 800206c:	463b      	mov	r3, r7
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff ff18 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002074:	4603      	mov	r3, r0
 8002076:	b29a      	uxth	r2, r3
 8002078:	2364      	movs	r3, #100	@ 0x64
 800207a:	4621      	mov	r1, r4
 800207c:	482d      	ldr	r0, [pc, #180]	@ (8002134 <app_main+0x274>)
 800207e:	f00a fa3b 	bl	800c4f8 <HAL_UART_Transmit>
			last_time = time_stemp;
 8002082:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002086:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
		}
 800208a:	463b      	mov	r3, r7
 800208c:	4618      	mov	r0, r3
 800208e:	f000 f9ab 	bl	80023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8002092:	4930      	ldr	r1, [pc, #192]	@ (8002154 <app_main+0x294>)
 8002094:	482a      	ldr	r0, [pc, #168]	@ (8002140 <app_main+0x280>)
 8002096:	f7ff f937 	bl	8001308 <BMP280_ReadTemperatureAndPressure>

		u = pid.calculate(yr,temperature);
 800209a:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800209e:	f7fe fa63 	bl	8000568 <__aeabi_f2d>
 80020a2:	4604      	mov	r4, r0
 80020a4:	460d      	mov	r5, r1
 80020a6:	4b26      	ldr	r3, [pc, #152]	@ (8002140 <app_main+0x280>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7fe fa5c 	bl	8000568 <__aeabi_f2d>
 80020b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80020b4:	ec41 0b11 	vmov	d1, r0, r1
 80020b8:	ec45 4b10 	vmov	d0, r4, r5
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fdcf 	bl	8001c60 <_ZN3PID9calculateEdd>
 80020c2:	ec53 2b10 	vmov	r2, r3, d0
 80020c6:	4610      	mov	r0, r2
 80020c8:	4619      	mov	r1, r3
 80020ca:	f7fe fd3f 	bl	8000b4c <__aeabi_d2uiz>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
		__HAL_TIM_SET_COMPARE (&htim1 , TIM_CHANNEL_1 ,u) ;
 80020d4:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <app_main+0x298>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80020dc:	635a      	str	r2, [r3, #52]	@ 0x34
		Utest = u;
 80020de:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 80020e2:	4a1e      	ldr	r2, [pc, #120]	@ (800215c <app_main+0x29c>)
 80020e4:	6013      	str	r3, [r2, #0]

		time_stemp += dt_sleep;
 80020e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80020ea:	3364      	adds	r3, #100	@ 0x64
 80020ec:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		HAL_Delay(dt_sleep);
 80020f0:	2064      	movs	r0, #100	@ 0x64
 80020f2:	f002 f821 	bl	8004138 <HAL_Delay>
	}
 80020f6:	e717      	b.n	8001f28 <app_main+0x68>
 80020f8:	a0000000 	.word	0xa0000000
 80020fc:	3fa99999 	.word	0x3fa99999
 8002100:	00000000 	.word	0x00000000
 8002104:	40240000 	.word	0x40240000
 8002108:	00000000 	.word	0x00000000
 800210c:	3fe00000 	.word	0x3fe00000
 8002110:	00000000 	.word	0x00000000
 8002114:	40390000 	.word	0x40390000
	...
 8002124:	408f4000 	.word	0x408f4000
 8002128:	a0000000 	.word	0xa0000000
 800212c:	3fb99999 	.word	0x3fb99999
 8002130:	200000a4 	.word	0x200000a4
 8002134:	20000154 	.word	0x20000154
 8002138:	200000b4 	.word	0x200000b4
 800213c:	41e00000 	.word	0x41e00000
 8002140:	200001e8 	.word	0x200001e8
 8002144:	0800e9ac 	.word	0x0800e9ac
 8002148:	0800e9b0 	.word	0x0800e9b0
 800214c:	0800e9b8 	.word	0x0800e9b8
 8002150:	0800e9bc 	.word	0x0800e9bc
 8002154:	200001ec 	.word	0x200001ec
 8002158:	20000108 	.word	0x20000108
 800215c:	200001f0 	.word	0x200001f0

08002160 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 8002160:	b590      	push	{r4, r7, lr}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4619      	mov	r1, r3
 800216e:	2001      	movs	r0, #1
 8002170:	f7ff fbc4 	bl	80018fc <_ZnwjPv>
 8002174:	4604      	mov	r4, r0
 8002176:	6838      	ldr	r0, [r7, #0]
 8002178:	f000 fb2b 	bl	80027d2 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 800217c:	4603      	mov	r3, r0
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	7023      	strb	r3, [r4, #0]
 8002182:	4623      	mov	r3, r4
 8002184:	4618      	mov	r0, r3
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	bd90      	pop	{r4, r7, pc}

0800218c <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8002198:	e002      	b.n	80021a0 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3301      	adds	r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	4413      	add	r3, r2
 80021a6:	2200      	movs	r2, #0
 80021a8:	72fa      	strb	r2, [r7, #11]
 80021aa:	f107 020b 	add.w	r2, r7, #11
 80021ae:	4611      	mov	r1, r2
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 fb19 	bl	80027e8 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f083 0301 	eor.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1eb      	bne.n	800219a <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 80021c2:	68fb      	ldr	r3, [r7, #12]
    }
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>:
    char_traits<_CharT>::
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x16>
	return __s1;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	e028      	b.n	8002234 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      if (std::__is_constant_evaluated())
 80021e2:	f7ff fb7b 	bl	80018dc <__is_constant_evaluated>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d01d      	beq.n	8002228 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x5c>
	  if (__s1 == __s2) // unlikely, but saves a lot of work
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d101      	bne.n	80021f8 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x2c>
	    return __s1;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	e01d      	b.n	8002234 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
	  char_type* __tmp = new char_type[__n];
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00c f969 	bl	800e4d2 <_Znaj>
 8002200:	4603      	mov	r3, r0
 8002202:	617b      	str	r3, [r7, #20]
	  copy(__tmp, __s2, __n);
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	68b9      	ldr	r1, [r7, #8]
 8002208:	6978      	ldr	r0, [r7, #20]
 800220a:	f000 f817 	bl	800223c <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  copy(__s1, __tmp, __n);
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6979      	ldr	r1, [r7, #20]
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	f000 f812 	bl	800223c <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  delete[] __tmp;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d002      	beq.n	8002224 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x58>
 800221e:	6978      	ldr	r0, [r7, #20]
 8002220:	f00c f944 	bl	800e4ac <_ZdaPv>
	  return __s1;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	e005      	b.n	8002234 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      __builtin_memmove(__s1, __s2, __n * sizeof(char_type));
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f00c fab7 	bl	800e7a0 <memmove>
      return __s1;
 8002232:	68fb      	ldr	r3, [r7, #12]
    }
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>:
    char_traits<_CharT>::
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x16>
	return __s1;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	e022      	b.n	8002298 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      if (std::__is_constant_evaluated())
 8002252:	f7ff fb43 	bl	80018dc <__is_constant_evaluated>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d014      	beq.n	8002286 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x4a>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	e00b      	b.n	800227a <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x3e>
	    std::construct_at(__s1 + __i, __s2[__i]);
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	18d0      	adds	r0, r2, r3
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	4413      	add	r3, r2
 800226e:	4619      	mov	r1, r3
 8002270:	f7ff ff76 	bl	8002160 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	3301      	adds	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	429a      	cmp	r2, r3
 8002280:	d3ef      	bcc.n	8002262 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x26>
	  return __s1;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	e008      	b.n	8002298 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      __builtin_memcpy(__s1, __s2, __n * sizeof(char_type));
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	4610      	mov	r0, r2
 800228c:	4619      	mov	r1, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	461a      	mov	r2, r3
 8002292:	f00c fb27 	bl	800e8e4 <memcpy>
      return __s1;
 8002296:	68fb      	ldr	r3, [r7, #12]
    }
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 80022ae:	f7ff fb15 	bl	80018dc <__is_constant_evaluated>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d013      	beq.n	80022e0 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e00a      	b.n	80022d4 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	4413      	add	r3, r2
 80022c4:	1dfa      	adds	r2, r7, #7
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 faa1 	bl	8002810 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d3f0      	bcc.n	80022be <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	e00b      	b.n	80022f8 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	68ba      	ldr	r2, [r7, #8]
 80022ee:	4619      	mov	r1, r3
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f00c fa6f 	bl	800e7d4 <memset>
      return __s;
 80022f6:	68fb      	ldr	r3, [r7, #12]
    }
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 fa97 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800230e:	4603      	mov	r3, r0
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8002318:	b480      	push	{r7}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8002322:	2301      	movs	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	fb03 f303 	mul.w	r3, r3, r3
 800232c:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	fb02 f303 	mul.w	r3, r2, r3
 8002336:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	fb02 f303 	mul.w	r3, r2, r3
 8002340:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	429a      	cmp	r2, r3
 8002348:	d201      	bcs.n	800234e <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	e01d      	b.n	800238a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	429a      	cmp	r2, r3
 8002354:	d202      	bcs.n	800235c <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	e016      	b.n	800238a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	429a      	cmp	r2, r3
 8002362:	d202      	bcs.n	800236a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	3302      	adds	r3, #2
 8002368:	e00f      	b.n	800238a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	429a      	cmp	r2, r3
 8002370:	d202      	bcs.n	8002378 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	3303      	adds	r3, #3
 8002376:	e008      	b.n	800238a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002380:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	3304      	adds	r3, #4
 8002386:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8002388:	e7db      	b.n	8002342 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 800238a:	4618      	mov	r0, r3
 800238c:	371c      	adds	r7, #28
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f00c f89b 	bl	800e4da <_ZNSaIcED1Ev>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 80023ae:	b590      	push	{r4, r7, lr}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	60b9      	str	r1, [r7, #8]
 80023b8:	603b      	str	r3, [r7, #0]
 80023ba:	4613      	mov	r3, r2
 80023bc:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 80023be:	68fc      	ldr	r4, [r7, #12]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 fa47 	bl	8002854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80023c6:	4603      	mov	r3, r0
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	4619      	mov	r1, r3
 80023cc:	4620      	mov	r0, r4
 80023ce:	f000 fa4f 	bl	8002870 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	461a      	mov	r2, r3
 80023d6:	68b9      	ldr	r1, [r7, #8]
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 fa5b 	bl	8002894 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd90      	pop	{r4, r7, pc}

080023e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 fa99 	bl	8002928 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff ffcc 	bl	8002396 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 8002412:	f7ff fa63 	bl	80018dc <__is_constant_evaluated>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d008      	beq.n	800242e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f8be 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002422:	4602      	mov	r2, r0
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	4293      	cmp	r3, r2
 8002428:	d901      	bls.n	800242e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 800242e:	2300      	movs	r3, #0
 8002430:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 fa02 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002438:	4602      	mov	r2, r0
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	4413      	add	r3, r2
      }
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	3b01      	subs	r3, #1
 8002458:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800245a:	e024      	b.n	80024a6 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4b23      	ldr	r3, [pc, #140]	@ (80024ec <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8002460:	fba3 1302 	umull	r1, r3, r3, r2
 8002464:	095b      	lsrs	r3, r3, #5
 8002466:	2164      	movs	r1, #100	@ 0x64
 8002468:	fb01 f303 	mul.w	r3, r1, r3
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a1d      	ldr	r2, [pc, #116]	@ (80024ec <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	68f9      	ldr	r1, [r7, #12]
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	440b      	add	r3, r1
 8002488:	4919      	ldr	r1, [pc, #100]	@ (80024f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800248a:	5c8a      	ldrb	r2, [r1, r2]
 800248c:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	3b01      	subs	r3, #1
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4413      	add	r3, r2
 8002496:	4916      	ldr	r1, [pc, #88]	@ (80024f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	440a      	add	r2, r1
 800249c:	7812      	ldrb	r2, [r2, #0]
 800249e:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	3b02      	subs	r3, #2
 80024a4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b63      	cmp	r3, #99	@ 0x63
 80024aa:	d8d7      	bhi.n	800245c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b09      	cmp	r3, #9
 80024b0:	d910      	bls.n	80024d4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3301      	adds	r3, #1
 80024c0:	490b      	ldr	r1, [pc, #44]	@ (80024f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 80024c2:	5c8a      	ldrb	r2, [r1, r2]
 80024c4:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 80024c6:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	4413      	add	r3, r2
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 80024d2:	e005      	b.n	80024e0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	3330      	adds	r3, #48	@ 0x30
 80024da:	b2da      	uxtb	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	701a      	strb	r2, [r3, #0]
    }
 80024e0:	bf00      	nop
 80024e2:	3724      	adds	r7, #36	@ 0x24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	51eb851f 	.word	0x51eb851f
 80024f0:	0800ea60 	.word	0x0800ea60

080024f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
      basic_string(basic_string&& __str) noexcept
 80024f4:	b5b0      	push	{r4, r5, r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
      : _M_dataplus(_M_local_data(), std::move(__str._M_get_allocator()))
 80024fe:	687c      	ldr	r4, [r7, #4]
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f9a7 	bl	8002854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002506:	4605      	mov	r5, r0
 8002508:	6838      	ldr	r0, [r7, #0]
 800250a:	f000 fa24 	bl	8002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 800250e:	4603      	mov	r3, r0
 8002510:	4618      	mov	r0, r3
 8002512:	f000 fa2b 	bl	800296c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	4629      	mov	r1, r5
 800251c:	4620      	mov	r0, r4
 800251e:	f000 fa30 	bl	8002982 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>
	if (__str._M_is_local())
 8002522:	6838      	ldr	r0, [r7, #0]
 8002524:	f000 fa43 	bl	80029ae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d010      	beq.n	8002550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x5c>
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f103 0408 	add.w	r4, r3, #8
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	f103 0508 	add.w	r5, r3, #8
			      __str.length() + 1);
 800253a:	6838      	ldr	r0, [r7, #0]
 800253c:	f7ff fcb2 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002540:	4603      	mov	r3, r0
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 8002542:	3301      	adds	r3, #1
 8002544:	461a      	mov	r2, r3
 8002546:	4629      	mov	r1, r5
 8002548:	4620      	mov	r0, r4
 800254a:	f7ff fa33 	bl	80019b4 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800254e:	e00d      	b.n	800256c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x78>
	    _M_data(__str._M_data());
 8002550:	6838      	ldr	r0, [r7, #0]
 8002552:	f000 f973 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002556:	4603      	mov	r3, r0
 8002558:	4619      	mov	r1, r3
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 fa44 	bl	80029e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__str._M_allocated_capacity);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	4619      	mov	r1, r3
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 fa4c 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	_M_length(__str.length());
 800256c:	6838      	ldr	r0, [r7, #0]
 800256e:	f7ff fc99 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002572:	4603      	mov	r3, r0
 8002574:	4619      	mov	r1, r3
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 fa52 	bl	8002a20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	__str._M_data(__str._M_local_data());
 800257c:	6838      	ldr	r0, [r7, #0]
 800257e:	f000 f969 	bl	8002854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002582:	4603      	mov	r3, r0
 8002584:	4619      	mov	r1, r3
 8002586:	6838      	ldr	r0, [r7, #0]
 8002588:	f000 fa2e 	bl	80029e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	__str._M_set_length(0);
 800258c:	2100      	movs	r1, #0
 800258e:	6838      	ldr	r0, [r7, #0]
 8002590:	f000 fa54 	bl	8002a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bdb0      	pop	{r4, r5, r7, pc}

0800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4618      	mov	r0, r3
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 80025b6:	b480      	push	{r7}
 80025b8:	b087      	sub	sp, #28
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	6039      	str	r1, [r7, #0]
      unsigned __n = 1;
 80025c0:	2301      	movs	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	fb03 f303 	mul.w	r3, r3, r3
 80025ca:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	fb02 f303 	mul.w	r3, r2, r3
 80025d4:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	60bb      	str	r3, [r7, #8]
	  if (__value < (unsigned)__base) return __n;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d201      	bcs.n	80025ec <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x36>
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	e01d      	b.n	8002628 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d202      	bcs.n	80025fa <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x44>
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	3301      	adds	r3, #1
 80025f8:	e016      	b.n	8002628 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d202      	bcs.n	8002608 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x52>
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3302      	adds	r3, #2
 8002606:	e00f      	b.n	8002628 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	429a      	cmp	r2, r3
 800260e:	d202      	bcs.n	8002616 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x60>
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3303      	adds	r3, #3
 8002614:	e008      	b.n	8002628 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  __value /= __b4;
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	fbb2 f3f3 	udiv	r3, r2, r3
 800261e:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	3304      	adds	r3, #4
 8002624:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8002626:	e7db      	b.n	80025e0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x2a>
    }
 8002628:	4618      	mov	r0, r3
 800262a:	371c      	adds	r7, #28
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8002634:	b480      	push	{r7}
 8002636:	b089      	sub	sp, #36	@ 0x24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
      unsigned __pos = __len - 1;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	3b01      	subs	r3, #1
 8002644:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8002646:	e024      	b.n	8002692 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5e>
	  auto const __num = (__val % 100) * 2;
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	4b23      	ldr	r3, [pc, #140]	@ (80026d8 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 800264c:	fba3 1302 	umull	r1, r3, r3, r2
 8002650:	095b      	lsrs	r3, r3, #5
 8002652:	2164      	movs	r1, #100	@ 0x64
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	095b      	lsrs	r3, r3, #5
 8002668:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	1c5a      	adds	r2, r3, #1
 800266e:	68f9      	ldr	r1, [r7, #12]
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	440b      	add	r3, r1
 8002674:	4919      	ldr	r1, [pc, #100]	@ (80026dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8002676:	5c8a      	ldrb	r2, [r1, r2]
 8002678:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3b01      	subs	r3, #1
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	4916      	ldr	r1, [pc, #88]	@ (80026dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	440a      	add	r2, r1
 8002688:	7812      	ldrb	r2, [r2, #0]
 800268a:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	3b02      	subs	r3, #2
 8002690:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b63      	cmp	r3, #99	@ 0x63
 8002696:	d8d7      	bhi.n	8002648 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
      if (__val >= 10)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b09      	cmp	r3, #9
 800269c:	d910      	bls.n	80026c0 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x8c>
	  auto const __num = __val * 2;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	1c5a      	adds	r2, r3, #1
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3301      	adds	r3, #1
 80026ac:	490b      	ldr	r1, [pc, #44]	@ (80026dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80026ae:	5c8a      	ldrb	r2, [r1, r2]
 80026b0:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	4413      	add	r3, r2
 80026b8:	781a      	ldrb	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	701a      	strb	r2, [r3, #0]
    }
 80026be:	e005      	b.n	80026cc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	3330      	adds	r3, #48	@ 0x30
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	701a      	strb	r2, [r3, #0]
    }
 80026cc:	bf00      	nop
 80026ce:	3724      	adds	r7, #36	@ 0x24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	51eb851f 	.word	0x51eb851f
 80026dc:	0800eb2c 	.word	0x0800eb2c

080026e0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	2100      	movs	r1, #0
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 f9be 	bl	8002a72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f000 f9d0 	bl	8002a9e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80026fe:	4603      	mov	r3, r0
 8002700:	4619      	mov	r1, r3
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f7ff fef6 	bl	80024f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	68b8      	ldr	r0, [r7, #8]
 8002720:	f000 f9c8 	bl	8002ab4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 8002724:	4603      	mov	r3, r0
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f9b9 	bl	8002a9e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800272c:	4603      	mov	r3, r0
 800272e:	4619      	mov	r1, r3
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fedf 	bl	80024f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 800273e:	b590      	push	{r4, r7, lr}
 8002740:	b087      	sub	sp, #28
 8002742:	af00      	add	r7, sp, #0
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
      bool __use_rhs = false;
 800274a:	2300      	movs	r3, #0
 800274c:	75fb      	strb	r3, [r7, #23]
	__use_rhs = true;
 800274e:	2301      	movs	r3, #1
 8002750:	75fb      	strb	r3, [r7, #23]
      if (__use_rhs)
 8002752:	7dfb      	ldrb	r3, [r7, #23]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02b      	beq.n	80027b0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	  const auto __size = __lhs.size() + __rhs.size();
 8002758:	68b8      	ldr	r0, [r7, #8]
 800275a:	f7ff ff20 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800275e:	4604      	mov	r4, r0
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff1c 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002766:	4603      	mov	r3, r0
 8002768:	4423      	add	r3, r4
 800276a:	613b      	str	r3, [r7, #16]
	  if (__size > __lhs.capacity() && __size <= __rhs.capacity())
 800276c:	68b8      	ldr	r0, [r7, #8]
 800276e:	f000 f9bd 	bl	8002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4293      	cmp	r3, r2
 8002778:	d908      	bls.n	800278c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f9b6 	bl	8002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	4293      	cmp	r3, r2
 8002786:	d801      	bhi.n	800278c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002788:	2301      	movs	r3, #1
 800278a:	e000      	b.n	800278e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x50>
 800278c:	2300      	movs	r3, #0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00e      	beq.n	80027b0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	    return std::move(__rhs.insert(0, __lhs));
 8002792:	68ba      	ldr	r2, [r7, #8]
 8002794:	2100      	movs	r1, #0
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f9ba 	bl	8002b10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 800279c:	4603      	mov	r3, r0
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f97d 	bl	8002a9e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80027a4:	4603      	mov	r3, r0
 80027a6:	4619      	mov	r1, r3
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f7ff fea3 	bl	80024f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80027ae:	e00c      	b.n	80027ca <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x8c>
      return std::move(__lhs.append(__rhs));
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	68b8      	ldr	r0, [r7, #8]
 80027b4:	f000 f9c6 	bl	8002b44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 f96f 	bl	8002a9e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4619      	mov	r1, r3
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f7ff fe95 	bl	80024f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	371c      	adds	r7, #28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd90      	pop	{r4, r7, pc}

080027d2 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80027d2:	b480      	push	{r7}
 80027d4:	b083      	sub	sp, #12
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	bf0c      	ite	eq
 80027fe:	2301      	moveq	r3, #1
 8002800:	2300      	movne	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4619      	mov	r1, r3
 800281e:	2001      	movs	r0, #1
 8002820:	f7ff f86c 	bl	80018fc <_ZnwjPv>
 8002824:	4604      	mov	r4, r0
 8002826:	6838      	ldr	r0, [r7, #0]
 8002828:	f000 f9a3 	bl	8002b72 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 800282c:	4603      	mov	r3, r0
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	7023      	strb	r3, [r4, #0]
 8002832:	4623      	mov	r3, r4
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bd90      	pop	{r4, r7, pc}

0800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3308      	adds	r3, #8
 8002860:	4618      	mov	r0, r3
 8002862:	f000 f991 	bl	8002b88 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8002866:	4603      	mov	r3, r0
      }
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 800287c:	6879      	ldr	r1, [r7, #4]
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f00b fe2a 	bl	800e4d8 <_ZNSaIcEC1ERKS_>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4618      	mov	r0, r3
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b0f      	cmp	r3, #15
 80028a6:	d911      	bls.n	80028cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 80028a8:	f107 0308 	add.w	r3, r7, #8
 80028ac:	2200      	movs	r2, #0
 80028ae:	4619      	mov	r1, r3
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 f975 	bl	8002ba0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80028b6:	4603      	mov	r3, r0
 80028b8:	4619      	mov	r1, r3
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 f894 	bl	80029e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	4619      	mov	r1, r3
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 f89d 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 80028ca:	e019      	b.n	8002900 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 80028d0:	f7ff f80c 	bl	80018ec <_ZSt21is_constant_evaluatedv>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00e      	beq.n	80028f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	e008      	b.n	80028f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4413      	add	r3, r2
 80028e6:	3308      	adds	r3, #8
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	3301      	adds	r3, #1
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	2b0f      	cmp	r3, #15
 80028f6:	d9f3      	bls.n	80028e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 80028f8:	6978      	ldr	r0, [r7, #20]
 80028fa:	f7ff ffab 	bl	8002854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80028fe:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f7ff ff98 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	79fa      	ldrb	r2, [r7, #7]
 8002910:	4619      	mov	r1, r3
 8002912:	f000 f98f 	bl	8002c34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	4619      	mov	r1, r3
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f88e 	bl	8002a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 8002920:	bf00      	nop
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f83c 	bl	80029ae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8002936:	4603      	mov	r3, r0
 8002938:	f083 0301 	eor.w	r3, r3, #1
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d005      	beq.n	800294e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	4619      	mov	r1, r3
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f98d 	bl	8002c68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4618      	mov	r0, r3
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>:
	_Alloc_hider(pointer __dat, _Alloc&& __a = _Alloc())
 8002982:	b580      	push	{r7, lr}
 8002984:	b084      	sub	sp, #16
 8002986:	af00      	add	r7, sp, #0
 8002988:	60f8      	str	r0, [r7, #12]
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff ffec 	bl	800296c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8002994:	4603      	mov	r3, r0
 8002996:	4619      	mov	r1, r3
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f00b fd9d 	bl	800e4d8 <_ZNSaIcEC1ERKS_>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 80029ae:	b590      	push	{r4, r7, lr}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7ff ff40 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80029bc:	4604      	mov	r4, r0
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f969 	bl	8002c96 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80029c4:	4603      	mov	r3, r0
 80029c6:	429c      	cmp	r4, r3
 80029c8:	bf0c      	ite	eq
 80029ca:	2301      	moveq	r3, #1
 80029cc:	2300      	movne	r3, #0
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d004      	beq.n	80029de <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b0f      	cmp	r3, #15
	    return true;
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 80029de:	2300      	movs	r3, #0
      }
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd90      	pop	{r4, r7, pc}

080029e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	605a      	str	r2, [r3, #4]
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 8002a46:	6839      	ldr	r1, [r7, #0]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ffe9 	bl	8002a20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff fef4 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a54:	4602      	mov	r2, r0
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	4413      	add	r3, r2
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	73fa      	strb	r2, [r7, #15]
 8002a5e:	f107 020f 	add.w	r2, r7, #15
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe ff55 	bl	8001914 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
      insert(size_type __pos, const _CharT* __s)
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af02      	add	r7, sp, #8
 8002a78:	60f8      	str	r0, [r7, #12]
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]
	return this->replace(__pos, size_type(0), __s,
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7fe ff5f 	bl	8001942 <_ZNSt11char_traitsIcE6lengthEPKc>
 8002a84:	4603      	mov	r3, r0
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	68b9      	ldr	r1, [r7, #8]
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f910 	bl	8002cb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8002a94:	4603      	mov	r3, r0
      }
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
      append(const _CharT* __s)
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
	const size_type __n = traits_type::length(__s);
 8002abe:	6838      	ldr	r0, [r7, #0]
 8002ac0:	f7fe ff3f 	bl	8001942 <_ZNSt11char_traitsIcE6lengthEPKc>
 8002ac4:	60f8      	str	r0, [r7, #12]
	_M_check_length(size_type(0), __n, "basic_string::append");
 8002ac6:	4b08      	ldr	r3, [pc, #32]	@ (8002ae8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x34>)
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	2100      	movs	r1, #0
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f913 	bl	8002cf8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	6839      	ldr	r1, [r7, #0]
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f92f 	bl	8002d3a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002adc:	4603      	mov	r3, r0
      }
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	0800e9c4 	.word	0x0800e9c4

08002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
	return _M_is_local() ? size_type(_S_local_capacity)
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ff5a 	bl	80029ae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x18>
 8002b00:	230f      	movs	r3, #15
	                     : _M_allocated_capacity;
 8002b02:	e001      	b.n	8002b08 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x1c>
	return _M_is_local() ? size_type(_S_local_capacity)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
      }
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
      insert(size_type __pos1, const basic_string& __str)
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af02      	add	r7, sp, #8
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
			     __str._M_data(), __str.size()); }
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff fe8d 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002b22:	4604      	mov	r4, r0
      { return this->replace(__pos1, size_type(0),
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff fd3a 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	4623      	mov	r3, r4
 8002b30:	2200      	movs	r2, #0
 8002b32:	68b9      	ldr	r1, [r7, #8]
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f000 f8bd 	bl	8002cb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8002b3a:	4603      	mov	r3, r0
			     __str._M_data(), __str.size()); }
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd90      	pop	{r4, r7, pc}

08002b44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
      append(const basic_string& __str)
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
      { return this->append(__str._M_data(), __str.size()); }
 8002b4e:	6838      	ldr	r0, [r7, #0]
 8002b50:	f7ff fe74 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002b54:	4604      	mov	r4, r0
 8002b56:	6838      	ldr	r0, [r7, #0]
 8002b58:	f7ff fd21 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4621      	mov	r1, r4
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f928 	bl	8002db8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}

08002b72 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 f929 	bl	8002de8 <_ZSt9addressofIcEPT_RS0_>
 8002b96:	4603      	mov	r3, r0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8002ba0:	b590      	push	{r4, r7, lr}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	681c      	ldr	r4, [r3, #0]
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f925 	bl	8002e00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	429c      	cmp	r4, r3
 8002bba:	bf8c      	ite	hi
 8002bbc:	2301      	movhi	r3, #1
 8002bbe:	2300      	movls	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 8002bc6:	481a      	ldr	r0, [pc, #104]	@ (8002c30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8002bc8:	f00b fc8e 	bl	800e4e8 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d21c      	bcs.n	8002c10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d216      	bcs.n	8002c10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	005a      	lsls	r2, r3, #1
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	681c      	ldr	r4, [r3, #0]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f906 	bl	8002e00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	429c      	cmp	r4, r3
 8002bf8:	bf8c      	ite	hi
 8002bfa:	2301      	movhi	r3, #1
 8002bfc:	2300      	movls	r3, #0
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f000 f8fb 	bl	8002e00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f7ff fea0 	bl	8002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4610      	mov	r0, r2
 8002c22:	f000 f8ff 	bl	8002e24 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002c26:	4603      	mov	r3, r0
    }
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd90      	pop	{r4, r7, pc}
 8002c30:	0800e9dc 	.word	0x0800e9dc

08002c34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d105      	bne.n	8002c54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 8002c48:	1dfb      	adds	r3, r7, #7
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f7fe fe61 	bl	8001914 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002c52:	e005      	b.n	8002c60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	461a      	mov	r2, r3
 8002c58:	68b9      	ldr	r1, [r7, #8]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7fe fecf 	bl	80019fe <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8002c60:	bf00      	nop
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff fe6f 	bl	8002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002c78:	4604      	mov	r4, r0
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fdde 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002c80:	4601      	mov	r1, r0
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	461a      	mov	r2, r3
 8002c88:	4620      	mov	r0, r4
 8002c8a:	f000 f8f6 	bl	8002e7a <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd90      	pop	{r4, r7, pc}

08002c96 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 f908 	bl	8002eb8 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8002ca8:	4603      	mov	r3, r0
      }
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
      replace(size_type __pos, size_type __n1, const _CharT* __s,
 8002cb4:	b590      	push	{r4, r7, lr}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
 8002cc0:	603b      	str	r3, [r7, #0]
	return _M_replace(_M_check(__pos, "basic_string::replace"),
 8002cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8002cf4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x40>)
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fa2e 	bl	8003128 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8002ccc:	4604      	mov	r4, r0
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 fa4a 	bl	800316c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	4621      	mov	r1, r4
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f90c 	bl	8002f00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8002ce8:	4603      	mov	r3, r0
      }
 8002cea:	4618      	mov	r0, r3
 8002cec:	3714      	adds	r7, #20
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd90      	pop	{r4, r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	0800e9f4 	.word	0x0800e9f4

08002cf8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
      _M_check_length(size_type __n1, size_type __n2, const char* __s) const
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
 8002d04:	603b      	str	r3, [r7, #0]
	if (this->max_size() - (this->size() - __n1) < __n2)
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 f87a 	bl	8002e00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002d0c:	4604      	mov	r4, r0
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f7ff fc45 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	1a9b      	subs	r3, r3, r2
 8002d1a:	4423      	add	r3, r4
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	bf8c      	ite	hi
 8002d22:	2301      	movhi	r3, #1
 8002d24:	2300      	movls	r3, #0
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x3a>
	  __throw_length_error(__N(__s));
 8002d2c:	6838      	ldr	r0, [r7, #0]
 8002d2e:	f00b fbdb 	bl	800e4e8 <_ZSt20__throw_length_errorPKc>
      }
 8002d32:	bf00      	nop
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd90      	pop	{r4, r7, pc}

08002d3a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 8002d3a:	b590      	push	{r4, r7, lr}
 8002d3c:	b089      	sub	sp, #36	@ 0x24
 8002d3e:	af02      	add	r7, sp, #8
 8002d40:	60f8      	str	r0, [r7, #12]
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	607a      	str	r2, [r7, #4]
    _M_append(const _CharT* __s, size_type __n)
    {
      const size_type __len = __n + this->size();
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f7ff fc29 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4413      	add	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]

      if (__len <= this->capacity())
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f7ff fec9 	bl	8002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	bf94      	ite	ls
 8002d62:	2301      	movls	r3, #1
 8002d64:	2300      	movhi	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d011      	beq.n	8002d90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x56>
	{
	  if (__n)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d019      	beq.n	8002da6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	    this->_S_copy(this->_M_data() + this->size(), __s, __n);
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f7ff fd62 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002d78:	4604      	mov	r4, r0
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f7ff fc0f 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d80:	4603      	mov	r3, r0
 8002d82:	4423      	add	r3, r4
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	68b9      	ldr	r1, [r7, #8]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 f8a1 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002d8e:	e00a      	b.n	8002da6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	}
      else
	this->_M_mutate(this->size(), size_type(0), __s, __n);
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f7ff fc04 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d96:	4601      	mov	r1, r0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 fa04 	bl	80031ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__len);
 8002da6:	6979      	ldr	r1, [r7, #20]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f7ff fe47 	bl	8002a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8002dae:	68fb      	ldr	r3, [r7, #12]
    }
 8002db0:	4618      	mov	r0, r3
 8002db2:	371c      	adds	r7, #28
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd90      	pop	{r4, r7, pc}

08002db8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
      append(const _CharT* __s, size_type __n)
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
	_M_check_length(size_type(0), __n, "basic_string::append");
 8002dc4:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x2c>)
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	2100      	movs	r1, #0
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f7ff ff94 	bl	8002cf8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	68b9      	ldr	r1, [r7, #8]
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7ff ffb0 	bl	8002d3a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002dda:	4603      	mov	r3, r0
      }
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	0800e9c4 	.word	0x0800e9c4

08002de8 <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 fa3f 	bl	8003274 <_ZSt11__addressofIcEPT_RS0_>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 fa3e 	bl	800328a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 fa45 	bl	80032a0 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8002e16:	4603      	mov	r3, r0
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	085b      	lsrs	r3, r3, #1
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002e36:	f7fe fd51 	bl	80018dc <__is_constant_evaluated>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d010      	beq.n	8002e62 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2200      	movs	r2, #0
 8002e44:	60bb      	str	r3, [r7, #8]
 8002e46:	4613      	mov	r3, r2
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 8002e52:	f00b fb46 	bl	800e4e2 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f00b fb29 	bl	800e4b0 <_Znwj>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	e007      	b.n	8002e72 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2200      	movs	r2, #0
 8002e66:	4619      	mov	r1, r3
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fa73 	bl	8003354 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	bf00      	nop
      { return __a.allocate(__n); }
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b088      	sub	sp, #32
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	61bb      	str	r3, [r7, #24]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002e92:	f7fe fd23 	bl	80018dc <__is_constant_evaluated>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8002e9c:	69b8      	ldr	r0, [r7, #24]
 8002e9e:	f00b fb01 	bl	800e4a4 <_ZdlPv>
	    return;
 8002ea2:	e005      	b.n	8002eb0 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	69b9      	ldr	r1, [r7, #24]
 8002ea8:	69f8      	ldr	r0, [r7, #28]
 8002eaa:	f000 fa75 	bl	8003398 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8002eae:	bf00      	nop
 8002eb0:	bf00      	nop
 8002eb2:	3720      	adds	r7, #32
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f000 f9f9 	bl	80032b8 <_ZSt9addressofIKcEPT_RS1_>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d104      	bne.n	8002eec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8002ee2:	68b9      	ldr	r1, [r7, #8]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f7fe fd15 	bl	8001914 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002eea:	e004      	b.n	8002ef6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x26>
	  traits_type::copy(__d, __s, __n);
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	68b9      	ldr	r1, [r7, #8]
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f7fe fd5f 	bl	80019b4 <_ZNSt11char_traitsIcE4copyEPcPKcj>
      }
 8002ef6:	bf00      	nop
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b090      	sub	sp, #64	@ 0x40
 8002f04:	af02      	add	r7, sp, #8
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
 8002f0c:	603b      	str	r3, [r7, #0]
    _M_replace(size_type __pos, size_type __len1, const _CharT* __s,
	       const size_type __len2)
    {
      _M_check_length(__len1, __len2, "basic_string::_M_replace");
 8002f0e:	4b85      	ldr	r3, [pc, #532]	@ (8003124 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x224>)
 8002f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff feef 	bl	8002cf8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>

      const size_type __old_size = this->size();
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f7ff fb3f 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002f20:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_type __new_size = __old_size + __len2 - __len1;
 8002f22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f26:	441a      	add	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	633b      	str	r3, [r7, #48]	@ 0x30

      if (__new_size <= this->capacity())
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f7ff fddc 	bl	8002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002f34:	4602      	mov	r2, r0
 8002f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	bf94      	ite	ls
 8002f3c:	2301      	movls	r3, #1
 8002f3e:	2300      	movhi	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 80dc 	beq.w	8003100 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x200>
	{
	  pointer __p = this->_M_data() + __pos;
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f7ff fc77 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	4413      	add	r3, r2
 8002f54:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  const size_type __how_much = __old_size - __pos - __len1;
 8002f56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	1ad2      	subs	r2, r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	62bb      	str	r3, [r7, #40]	@ 0x28
#if __cpp_lib_is_constant_evaluated
	  if (std::is_constant_evaluated())
 8002f62:	f7fe fcc3 	bl	80018ec <_ZSt21is_constant_evaluatedv>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d046      	beq.n	8002ffa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xfa>
	    {
	      auto __newp = _Alloc_traits::allocate(_M_get_allocator(),
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f7ff fcf2 	bl	8002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002f72:	4603      	mov	r3, r0
 8002f74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ff54 	bl	8002e24 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002f7c:	61f8      	str	r0, [r7, #28]
						    __new_size);
	      _S_copy(__newp, this->_M_data(), __pos);
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7ff fc5c 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002f84:	4603      	mov	r3, r0
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	69f8      	ldr	r0, [r7, #28]
 8002f8c:	f7ff ffa0 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos, __s, __len2);
 8002f90:	69fa      	ldr	r2, [r7, #28]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	4413      	add	r3, r2
 8002f96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f98:	6839      	ldr	r1, [r7, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff ff98 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos + __len2, __p + __len1, __how_much);
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fa4:	4413      	add	r3, r2
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	18d0      	adds	r0, r2, r3
 8002faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4413      	add	r3, r2
 8002fb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	f7ff ff8c 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(this->_M_data(), __newp, __new_size);
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f7ff fc3f 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fc2:	69f9      	ldr	r1, [r7, #28]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff83 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      this->_M_get_allocator().deallocate(__newp, __new_size);
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f7ff fcc3 	bl	8002956 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	61bb      	str	r3, [r7, #24]
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	617b      	str	r3, [r7, #20]
 8002fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fda:	613b      	str	r3, [r7, #16]
	if (std::__is_constant_evaluated())
 8002fdc:	f7fe fc7e 	bl	80018dc <__is_constant_evaluated>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
	    ::operator delete(__p);
 8002fe6:	6978      	ldr	r0, [r7, #20]
 8002fe8:	f00b fa5c 	bl	800e4a4 <_ZdlPv>
	    return;
 8002fec:	e090      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	__allocator_base<_Tp>::deallocate(__p, __n);
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	6979      	ldr	r1, [r7, #20]
 8002ff2:	69b8      	ldr	r0, [r7, #24]
 8002ff4:	f000 f9d0 	bl	8003398 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 8002ff8:	e08a      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
#endif
	  if (_M_disjunct(__s))
 8002ffa:	6839      	ldr	r1, [r7, #0]
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 f967 	bl	80032d0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d019      	beq.n	800303c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x13c>
	    {
	      if (__how_much && __len1 != __len2)
 8003008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00d      	beq.n	800302a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003012:	429a      	cmp	r2, r3
 8003014:	d009      	beq.n	800302a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8003016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800301a:	18d0      	adds	r0, r2, r3
 800301c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4413      	add	r3, r2
 8003022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003024:	4619      	mov	r1, r3
 8003026:	f000 f97e 	bl	8003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2)
 800302a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800302c:	2b00      	cmp	r3, #0
 800302e:	d06f      	beq.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		this->_S_copy(__p, __s, __len2);
 8003030:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003032:	6839      	ldr	r1, [r7, #0]
 8003034:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003036:	f7ff ff4b 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800303a:	e069      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
	    {
	      // Work in-place.
	      if (__len2 && __len2 <= __len1)
 800303c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800303e:	2b00      	cmp	r3, #0
 8003040:	d008      	beq.n	8003054 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
 8003042:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	429a      	cmp	r2, r3
 8003048:	d804      	bhi.n	8003054 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
		this->_S_move(__p, __s, __len2);
 800304a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800304c:	6839      	ldr	r1, [r7, #0]
 800304e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003050:	f000 f969 	bl	8003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__how_much && __len1 != __len2)
 8003054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00d      	beq.n	8003076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800305e:	429a      	cmp	r2, r3
 8003060:	d009      	beq.n	8003076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8003062:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003066:	18d0      	adds	r0, r2, r3
 8003068:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4413      	add	r3, r2
 800306e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003070:	4619      	mov	r1, r3
 8003072:	f000 f958 	bl	8003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2 > __len1)
 8003076:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	429a      	cmp	r2, r3
 800307c:	d948      	bls.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		{
		  if (__s + __len2 <= __p + __len1)
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003082:	441a      	add	r2, r3
 8003084:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	440b      	add	r3, r1
 800308a:	429a      	cmp	r2, r3
 800308c:	d805      	bhi.n	800309a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x19a>
		    this->_S_move(__p, __s, __len2);
 800308e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003090:	6839      	ldr	r1, [r7, #0]
 8003092:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003094:	f000 f947 	bl	8003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8003098:	e03a      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		  else if (__s >= __p + __len1)
 800309a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4413      	add	r3, r2
 80030a0:	683a      	ldr	r2, [r7, #0]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d311      	bcc.n	80030ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x1ca>
		    {
		      // Hint to middle end that __p and __s overlap
		      // (PR 98465).
		      const size_type __poff = (__s - __p) + (__len2 - __len1);
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	4619      	mov	r1, r3
 80030ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	440b      	add	r3, r1
 80030b6:	623b      	str	r3, [r7, #32]
		      this->_S_copy(__p, __p + __poff, __len2);
 80030b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	4413      	add	r3, r2
 80030be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030c0:	4619      	mov	r1, r3
 80030c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80030c4:	f7ff ff04 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80030c8:	e022      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		  else
		    {
		      const size_type __nleft = (__p + __len1) - __s;
 80030ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	441a      	add	r2, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
		      this->_S_move(__p, __s, __nleft);
 80030d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030d8:	6839      	ldr	r1, [r7, #0]
 80030da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80030dc:	f000 f923 	bl	8003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
		      // Tell the middle-end that the copy can't overlap
		      // (PR105651).
		      if (__len2 < __nleft)
 80030e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	429a      	cmp	r2, r3
			__builtin_unreachable();
		      this->_S_copy(__p + __nleft, __p + __len2,
 80030e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	18d0      	adds	r0, r2, r3
 80030ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030f0:	18d1      	adds	r1, r2, r3
 80030f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	461a      	mov	r2, r3
 80030fa:	f7ff fee9 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80030fe:	e007      	b.n	8003110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		}
	    }
	}
      else
	this->_M_mutate(__pos, __len1, __s, __len2);
 8003100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	68b9      	ldr	r1, [r7, #8]
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f000 f84f 	bl	80031ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__new_size);
 8003110:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f7ff fc92 	bl	8002a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8003118:	68fb      	ldr	r3, [r7, #12]
    }
 800311a:	4618      	mov	r0, r3
 800311c:	3738      	adds	r7, #56	@ 0x38
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	0800ea0c 	.word	0x0800ea0c

08003128 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
      _M_check(size_type __pos, const char* __s) const
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
	if (__pos > this->size())
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff fa32 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800313a:	4602      	mov	r2, r0
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	4293      	cmp	r3, r2
 8003140:	bf8c      	ite	hi
 8003142:	2301      	movhi	r3, #1
 8003144:	2300      	movls	r3, #0
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	d008      	beq.n	800315e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x36>
	  __throw_out_of_range_fmt(__N("%s: __pos (which is %zu) > "
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff fa26 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003152:	4603      	mov	r3, r0
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4803      	ldr	r0, [pc, #12]	@ (8003168 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x40>)
 800315a:	f00b f9c8 	bl	800e4ee <_ZSt24__throw_out_of_range_fmtPKcz>
	return __pos;
 800315e:	68bb      	ldr	r3, [r7, #8]
      }
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	0800ea28 	.word	0x0800ea28

0800316c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>:
      _M_limit(size_type __pos, size_type __off) const _GLIBCXX_NOEXCEPT
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
	const bool __testoff =  __off < this->size() - __pos;
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff fa10 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800317e:	4602      	mov	r2, r0
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	429a      	cmp	r2, r3
 8003188:	bf34      	ite	cc
 800318a:	2301      	movcc	r3, #1
 800318c:	2300      	movcs	r3, #0
 800318e:	75fb      	strb	r3, [r7, #23]
	return __testoff ? __off : this->size() - __pos;
 8003190:	7dfb      	ldrb	r3, [r7, #23]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x2e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	e005      	b.n	80031a6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x3a>
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f7ff f9ff 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1ad3      	subs	r3, r2, r3
      }
 80031a6:	4618      	mov	r0, r3
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
    basic_string<_CharT, _Traits, _Alloc>::
 80031ae:	b590      	push	{r4, r7, lr}
 80031b0:	b089      	sub	sp, #36	@ 0x24
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	60f8      	str	r0, [r7, #12]
 80031b6:	60b9      	str	r1, [r7, #8]
 80031b8:	607a      	str	r2, [r7, #4]
 80031ba:	603b      	str	r3, [r7, #0]
      const size_type __how_much = length() - __pos - __len1;
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f7fe fe71 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80031c2:	4602      	mov	r2, r0
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	1ad2      	subs	r2, r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	61fb      	str	r3, [r7, #28]
      size_type __new_capacity = length() + __len2 - __len1;
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f7fe fe68 	bl	8001ea4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80031d4:	4602      	mov	r2, r0
 80031d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031d8:	441a      	add	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	617b      	str	r3, [r7, #20]
      pointer __r = _M_create(__new_capacity, capacity());
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7ff fc83 	bl	8002aec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 80031e6:	4602      	mov	r2, r0
 80031e8:	f107 0314 	add.w	r3, r7, #20
 80031ec:	4619      	mov	r1, r3
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff fcd6 	bl	8002ba0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80031f4:	61b8      	str	r0, [r7, #24]
      if (__pos)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x60>
	this->_S_copy(__r, _M_data(), __pos);
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7ff fb1d 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003202:	4603      	mov	r3, r0
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	4619      	mov	r1, r3
 8003208:	69b8      	ldr	r0, [r7, #24]
 800320a:	f7ff fe61 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__s && __len2)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00a      	beq.n	800322a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
 8003214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
	this->_S_copy(__r + __pos, __s, __len2);
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4413      	add	r3, r2
 8003220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003222:	6839      	ldr	r1, [r7, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff fe53 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__how_much)
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d011      	beq.n	8003254 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0xa6>
	this->_S_copy(__r + __pos + __len2,
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003234:	4413      	add	r3, r2
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	18d4      	adds	r4, r2, r3
		      _M_data() + __pos + __len1, __how_much);
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f7ff fafe 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003240:	4601      	mov	r1, r0
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4413      	add	r3, r2
 8003248:	440b      	add	r3, r1
	this->_S_copy(__r + __pos + __len2,
 800324a:	69fa      	ldr	r2, [r7, #28]
 800324c:	4619      	mov	r1, r3
 800324e:	4620      	mov	r0, r4
 8003250:	f7ff fe3e 	bl	8002ed0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      _M_dispose();
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f7ff fb67 	bl	8002928 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      _M_data(__r);
 800325a:	69b9      	ldr	r1, [r7, #24]
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f7ff fbc3 	bl	80029e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
      _M_capacity(__new_capacity);
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	4619      	mov	r1, r3
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f7ff fbcc 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
    }
 800326c:	bf00      	nop
 800326e:	3724      	adds	r7, #36	@ 0x24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd90      	pop	{r4, r7, pc}

08003274 <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4618      	mov	r0, r3
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 80032a8:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f876 	bl	80033b2 <_ZSt11__addressofIKcEPT_RS1_>
 80032c6:	4603      	mov	r3, r0
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
      _M_disjunct(const _CharT* __s) const _GLIBCXX_NOEXCEPT
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
	return (less<const _CharT*>()(__s, _M_data())
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7ff faae 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80032e0:	4602      	mov	r2, r0
 80032e2:	f107 0308 	add.w	r3, r7, #8
 80032e6:	6839      	ldr	r1, [r7, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 f86d 	bl	80033c8 <_ZNKSt4lessIPKcEclES1_S1_>
 80032ee:	4603      	mov	r3, r0
		|| less<const _CharT*>()(_M_data() + this->size(), __s));
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d111      	bne.n	8003318 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x48>
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f7ff faa1 	bl	800283c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80032fa:	4604      	mov	r4, r0
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f7ff f94e 	bl	800259e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003302:	4603      	mov	r3, r0
 8003304:	18e1      	adds	r1, r4, r3
 8003306:	f107 030c 	add.w	r3, r7, #12
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	4618      	mov	r0, r3
 800330e:	f000 f85b 	bl	80033c8 <_ZNKSt4lessIPKcEclES1_S1_>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4c>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4e>
 800331c:	2300      	movs	r3, #0
      }
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	bd90      	pop	{r4, r7, pc}

08003326 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
      _S_move(_CharT* __d, const _CharT* __s, size_type __n)
 8003326:	b580      	push	{r7, lr}
 8003328:	b084      	sub	sp, #16
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d104      	bne.n	8003342 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f7fe faea 	bl	8001914 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8003340:	e004      	b.n	800334c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x26>
	  traits_type::move(__d, __s, __n);
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	68b9      	ldr	r1, [r7, #8]
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f7fe fb12 	bl	8001970 <_ZNSt11char_traitsIcE4moveEPcPKcj>
      }
 800334c:	bf00      	nop
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 f84f 	bl	8003404 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8003366:	4602      	mov	r2, r0
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4293      	cmp	r3, r2
 800336c:	bf8c      	ite	hi
 800336e:	2301      	movhi	r3, #1
 8003370:	2300      	movls	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	bf14      	ite	ne
 8003378:	2301      	movne	r3, #1
 800337a:	2300      	moveq	r3, #0
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 8003382:	f00b f8ab 	bl	800e4dc <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8003386:	68b8      	ldr	r0, [r7, #8]
 8003388:	f00b f892 	bl	800e4b0 <_Znwj>
 800338c:	4603      	mov	r3, r0
 800338e:	bf00      	nop
      }
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	68b8      	ldr	r0, [r7, #8]
 80033a8:	f00b f87e 	bl	800e4a8 <_ZdlPvj>
      }
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <_ZNKSt4lessIPKcEclES1_S1_>:
  // Partial specialization of std::less for pointers.
  template<typename _Tp>
    struct less<_Tp*> : public binary_function<_Tp*, _Tp*, bool>
    {
      _GLIBCXX14_CONSTEXPR bool
      operator()(_Tp* __x, _Tp* __y) const _GLIBCXX_NOTHROW
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
      {
#if __cplusplus >= 201402L
	if (std::__is_constant_evaluated())
 80033d4:	f7fe fa82 	bl	80018dc <__is_constant_evaluated>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d007      	beq.n	80033ee <_ZNKSt4lessIPKcEclES1_S1_+0x26>
	  return __x < __y;
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	bf34      	ite	cc
 80033e6:	2301      	movcc	r3, #1
 80033e8:	2300      	movcs	r3, #0
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	e006      	b.n	80033fc <_ZNKSt4lessIPKcEclES1_S1_+0x34>
#endif
	return (__UINTPTR_TYPE__)__x < (__UINTPTR_TYPE__)__y;
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	bf34      	ite	cc
 80033f6:	2301      	movcc	r3, #1
 80033f8:	2300      	movcs	r3, #0
 80033fa:	b2db      	uxtb	r3, r3
      }
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800340c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003420:	f000 fdcc 	bl	8003fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003424:	f000 f80c 	bl	8003440 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003428:	f000 f99a 	bl	8003760 <MX_GPIO_Init>
  MX_I2C1_Init();
 800342c:	f000 f878 	bl	8003520 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003430:	f000 f94a 	bl	80036c8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8003434:	f000 f8b4 	bl	80035a0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 8003438:	f7fe fd42 	bl	8001ec0 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800343c:	bf00      	nop
 800343e:	e7fd      	b.n	800343c <main+0x20>

08003440 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b09c      	sub	sp, #112	@ 0x70
 8003444:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003446:	f107 0320 	add.w	r3, r7, #32
 800344a:	2250      	movs	r2, #80	@ 0x50
 800344c:	2100      	movs	r1, #0
 800344e:	4618      	mov	r0, r3
 8003450:	f00b f9c0 	bl	800e7d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003454:	f107 0308 	add.w	r3, r7, #8
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
 8003462:	611a      	str	r2, [r3, #16]
 8003464:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003466:	4b2c      	ldr	r3, [pc, #176]	@ (8003518 <SystemClock_Config+0xd8>)
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	4a2b      	ldr	r2, [pc, #172]	@ (8003518 <SystemClock_Config+0xd8>)
 800346c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003470:	6113      	str	r3, [r2, #16]
 8003472:	4b29      	ldr	r3, [pc, #164]	@ (8003518 <SystemClock_Config+0xd8>)
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800347e:	bf00      	nop
 8003480:	4b25      	ldr	r3, [pc, #148]	@ (8003518 <SystemClock_Config+0xd8>)
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b08      	cmp	r3, #8
 800348a:	d1f9      	bne.n	8003480 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800348c:	2301      	movs	r3, #1
 800348e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003490:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8003494:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003496:	2302      	movs	r3, #2
 8003498:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800349a:	2303      	movs	r3, #3
 800349c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800349e:	2304      	movs	r3, #4
 80034a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 80034a2:	23fa      	movs	r3, #250	@ 0xfa
 80034a4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80034a6:	2302      	movs	r3, #2
 80034a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80034aa:	2302      	movs	r3, #2
 80034ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80034ae:	2302      	movs	r3, #2
 80034b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 80034b2:	2304      	movs	r3, #4
 80034b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80034b6:	2300      	movs	r3, #0
 80034b8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80034ba:	2300      	movs	r3, #0
 80034bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034be:	f107 0320 	add.w	r3, r7, #32
 80034c2:	4618      	mov	r0, r3
 80034c4:	f002 f820 	bl	8005508 <HAL_RCC_OscConfig>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80034ce:	f000 faab 	bl	8003a28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034d2:	231f      	movs	r3, #31
 80034d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034d6:	2303      	movs	r3, #3
 80034d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034da:	2300      	movs	r3, #0
 80034dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80034ea:	f107 0308 	add.w	r3, r7, #8
 80034ee:	2105      	movs	r1, #5
 80034f0:	4618      	mov	r0, r3
 80034f2:	f002 fc41 	bl	8005d78 <HAL_RCC_ClockConfig>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80034fc:	f000 fa94 	bl	8003a28 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8003500:	4b06      	ldr	r3, [pc, #24]	@ (800351c <SystemClock_Config+0xdc>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003508:	4a04      	ldr	r2, [pc, #16]	@ (800351c <SystemClock_Config+0xdc>)
 800350a:	f043 0320 	orr.w	r3, r3, #32
 800350e:	6013      	str	r3, [r2, #0]
}
 8003510:	bf00      	nop
 8003512:	3770      	adds	r7, #112	@ 0x70
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	44020800 	.word	0x44020800
 800351c:	40022000 	.word	0x40022000

08003520 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003524:	4b1b      	ldr	r3, [pc, #108]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003526:	4a1c      	ldr	r2, [pc, #112]	@ (8003598 <MX_I2C1_Init+0x78>)
 8003528:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 800352a:	4b1a      	ldr	r3, [pc, #104]	@ (8003594 <MX_I2C1_Init+0x74>)
 800352c:	4a1b      	ldr	r2, [pc, #108]	@ (800359c <MX_I2C1_Init+0x7c>)
 800352e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003530:	4b18      	ldr	r3, [pc, #96]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003532:	2200      	movs	r2, #0
 8003534:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003536:	4b17      	ldr	r3, [pc, #92]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003538:	2201      	movs	r2, #1
 800353a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800353c:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <MX_I2C1_Init+0x74>)
 800353e:	2200      	movs	r2, #0
 8003540:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003542:	4b14      	ldr	r3, [pc, #80]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003544:	2200      	movs	r2, #0
 8003546:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003548:	4b12      	ldr	r3, [pc, #72]	@ (8003594 <MX_I2C1_Init+0x74>)
 800354a:	2200      	movs	r2, #0
 800354c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800354e:	4b11      	ldr	r3, [pc, #68]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003550:	2200      	movs	r2, #0
 8003552:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003554:	4b0f      	ldr	r3, [pc, #60]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003556:	2200      	movs	r2, #0
 8003558:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800355a:	480e      	ldr	r0, [pc, #56]	@ (8003594 <MX_I2C1_Init+0x74>)
 800355c:	f001 f9b0 	bl	80048c0 <HAL_I2C_Init>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003566:	f000 fa5f 	bl	8003a28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800356a:	2100      	movs	r1, #0
 800356c:	4809      	ldr	r0, [pc, #36]	@ (8003594 <MX_I2C1_Init+0x74>)
 800356e:	f001 ff33 	bl	80053d8 <HAL_I2CEx_ConfigAnalogFilter>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003578:	f000 fa56 	bl	8003a28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800357c:	2100      	movs	r1, #0
 800357e:	4805      	ldr	r0, [pc, #20]	@ (8003594 <MX_I2C1_Init+0x74>)
 8003580:	f001 ff75 	bl	800546e <HAL_I2CEx_ConfigDigitalFilter>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800358a:	f000 fa4d 	bl	8003a28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800358e:	bf00      	nop
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	200000b4 	.word	0x200000b4
 8003598:	40005400 	.word	0x40005400
 800359c:	60808cd3 	.word	0x60808cd3

080035a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b098      	sub	sp, #96	@ 0x60
 80035a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	605a      	str	r2, [r3, #4]
 80035b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	605a      	str	r2, [r3, #4]
 80035bc:	609a      	str	r2, [r3, #8]
 80035be:	60da      	str	r2, [r3, #12]
 80035c0:	611a      	str	r2, [r3, #16]
 80035c2:	615a      	str	r2, [r3, #20]
 80035c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	2234      	movs	r2, #52	@ 0x34
 80035ca:	2100      	movs	r1, #0
 80035cc:	4618      	mov	r0, r3
 80035ce:	f00b f901 	bl	800e7d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80035d2:	4b3b      	ldr	r3, [pc, #236]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035d4:	4a3b      	ldr	r2, [pc, #236]	@ (80036c4 <MX_TIM1_Init+0x124>)
 80035d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 80035d8:	4b39      	ldr	r3, [pc, #228]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035da:	2248      	movs	r2, #72	@ 0x48
 80035dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035de:	4b38      	ldr	r3, [pc, #224]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80035e4:	4b36      	ldr	r3, [pc, #216]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80035ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035ec:	4b34      	ldr	r3, [pc, #208]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035f2:	4b33      	ldr	r3, [pc, #204]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035f8:	4b31      	ldr	r3, [pc, #196]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80035fe:	4830      	ldr	r0, [pc, #192]	@ (80036c0 <MX_TIM1_Init+0x120>)
 8003600:	f007 ff54 	bl	800b4ac <HAL_TIM_PWM_Init>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800360a:	f000 fa0d 	bl	8003a28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800360e:	2300      	movs	r3, #0
 8003610:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003616:	2300      	movs	r3, #0
 8003618:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800361a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800361e:	4619      	mov	r1, r3
 8003620:	4827      	ldr	r0, [pc, #156]	@ (80036c0 <MX_TIM1_Init+0x120>)
 8003622:	f008 fdaf 	bl	800c184 <HAL_TIMEx_MasterConfigSynchronization>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800362c:	f000 f9fc 	bl	8003a28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003630:	2360      	movs	r3, #96	@ 0x60
 8003632:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003638:	2300      	movs	r3, #0
 800363a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800363c:	2300      	movs	r3, #0
 800363e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003640:	2300      	movs	r3, #0
 8003642:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003644:	2300      	movs	r3, #0
 8003646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003648:	2300      	movs	r3, #0
 800364a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800364c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003650:	2200      	movs	r2, #0
 8003652:	4619      	mov	r1, r3
 8003654:	481a      	ldr	r0, [pc, #104]	@ (80036c0 <MX_TIM1_Init+0x120>)
 8003656:	f007 ff81 	bl	800b55c <HAL_TIM_PWM_ConfigChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003660:	f000 f9e2 	bl	8003a28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003664:	2300      	movs	r3, #0
 8003666:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003668:	2300      	movs	r3, #0
 800366a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003670:	2300      	movs	r3, #0
 8003672:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003678:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800367c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003682:	2300      	movs	r3, #0
 8003684:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003686:	2300      	movs	r3, #0
 8003688:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800368a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800368e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003690:	2300      	movs	r3, #0
 8003692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003694:	2300      	movs	r3, #0
 8003696:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003698:	2300      	movs	r3, #0
 800369a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800369c:	1d3b      	adds	r3, r7, #4
 800369e:	4619      	mov	r1, r3
 80036a0:	4807      	ldr	r0, [pc, #28]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80036a2:	f008 fe3f 	bl	800c324 <HAL_TIMEx_ConfigBreakDeadTime>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80036ac:	f000 f9bc 	bl	8003a28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80036b0:	4803      	ldr	r0, [pc, #12]	@ (80036c0 <MX_TIM1_Init+0x120>)
 80036b2:	f000 fa77 	bl	8003ba4 <HAL_TIM_MspPostInit>

}
 80036b6:	bf00      	nop
 80036b8:	3760      	adds	r7, #96	@ 0x60
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000108 	.word	0x20000108
 80036c4:	40012c00 	.word	0x40012c00

080036c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036cc:	4b22      	ldr	r3, [pc, #136]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036ce:	4a23      	ldr	r2, [pc, #140]	@ (800375c <MX_USART3_UART_Init+0x94>)
 80036d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036d2:	4b21      	ldr	r3, [pc, #132]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036da:	4b1f      	ldr	r3, [pc, #124]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036dc:	2200      	movs	r2, #0
 80036de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036ee:	220c      	movs	r2, #12
 80036f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036f2:	4b19      	ldr	r3, [pc, #100]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036f8:	4b17      	ldr	r3, [pc, #92]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036fe:	4b16      	ldr	r3, [pc, #88]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003700:	2200      	movs	r2, #0
 8003702:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003704:	4b14      	ldr	r3, [pc, #80]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003706:	2200      	movs	r2, #0
 8003708:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800370a:	4b13      	ldr	r3, [pc, #76]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 800370c:	2200      	movs	r2, #0
 800370e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003710:	4811      	ldr	r0, [pc, #68]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003712:	f008 fea1 	bl	800c458 <HAL_UART_Init>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800371c:	f000 f984 	bl	8003a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003720:	2100      	movs	r1, #0
 8003722:	480d      	ldr	r0, [pc, #52]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003724:	f00a fdf3 	bl	800e30e <HAL_UARTEx_SetTxFifoThreshold>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800372e:	f000 f97b 	bl	8003a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003732:	2100      	movs	r1, #0
 8003734:	4808      	ldr	r0, [pc, #32]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003736:	f00a fe28 	bl	800e38a <HAL_UARTEx_SetRxFifoThreshold>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003740:	f000 f972 	bl	8003a28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003744:	4804      	ldr	r0, [pc, #16]	@ (8003758 <MX_USART3_UART_Init+0x90>)
 8003746:	f00a fda9 	bl	800e29c <HAL_UARTEx_DisableFifoMode>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003750:	f000 f96a 	bl	8003a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003754:	bf00      	nop
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20000154 	.word	0x20000154
 800375c:	40004800 	.word	0x40004800

08003760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08e      	sub	sp, #56	@ 0x38
 8003764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	605a      	str	r2, [r3, #4]
 8003770:	609a      	str	r2, [r3, #8]
 8003772:	60da      	str	r2, [r3, #12]
 8003774:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003776:	4ba5      	ldr	r3, [pc, #660]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800377c:	4aa3      	ldr	r2, [pc, #652]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800377e:	f043 0310 	orr.w	r3, r3, #16
 8003782:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003786:	4ba1      	ldr	r3, [pc, #644]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003788:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	623b      	str	r3, [r7, #32]
 8003792:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003794:	4b9d      	ldr	r3, [pc, #628]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003796:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800379a:	4a9c      	ldr	r2, [pc, #624]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800379c:	f043 0304 	orr.w	r3, r3, #4
 80037a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037a4:	4b99      	ldr	r3, [pc, #612]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	61fb      	str	r3, [r7, #28]
 80037b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80037b2:	4b96      	ldr	r3, [pc, #600]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037b8:	4a94      	ldr	r2, [pc, #592]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037ba:	f043 0320 	orr.w	r3, r3, #32
 80037be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037c2:	4b92      	ldr	r3, [pc, #584]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c8:	f003 0320 	and.w	r3, r3, #32
 80037cc:	61bb      	str	r3, [r7, #24]
 80037ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80037d0:	4b8e      	ldr	r3, [pc, #568]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037d6:	4a8d      	ldr	r2, [pc, #564]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037e0:	4b8a      	ldr	r3, [pc, #552]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ee:	4b87      	ldr	r3, [pc, #540]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037f4:	4a85      	ldr	r2, [pc, #532]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037fe:	4b83      	ldr	r3, [pc, #524]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	613b      	str	r3, [r7, #16]
 800380a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800380c:	4b7f      	ldr	r3, [pc, #508]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800380e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003812:	4a7e      	ldr	r2, [pc, #504]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800381c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800381e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800382a:	4b78      	ldr	r3, [pc, #480]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800382c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003830:	4a76      	ldr	r2, [pc, #472]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003832:	f043 0308 	orr.w	r3, r3, #8
 8003836:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800383a:	4b74      	ldr	r3, [pc, #464]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800383c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003848:	4b70      	ldr	r3, [pc, #448]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800384a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800384e:	4a6f      	ldr	r2, [pc, #444]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 8003850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003854:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003858:	4b6c      	ldr	r3, [pc, #432]	@ (8003a0c <MX_GPIO_Init+0x2ac>)
 800385a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800385e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003862:	607b      	str	r3, [r7, #4]
 8003864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003866:	2200      	movs	r2, #0
 8003868:	2110      	movs	r1, #16
 800386a:	4869      	ldr	r0, [pc, #420]	@ (8003a10 <MX_GPIO_Init+0x2b0>)
 800386c:	f001 f810 	bl	8004890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003870:	2200      	movs	r2, #0
 8003872:	2101      	movs	r1, #1
 8003874:	4867      	ldr	r0, [pc, #412]	@ (8003a14 <MX_GPIO_Init+0x2b4>)
 8003876:	f001 f80b 	bl	8004890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 800387a:	2200      	movs	r2, #0
 800387c:	2110      	movs	r1, #16
 800387e:	4866      	ldr	r0, [pc, #408]	@ (8003a18 <MX_GPIO_Init+0x2b8>)
 8003880:	f001 f806 	bl	8004890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003884:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800388a:	4b64      	ldr	r3, [pc, #400]	@ (8003a1c <MX_GPIO_Init+0x2bc>)
 800388c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388e:	2300      	movs	r3, #0
 8003890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003896:	4619      	mov	r1, r3
 8003898:	4861      	ldr	r0, [pc, #388]	@ (8003a20 <MX_GPIO_Init+0x2c0>)
 800389a:	f000 fea7 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800389e:	2310      	movs	r3, #16
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038a2:	2301      	movs	r3, #1
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038aa:	2300      	movs	r3, #0
 80038ac:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80038ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038b2:	4619      	mov	r1, r3
 80038b4:	4856      	ldr	r0, [pc, #344]	@ (8003a10 <MX_GPIO_Init+0x2b0>)
 80038b6:	f000 fe99 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80038ba:	2332      	movs	r3, #50	@ 0x32
 80038bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038be:	2302      	movs	r3, #2
 80038c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c2:	2300      	movs	r3, #0
 80038c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038c6:	2302      	movs	r3, #2
 80038c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80038ca:	230b      	movs	r3, #11
 80038cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038d2:	4619      	mov	r1, r3
 80038d4:	4852      	ldr	r0, [pc, #328]	@ (8003a20 <MX_GPIO_Init+0x2c0>)
 80038d6:	f000 fe89 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80038da:	2386      	movs	r3, #134	@ 0x86
 80038dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038de:	2302      	movs	r3, #2
 80038e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e2:	2300      	movs	r3, #0
 80038e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038e6:	2302      	movs	r3, #2
 80038e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80038ea:	230b      	movs	r3, #11
 80038ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038f2:	4619      	mov	r1, r3
 80038f4:	484b      	ldr	r0, [pc, #300]	@ (8003a24 <MX_GPIO_Init+0x2c4>)
 80038f6:	f000 fe79 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 80038fa:	2310      	movs	r3, #16
 80038fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038fe:	2303      	movs	r3, #3
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003902:	2300      	movs	r3, #0
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8003906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800390a:	4619      	mov	r1, r3
 800390c:	4845      	ldr	r0, [pc, #276]	@ (8003a24 <MX_GPIO_Init+0x2c4>)
 800390e:	f000 fe6d 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003912:	2301      	movs	r3, #1
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003916:	2301      	movs	r3, #1
 8003918:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391a:	2300      	movs	r3, #0
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800391e:	2300      	movs	r3, #0
 8003920:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003926:	4619      	mov	r1, r3
 8003928:	483a      	ldr	r0, [pc, #232]	@ (8003a14 <MX_GPIO_Init+0x2b4>)
 800392a:	f000 fe5f 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 800392e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003934:	2303      	movs	r3, #3
 8003936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003938:	2300      	movs	r3, #0
 800393a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003940:	4619      	mov	r1, r3
 8003942:	4834      	ldr	r0, [pc, #208]	@ (8003a14 <MX_GPIO_Init+0x2b4>)
 8003944:	f000 fe52 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003948:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800394c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394e:	2302      	movs	r3, #2
 8003950:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003952:	2300      	movs	r3, #0
 8003954:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003956:	2302      	movs	r3, #2
 8003958:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800395a:	230b      	movs	r3, #11
 800395c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800395e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003962:	4619      	mov	r1, r3
 8003964:	482b      	ldr	r0, [pc, #172]	@ (8003a14 <MX_GPIO_Init+0x2b4>)
 8003966:	f000 fe41 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800396a:	2310      	movs	r3, #16
 800396c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800396e:	2301      	movs	r3, #1
 8003970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003976:	2300      	movs	r3, #0
 8003978:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800397a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800397e:	4619      	mov	r1, r3
 8003980:	4825      	ldr	r0, [pc, #148]	@ (8003a18 <MX_GPIO_Init+0x2b8>)
 8003982:	f000 fe33 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8003986:	2380      	movs	r3, #128	@ 0x80
 8003988:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800398a:	4b24      	ldr	r3, [pc, #144]	@ (8003a1c <MX_GPIO_Init+0x2bc>)
 800398c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398e:	2300      	movs	r3, #0
 8003990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8003992:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003996:	4619      	mov	r1, r3
 8003998:	481f      	ldr	r0, [pc, #124]	@ (8003a18 <MX_GPIO_Init+0x2b8>)
 800399a:	f000 fe27 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 800399e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80039a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039a4:	2302      	movs	r3, #2
 80039a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a8:	2300      	movs	r3, #0
 80039aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ac:	2300      	movs	r3, #0
 80039ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80039b0:	230a      	movs	r3, #10
 80039b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039b8:	4619      	mov	r1, r3
 80039ba:	481a      	ldr	r0, [pc, #104]	@ (8003a24 <MX_GPIO_Init+0x2c4>)
 80039bc:	f000 fe16 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 80039c0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c6:	2302      	movs	r3, #2
 80039c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ca:	2300      	movs	r3, #0
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039ce:	2302      	movs	r3, #2
 80039d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80039d2:	230b      	movs	r3, #11
 80039d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80039d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039da:	4619      	mov	r1, r3
 80039dc:	480e      	ldr	r0, [pc, #56]	@ (8003a18 <MX_GPIO_Init+0x2b8>)
 80039de:	f000 fe05 	bl	80045ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 80039e2:	23c0      	movs	r3, #192	@ 0xc0
 80039e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e6:	2302      	movs	r3, #2
 80039e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ee:	2300      	movs	r3, #0
 80039f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80039f2:	2308      	movs	r3, #8
 80039f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039fa:	4619      	mov	r1, r3
 80039fc:	4805      	ldr	r0, [pc, #20]	@ (8003a14 <MX_GPIO_Init+0x2b4>)
 80039fe:	f000 fdf5 	bl	80045ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003a02:	bf00      	nop
 8003a04:	3738      	adds	r7, #56	@ 0x38
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	44020c00 	.word	0x44020c00
 8003a10:	42021400 	.word	0x42021400
 8003a14:	42020400 	.word	0x42020400
 8003a18:	42021800 	.word	0x42021800
 8003a1c:	10110000 	.word	0x10110000
 8003a20:	42020800 	.word	0x42020800
 8003a24:	42020000 	.word	0x42020000

08003a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a2c:	b672      	cpsid	i
}
 8003a2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <Error_Handler+0x8>

08003a34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a38:	bf00      	nop
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
	...

08003a44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b0cc      	sub	sp, #304	@ 0x130
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a52:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a54:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	605a      	str	r2, [r3, #4]
 8003a5e:	609a      	str	r2, [r3, #8]
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a68:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003a72:	461a      	mov	r2, r3
 8003a74:	2100      	movs	r1, #0
 8003a76:	f00a fead 	bl	800e7d4 <memset>
  if(hi2c->Instance==I2C1)
 8003a7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a7e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a33      	ldr	r2, [pc, #204]	@ (8003b54 <HAL_I2C_MspInit+0x110>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d15e      	bne.n	8003b4a <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a90:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003a94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003aa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003aa4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003aae:	f107 0310 	add.w	r3, r7, #16
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f002 fca2 	bl	80063fc <HAL_RCCEx_PeriphCLKConfig>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8003abe:	f7ff ffb3 	bl	8003a28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ac2:	4b25      	ldr	r3, [pc, #148]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ac8:	4a23      	ldr	r2, [pc, #140]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003ad2:	4b21      	ldr	r3, [pc, #132]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ad8:	f003 0202 	and.w	r2, r3, #2
 8003adc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ae0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003aea:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003aee:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003af0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003af4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003af8:	2312      	movs	r3, #18
 8003afa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b04:	2300      	movs	r3, #0
 8003b06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b0a:	2304      	movs	r3, #4
 8003b0c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b10:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003b14:	4619      	mov	r1, r3
 8003b16:	4811      	ldr	r0, [pc, #68]	@ (8003b5c <HAL_I2C_MspInit+0x118>)
 8003b18:	f000 fd68 	bl	80045ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b22:	4a0d      	ldr	r2, [pc, #52]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003b24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b28:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b58 <HAL_I2C_MspInit+0x114>)
 8003b2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b32:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003b36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003b3a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003b44:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b48:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003b4a:	bf00      	nop
 8003b4c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	40005400 	.word	0x40005400
 8003b58:	44020c00 	.word	0x44020c00
 8003b5c:	42020400 	.word	0x42020400

08003b60 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b9c <HAL_TIM_PWM_MspInit+0x3c>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d10e      	bne.n	8003b90 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b72:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <HAL_TIM_PWM_MspInit+0x40>)
 8003b74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003b78:	4a09      	ldr	r2, [pc, #36]	@ (8003ba0 <HAL_TIM_PWM_MspInit+0x40>)
 8003b7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b7e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8003b82:	4b07      	ldr	r3, [pc, #28]	@ (8003ba0 <HAL_TIM_PWM_MspInit+0x40>)
 8003b84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	40012c00 	.word	0x40012c00
 8003ba0:	44020c00 	.word	0x44020c00

08003ba4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	f107 030c 	add.w	r3, r7, #12
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	60da      	str	r2, [r3, #12]
 8003bba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a13      	ldr	r2, [pc, #76]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d11f      	bne.n	8003c06 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bc6:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <HAL_TIM_MspPostInit+0x70>)
 8003bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bcc:	4a11      	ldr	r2, [pc, #68]	@ (8003c14 <HAL_TIM_MspPostInit+0x70>)
 8003bce:	f043 0310 	orr.w	r3, r3, #16
 8003bd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c14 <HAL_TIM_MspPostInit+0x70>)
 8003bd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bdc:	f003 0310 	and.w	r3, r3, #16
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003be4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003be8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bea:	2302      	movs	r3, #2
 8003bec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bfa:	f107 030c 	add.w	r3, r7, #12
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4805      	ldr	r0, [pc, #20]	@ (8003c18 <HAL_TIM_MspPostInit+0x74>)
 8003c02:	f000 fcf3 	bl	80045ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003c06:	bf00      	nop
 8003c08:	3720      	adds	r7, #32
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40012c00 	.word	0x40012c00
 8003c14:	44020c00 	.word	0x44020c00
 8003c18:	42021000 	.word	0x42021000

08003c1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b0cc      	sub	sp, #304	@ 0x130
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003c2a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	60da      	str	r2, [r3, #12]
 8003c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c40:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003c44:	4618      	mov	r0, r3
 8003c46:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	f00a fdc1 	bl	800e7d4 <memset>
  if(huart->Instance==USART3)
 8003c52:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a37      	ldr	r2, [pc, #220]	@ (8003d3c <HAL_UART_MspInit+0x120>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d165      	bne.n	8003d30 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003c64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c68:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003c6c:	f04f 0204 	mov.w	r2, #4
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003c78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c7c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003c80:	2200      	movs	r2, #0
 8003c82:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c84:	f107 0310 	add.w	r3, r7, #16
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f002 fbb7 	bl	80063fc <HAL_RCCEx_PeriphCLKConfig>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8003c94:	f7ff fec8 	bl	8003a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c98:	4b29      	ldr	r3, [pc, #164]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003c9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c9e:	4a28      	ldr	r2, [pc, #160]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ca4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003ca8:	4b25      	ldr	r3, [pc, #148]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003caa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cae:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8003cb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cb6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cc0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003cc4:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003cce:	f043 0308 	orr.w	r3, r3, #8
 8003cd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <HAL_UART_MspInit+0x124>)
 8003cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cdc:	f003 0208 	and.w	r2, r3, #8
 8003ce0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ce4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003cf2:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003cf4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003cf8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d0e:	2307      	movs	r3, #7
 8003d10:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d14:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003d18:	4619      	mov	r1, r3
 8003d1a:	480a      	ldr	r0, [pc, #40]	@ (8003d44 <HAL_UART_MspInit+0x128>)
 8003d1c:	f000 fc66 	bl	80045ec <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003d20:	2200      	movs	r2, #0
 8003d22:	2100      	movs	r1, #0
 8003d24:	203c      	movs	r0, #60	@ 0x3c
 8003d26:	f000 fae3 	bl	80042f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d2a:	203c      	movs	r0, #60	@ 0x3c
 8003d2c:	f000 fafa 	bl	8004324 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003d30:	bf00      	nop
 8003d32:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40004800 	.word	0x40004800
 8003d40:	44020c00 	.word	0x44020c00
 8003d44:	42020c00 	.word	0x42020c00

08003d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d4c:	bf00      	nop
 8003d4e:	e7fd      	b.n	8003d4c <NMI_Handler+0x4>

08003d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d54:	bf00      	nop
 8003d56:	e7fd      	b.n	8003d54 <HardFault_Handler+0x4>

08003d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d5c:	bf00      	nop
 8003d5e:	e7fd      	b.n	8003d5c <MemManage_Handler+0x4>

08003d60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d64:	bf00      	nop
 8003d66:	e7fd      	b.n	8003d64 <BusFault_Handler+0x4>

08003d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d6c:	bf00      	nop
 8003d6e:	e7fd      	b.n	8003d6c <UsageFault_Handler+0x4>

08003d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d82:	bf00      	nop
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d9e:	f000 f9ab 	bl	80040f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003dac:	4802      	ldr	r0, [pc, #8]	@ (8003db8 <USART3_IRQHandler+0x10>)
 8003dae:	f008 fca3 	bl	800c6f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003db2:	bf00      	nop
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20000154 	.word	0x20000154

08003dbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return 1;
 8003dc0:	2301      	movs	r3, #1
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <_kill>:

int _kill(int pid, int sig)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003dd6:	f00a fd59 	bl	800e88c <__errno>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2216      	movs	r2, #22
 8003dde:	601a      	str	r2, [r3, #0]
  return -1;
 8003de0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <_exit>:

void _exit (int status)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003df4:	f04f 31ff 	mov.w	r1, #4294967295
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ffe7 	bl	8003dcc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003dfe:	bf00      	nop
 8003e00:	e7fd      	b.n	8003dfe <_exit+0x12>
	...

08003e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e0c:	4a14      	ldr	r2, [pc, #80]	@ (8003e60 <_sbrk+0x5c>)
 8003e0e:	4b15      	ldr	r3, [pc, #84]	@ (8003e64 <_sbrk+0x60>)
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e18:	4b13      	ldr	r3, [pc, #76]	@ (8003e68 <_sbrk+0x64>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d102      	bne.n	8003e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e20:	4b11      	ldr	r3, [pc, #68]	@ (8003e68 <_sbrk+0x64>)
 8003e22:	4a12      	ldr	r2, [pc, #72]	@ (8003e6c <_sbrk+0x68>)
 8003e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e26:	4b10      	ldr	r3, [pc, #64]	@ (8003e68 <_sbrk+0x64>)
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d207      	bcs.n	8003e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e34:	f00a fd2a 	bl	800e88c <__errno>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	220c      	movs	r2, #12
 8003e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e42:	e009      	b.n	8003e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e44:	4b08      	ldr	r3, [pc, #32]	@ (8003e68 <_sbrk+0x64>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e4a:	4b07      	ldr	r3, [pc, #28]	@ (8003e68 <_sbrk+0x64>)
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4413      	add	r3, r2
 8003e52:	4a05      	ldr	r2, [pc, #20]	@ (8003e68 <_sbrk+0x64>)
 8003e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e56:	68fb      	ldr	r3, [r7, #12]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	200a0000 	.word	0x200a0000
 8003e64:	00000400 	.word	0x00000400
 8003e68:	200001f4 	.word	0x200001f4
 8003e6c:	20000348 	.word	0x20000348

08003e70 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e76:	4b35      	ldr	r3, [pc, #212]	@ (8003f4c <SystemInit+0xdc>)
 8003e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7c:	4a33      	ldr	r2, [pc, #204]	@ (8003f4c <SystemInit+0xdc>)
 8003e7e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e82:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8003e86:	4b32      	ldr	r3, [pc, #200]	@ (8003f50 <SystemInit+0xe0>)
 8003e88:	2201      	movs	r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003e8c:	4b30      	ldr	r3, [pc, #192]	@ (8003f50 <SystemInit+0xe0>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003e92:	4b2f      	ldr	r3, [pc, #188]	@ (8003f50 <SystemInit+0xe0>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8003e98:	4b2d      	ldr	r3, [pc, #180]	@ (8003f50 <SystemInit+0xe0>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	492c      	ldr	r1, [pc, #176]	@ (8003f50 <SystemInit+0xe0>)
 8003e9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f54 <SystemInit+0xe4>)
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8003ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8003f50 <SystemInit+0xe0>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8003eaa:	4b29      	ldr	r3, [pc, #164]	@ (8003f50 <SystemInit+0xe0>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8003eb0:	4b27      	ldr	r3, [pc, #156]	@ (8003f50 <SystemInit+0xe0>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8003eb6:	4b26      	ldr	r3, [pc, #152]	@ (8003f50 <SystemInit+0xe0>)
 8003eb8:	4a27      	ldr	r2, [pc, #156]	@ (8003f58 <SystemInit+0xe8>)
 8003eba:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8003ebc:	4b24      	ldr	r3, [pc, #144]	@ (8003f50 <SystemInit+0xe0>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8003ec2:	4b23      	ldr	r3, [pc, #140]	@ (8003f50 <SystemInit+0xe0>)
 8003ec4:	4a24      	ldr	r2, [pc, #144]	@ (8003f58 <SystemInit+0xe8>)
 8003ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8003ec8:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <SystemInit+0xe0>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8003ece:	4b20      	ldr	r3, [pc, #128]	@ (8003f50 <SystemInit+0xe0>)
 8003ed0:	4a21      	ldr	r2, [pc, #132]	@ (8003f58 <SystemInit+0xe8>)
 8003ed2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8003ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f50 <SystemInit+0xe0>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003eda:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <SystemInit+0xe0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a1c      	ldr	r2, [pc, #112]	@ (8003f50 <SystemInit+0xe0>)
 8003ee0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ee4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f50 <SystemInit+0xe0>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003eec:	4b17      	ldr	r3, [pc, #92]	@ (8003f4c <SystemInit+0xdc>)
 8003eee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003ef2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003ef4:	4b19      	ldr	r3, [pc, #100]	@ (8003f5c <SystemInit+0xec>)
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8003efc:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8003f04:	d003      	beq.n	8003f0e <SystemInit+0x9e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003f0c:	d117      	bne.n	8003f3e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8003f0e:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <SystemInit+0xec>)
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8003f1a:	4b10      	ldr	r3, [pc, #64]	@ (8003f5c <SystemInit+0xec>)
 8003f1c:	4a10      	ldr	r2, [pc, #64]	@ (8003f60 <SystemInit+0xf0>)
 8003f1e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8003f20:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <SystemInit+0xec>)
 8003f22:	4a10      	ldr	r2, [pc, #64]	@ (8003f64 <SystemInit+0xf4>)
 8003f24:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8003f26:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <SystemInit+0xec>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f5c <SystemInit+0xec>)
 8003f2c:	f043 0302 	orr.w	r3, r3, #2
 8003f30:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8003f32:	4b0a      	ldr	r3, [pc, #40]	@ (8003f5c <SystemInit+0xec>)
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4a09      	ldr	r2, [pc, #36]	@ (8003f5c <SystemInit+0xec>)
 8003f38:	f043 0301 	orr.w	r3, r3, #1
 8003f3c:	61d3      	str	r3, [r2, #28]
  }
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	e000ed00 	.word	0xe000ed00
 8003f50:	44020c00 	.word	0x44020c00
 8003f54:	eae2eae3 	.word	0xeae2eae3
 8003f58:	01010280 	.word	0x01010280
 8003f5c:	40022000 	.word	0x40022000
 8003f60:	08192a3b 	.word	0x08192a3b
 8003f64:	4c5d6e7f 	.word	0x4c5d6e7f

08003f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f68:	480d      	ldr	r0, [pc, #52]	@ (8003fa0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f6a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f6c:	f7ff ff80 	bl	8003e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f70:	480c      	ldr	r0, [pc, #48]	@ (8003fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f72:	490d      	ldr	r1, [pc, #52]	@ (8003fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f74:	4a0d      	ldr	r2, [pc, #52]	@ (8003fac <LoopForever+0xe>)
  movs r3, #0
 8003f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f78:	e002      	b.n	8003f80 <LoopCopyDataInit>

08003f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f7e:	3304      	adds	r3, #4

08003f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f84:	d3f9      	bcc.n	8003f7a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f86:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f88:	4c0a      	ldr	r4, [pc, #40]	@ (8003fb4 <LoopForever+0x16>)
  movs r3, #0
 8003f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f8c:	e001      	b.n	8003f92 <LoopFillZerobss>

08003f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f90:	3204      	adds	r2, #4

08003f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f94:	d3fb      	bcc.n	8003f8e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003f96:	f00a fc7f 	bl	800e898 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f9a:	f7ff fa3f 	bl	800341c <main>

08003f9e <LoopForever>:

LoopForever:
    b LoopForever
 8003f9e:	e7fe      	b.n	8003f9e <LoopForever>
  ldr   r0, =_estack
 8003fa0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fa8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003fac:	0800ed4c 	.word	0x0800ed4c
  ldr r2, =_sbss
 8003fb0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8003fb4:	20000348 	.word	0x20000348

08003fb8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fb8:	e7fe      	b.n	8003fb8 <ADC1_IRQHandler>
	...

08003fbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f000 f98a 	bl	80042da <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003fc6:	f002 f88f 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004000 <HAL_Init+0x44>)
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	490b      	ldr	r1, [pc, #44]	@ (8004004 <HAL_Init+0x48>)
 8003fd6:	5ccb      	ldrb	r3, [r1, r3]
 8003fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8004008 <HAL_Init+0x4c>)
 8003fde:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003fe0:	2004      	movs	r0, #4
 8003fe2:	f000 f9cf 	bl	8004384 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fe6:	200f      	movs	r0, #15
 8003fe8:	f000 f810 	bl	800400c <HAL_InitTick>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e002      	b.n	8003ffc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003ff6:	f7ff fd1d 	bl	8003a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	44020c00 	.word	0x44020c00
 8004004:	0800ebf8 	.word	0x0800ebf8
 8004008:	20000000 	.word	0x20000000

0800400c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004018:	4b33      	ldr	r3, [pc, #204]	@ (80040e8 <HAL_InitTick+0xdc>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e05c      	b.n	80040de <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004024:	4b31      	ldr	r3, [pc, #196]	@ (80040ec <HAL_InitTick+0xe0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b04      	cmp	r3, #4
 800402e:	d10c      	bne.n	800404a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004030:	4b2f      	ldr	r3, [pc, #188]	@ (80040f0 <HAL_InitTick+0xe4>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b2c      	ldr	r3, [pc, #176]	@ (80040e8 <HAL_InitTick+0xdc>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	4619      	mov	r1, r3
 800403a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800403e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004042:	fbb2 f3f3 	udiv	r3, r2, r3
 8004046:	60fb      	str	r3, [r7, #12]
 8004048:	e037      	b.n	80040ba <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800404a:	f000 f9f3 	bl	8004434 <HAL_SYSTICK_GetCLKSourceConfig>
 800404e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2b02      	cmp	r3, #2
 8004054:	d023      	beq.n	800409e <HAL_InitTick+0x92>
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d82d      	bhi.n	80040b8 <HAL_InitTick+0xac>
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_InitTick+0x5e>
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d00d      	beq.n	8004084 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004068:	e026      	b.n	80040b8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800406a:	4b21      	ldr	r3, [pc, #132]	@ (80040f0 <HAL_InitTick+0xe4>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	4b1e      	ldr	r3, [pc, #120]	@ (80040e8 <HAL_InitTick+0xdc>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	4619      	mov	r1, r3
 8004074:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004078:	fbb3 f3f1 	udiv	r3, r3, r1
 800407c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004080:	60fb      	str	r3, [r7, #12]
        break;
 8004082:	e01a      	b.n	80040ba <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004084:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <HAL_InitTick+0xdc>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800408e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004092:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8004096:	fbb2 f3f3 	udiv	r3, r2, r3
 800409a:	60fb      	str	r3, [r7, #12]
        break;
 800409c:	e00d      	b.n	80040ba <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800409e:	4b12      	ldr	r3, [pc, #72]	@ (80040e8 <HAL_InitTick+0xdc>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80040ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	60fb      	str	r3, [r7, #12]
        break;
 80040b6:	e000      	b.n	80040ba <HAL_InitTick+0xae>
        break;
 80040b8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f940 	bl	8004340 <HAL_SYSTICK_Config>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e009      	b.n	80040de <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040ca:	2200      	movs	r2, #0
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	f04f 30ff 	mov.w	r0, #4294967295
 80040d2:	f000 f90d 	bl	80042f0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80040d6:	4a07      	ldr	r2, [pc, #28]	@ (80040f4 <HAL_InitTick+0xe8>)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000008 	.word	0x20000008
 80040ec:	e000e010 	.word	0xe000e010
 80040f0:	20000000 	.word	0x20000000
 80040f4:	20000004 	.word	0x20000004

080040f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80040fc:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <HAL_IncTick+0x20>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	4b06      	ldr	r3, [pc, #24]	@ (800411c <HAL_IncTick+0x24>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4413      	add	r3, r2
 8004108:	4a04      	ldr	r2, [pc, #16]	@ (800411c <HAL_IncTick+0x24>)
 800410a:	6013      	str	r3, [r2, #0]
}
 800410c:	bf00      	nop
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	20000008 	.word	0x20000008
 800411c:	200001f8 	.word	0x200001f8

08004120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return uwTick;
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <HAL_GetTick+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	4618      	mov	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	200001f8 	.word	0x200001f8

08004138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004140:	f7ff ffee 	bl	8004120 <HAL_GetTick>
 8004144:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004150:	d005      	beq.n	800415e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004152:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <HAL_Delay+0x44>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4413      	add	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800415e:	bf00      	nop
 8004160:	f7ff ffde 	bl	8004120 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	429a      	cmp	r2, r3
 800416e:	d8f7      	bhi.n	8004160 <HAL_Delay+0x28>
  {
  }
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	20000008 	.word	0x20000008

08004180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004190:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800419c:	4013      	ands	r3, r2
 800419e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041b2:	4a04      	ldr	r2, [pc, #16]	@ (80041c4 <__NVIC_SetPriorityGrouping+0x44>)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	60d3      	str	r3, [r2, #12]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	e000ed00 	.word	0xe000ed00

080041c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041cc:	4b04      	ldr	r3, [pc, #16]	@ (80041e0 <__NVIC_GetPriorityGrouping+0x18>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	0a1b      	lsrs	r3, r3, #8
 80041d2:	f003 0307 	and.w	r3, r3, #7
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	e000ed00 	.word	0xe000ed00

080041e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	db0b      	blt.n	800420e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041f6:	88fb      	ldrh	r3, [r7, #6]
 80041f8:	f003 021f 	and.w	r2, r3, #31
 80041fc:	4907      	ldr	r1, [pc, #28]	@ (800421c <__NVIC_EnableIRQ+0x38>)
 80041fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004202:	095b      	lsrs	r3, r3, #5
 8004204:	2001      	movs	r0, #1
 8004206:	fa00 f202 	lsl.w	r2, r0, r2
 800420a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	e000e100 	.word	0xe000e100

08004220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	6039      	str	r1, [r7, #0]
 800422a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800422c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004230:	2b00      	cmp	r3, #0
 8004232:	db0a      	blt.n	800424a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	b2da      	uxtb	r2, r3
 8004238:	490c      	ldr	r1, [pc, #48]	@ (800426c <__NVIC_SetPriority+0x4c>)
 800423a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800423e:	0112      	lsls	r2, r2, #4
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	440b      	add	r3, r1
 8004244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004248:	e00a      	b.n	8004260 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	b2da      	uxtb	r2, r3
 800424e:	4908      	ldr	r1, [pc, #32]	@ (8004270 <__NVIC_SetPriority+0x50>)
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	3b04      	subs	r3, #4
 8004258:	0112      	lsls	r2, r2, #4
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	440b      	add	r3, r1
 800425e:	761a      	strb	r2, [r3, #24]
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	e000e100 	.word	0xe000e100
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004274:	b480      	push	{r7}
 8004276:	b089      	sub	sp, #36	@ 0x24
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f1c3 0307 	rsb	r3, r3, #7
 800428e:	2b04      	cmp	r3, #4
 8004290:	bf28      	it	cs
 8004292:	2304      	movcs	r3, #4
 8004294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	3304      	adds	r3, #4
 800429a:	2b06      	cmp	r3, #6
 800429c:	d902      	bls.n	80042a4 <NVIC_EncodePriority+0x30>
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	3b03      	subs	r3, #3
 80042a2:	e000      	b.n	80042a6 <NVIC_EncodePriority+0x32>
 80042a4:	2300      	movs	r3, #0
 80042a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	43da      	mvns	r2, r3
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	401a      	ands	r2, r3
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042bc:	f04f 31ff 	mov.w	r1, #4294967295
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fa01 f303 	lsl.w	r3, r1, r3
 80042c6:	43d9      	mvns	r1, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042cc:	4313      	orrs	r3, r2
         );
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3724      	adds	r7, #36	@ 0x24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr

080042da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff ff4c 	bl	8004180 <__NVIC_SetPriorityGrouping>
}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042fe:	f7ff ff63 	bl	80041c8 <__NVIC_GetPriorityGrouping>
 8004302:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	68b9      	ldr	r1, [r7, #8]
 8004308:	6978      	ldr	r0, [r7, #20]
 800430a:	f7ff ffb3 	bl	8004274 <NVIC_EncodePriority>
 800430e:	4602      	mov	r2, r0
 8004310:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff ff82 	bl	8004220 <__NVIC_SetPriority>
}
 800431c:	bf00      	nop
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	4603      	mov	r3, r0
 800432c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800432e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff ff56 	bl	80041e4 <__NVIC_EnableIRQ>
}
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3b01      	subs	r3, #1
 800434c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004350:	d301      	bcc.n	8004356 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004352:	2301      	movs	r3, #1
 8004354:	e00d      	b.n	8004372 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004356:	4a0a      	ldr	r2, [pc, #40]	@ (8004380 <HAL_SYSTICK_Config+0x40>)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3b01      	subs	r3, #1
 800435c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800435e:	4b08      	ldr	r3, [pc, #32]	@ (8004380 <HAL_SYSTICK_Config+0x40>)
 8004360:	2200      	movs	r2, #0
 8004362:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004364:	4b06      	ldr	r3, [pc, #24]	@ (8004380 <HAL_SYSTICK_Config+0x40>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a05      	ldr	r2, [pc, #20]	@ (8004380 <HAL_SYSTICK_Config+0x40>)
 800436a:	f043 0303 	orr.w	r3, r3, #3
 800436e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	e000e010 	.word	0xe000e010

08004384 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b04      	cmp	r3, #4
 8004390:	d844      	bhi.n	800441c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004392:	a201      	add	r2, pc, #4	@ (adr r2, 8004398 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004398:	080043bb 	.word	0x080043bb
 800439c:	080043d9 	.word	0x080043d9
 80043a0:	080043fb 	.word	0x080043fb
 80043a4:	0800441d 	.word	0x0800441d
 80043a8:	080043ad 	.word	0x080043ad
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80043ac:	4b1f      	ldr	r3, [pc, #124]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1e      	ldr	r2, [pc, #120]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043b2:	f043 0304 	orr.w	r3, r3, #4
 80043b6:	6013      	str	r3, [r2, #0]
      break;
 80043b8:	e031      	b.n	800441e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80043ba:	4b1c      	ldr	r3, [pc, #112]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a1b      	ldr	r2, [pc, #108]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043c0:	f023 0304 	bic.w	r3, r3, #4
 80043c4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80043c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80043c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043cc:	4a18      	ldr	r2, [pc, #96]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80043ce:	f023 030c 	bic.w	r3, r3, #12
 80043d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80043d6:	e022      	b.n	800441e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80043d8:	4b14      	ldr	r3, [pc, #80]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a13      	ldr	r2, [pc, #76]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043de:	f023 0304 	bic.w	r3, r3, #4
 80043e2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80043e4:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80043e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043ea:	f023 030c 	bic.w	r3, r3, #12
 80043ee:	4a10      	ldr	r2, [pc, #64]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80043f0:	f043 0304 	orr.w	r3, r3, #4
 80043f4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80043f8:	e011      	b.n	800441e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80043fa:	4b0c      	ldr	r3, [pc, #48]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a0b      	ldr	r2, [pc, #44]	@ (800442c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004400:	f023 0304 	bic.w	r3, r3, #4
 8004404:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8004406:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004408:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800440c:	f023 030c 	bic.w	r3, r3, #12
 8004410:	4a07      	ldr	r2, [pc, #28]	@ (8004430 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004412:	f043 0308 	orr.w	r3, r3, #8
 8004416:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800441a:	e000      	b.n	800441e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800441c:	bf00      	nop
  }
}
 800441e:	bf00      	nop
 8004420:	370c      	adds	r7, #12
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000e010 	.word	0xe000e010
 8004430:	44020c00 	.word	0x44020c00

08004434 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800443a:	4b17      	ldr	r3, [pc, #92]	@ (8004498 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0304 	and.w	r3, r3, #4
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004446:	2304      	movs	r3, #4
 8004448:	607b      	str	r3, [r7, #4]
 800444a:	e01e      	b.n	800448a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800444c:	4b13      	ldr	r3, [pc, #76]	@ (800449c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800444e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	2b08      	cmp	r3, #8
 800445c:	d00f      	beq.n	800447e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d80f      	bhi.n	8004484 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b04      	cmp	r3, #4
 800446e:	d003      	beq.n	8004478 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004470:	e008      	b.n	8004484 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004472:	2300      	movs	r3, #0
 8004474:	607b      	str	r3, [r7, #4]
        break;
 8004476:	e008      	b.n	800448a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004478:	2301      	movs	r3, #1
 800447a:	607b      	str	r3, [r7, #4]
        break;
 800447c:	e005      	b.n	800448a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800447e:	2302      	movs	r3, #2
 8004480:	607b      	str	r3, [r7, #4]
        break;
 8004482:	e002      	b.n	800448a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004484:	2300      	movs	r3, #0
 8004486:	607b      	str	r3, [r7, #4]
        break;
 8004488:	bf00      	nop
    }
  }
  return systick_source;
 800448a:	687b      	ldr	r3, [r7, #4]
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	e000e010 	.word	0xe000e010
 800449c:	44020c00 	.word	0x44020c00

080044a0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80044a8:	f7ff fe3a 	bl	8004120 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d101      	bne.n	80044b8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e06b      	b.n	8004590 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d008      	beq.n	80044d6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e05c      	b.n	8004590 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0204 	orr.w	r2, r2, #4
 80044e4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2205      	movs	r2, #5
 80044ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80044ee:	e020      	b.n	8004532 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80044f0:	f7ff fe16 	bl	8004120 <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d919      	bls.n	8004532 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004502:	f043 0210 	orr.w	r2, r3, #16
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2203      	movs	r2, #3
 800450e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004522:	2201      	movs	r2, #1
 8004524:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e02e      	b.n	8004590 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d0d7      	beq.n	80044f0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0202 	orr.w	r2, r2, #2
 800454e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2204      	movs	r2, #4
 8004554:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004560:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800456e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800457a:	2201      	movs	r2, #1
 800457c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2200      	movs	r2, #0
 8004584:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e019      	b.n	80045de <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d004      	beq.n	80045c0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e00e      	b.n	80045de <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2204      	movs	r2, #4
 80045c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045d6:	f043 0304 	orr.w	r3, r3, #4
 80045da:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
	...

080045ec <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80045fa:	e136      	b.n	800486a <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	2101      	movs	r1, #1
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	fa01 f303 	lsl.w	r3, r1, r3
 8004608:	4013      	ands	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 8128 	beq.w	8004864 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b02      	cmp	r3, #2
 800461a:	d003      	beq.n	8004624 <HAL_GPIO_Init+0x38>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b12      	cmp	r3, #18
 8004622:	d125      	bne.n	8004670 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	08da      	lsrs	r2, r3, #3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3208      	adds	r2, #8
 800462c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004630:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	220f      	movs	r2, #15
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	43db      	mvns	r3, r3
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	4013      	ands	r3, r2
 8004646:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f003 020f 	and.w	r2, r3, #15
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	4313      	orrs	r3, r2
 8004660:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	08da      	lsrs	r2, r3, #3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3208      	adds	r2, #8
 800466a:	6979      	ldr	r1, [r7, #20]
 800466c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	2203      	movs	r2, #3
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4013      	ands	r3, r2
 8004686:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f003 0203 	and.w	r2, r3, #3
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d00b      	beq.n	80046c4 <HAL_GPIO_Init+0xd8>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d007      	beq.n	80046c4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046b8:	2b11      	cmp	r3, #17
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	2b12      	cmp	r3, #18
 80046c2:	d130      	bne.n	8004726 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	2203      	movs	r2, #3
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	43db      	mvns	r3, r3
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4013      	ands	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046fa:	2201      	movs	r2, #1
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43db      	mvns	r3, r3
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4013      	ands	r3, r2
 8004708:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	091b      	lsrs	r3, r3, #4
 8004710:	f003 0201 	and.w	r2, r3, #1
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b03      	cmp	r3, #3
 800472c:	d017      	beq.n	800475e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	2203      	movs	r2, #3
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43db      	mvns	r3, r3
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	4013      	ands	r3, r2
 8004744:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	4313      	orrs	r3, r2
 8004756:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d07c      	beq.n	8004864 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800476a:	4a47      	ldr	r2, [pc, #284]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	089b      	lsrs	r3, r3, #2
 8004770:	3318      	adds	r3, #24
 8004772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004776:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	220f      	movs	r2, #15
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	43db      	mvns	r3, r3
 8004788:	697a      	ldr	r2, [r7, #20]
 800478a:	4013      	ands	r3, r2
 800478c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	0a9a      	lsrs	r2, r3, #10
 8004792:	4b3e      	ldr	r3, [pc, #248]	@ (800488c <HAL_GPIO_Init+0x2a0>)
 8004794:	4013      	ands	r3, r2
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	f002 0203 	and.w	r2, r2, #3
 800479c:	00d2      	lsls	r2, r2, #3
 800479e:	4093      	lsls	r3, r2
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80047a6:	4938      	ldr	r1, [pc, #224]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	089b      	lsrs	r3, r3, #2
 80047ac:	3318      	adds	r3, #24
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80047b4:	4b34      	ldr	r3, [pc, #208]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	43db      	mvns	r3, r3
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4013      	ands	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d003      	beq.n	80047d8 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80047d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80047de:	4b2a      	ldr	r3, [pc, #168]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	43db      	mvns	r3, r3
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4013      	ands	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8004802:	4a21      	ldr	r2, [pc, #132]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004808:	4b1f      	ldr	r3, [pc, #124]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 800480a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800480e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	43db      	mvns	r3, r3
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	4013      	ands	r3, r2
 8004818:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800482e:	4a16      	ldr	r2, [pc, #88]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004836:	4b14      	ldr	r3, [pc, #80]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 8004838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800483c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	43db      	mvns	r3, r3
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	4013      	ands	r3, r2
 8004846:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800485c:	4a0a      	ldr	r2, [pc, #40]	@ (8004888 <HAL_GPIO_Init+0x29c>)
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	3301      	adds	r3, #1
 8004868:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	fa22 f303 	lsr.w	r3, r2, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	f47f aec1 	bne.w	80045fc <HAL_GPIO_Init+0x10>
  }
}
 800487a:	bf00      	nop
 800487c:	bf00      	nop
 800487e:	371c      	adds	r7, #28
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	44022000 	.word	0x44022000
 800488c:	002f7f7f 	.word	0x002f7f7f

08004890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	807b      	strh	r3, [r7, #2]
 800489c:	4613      	mov	r3, r2
 800489e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80048a0:	787b      	ldrb	r3, [r7, #1]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048ac:	e002      	b.n	80048b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048ae:	887a      	ldrh	r2, [r7, #2]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e08d      	b.n	80049ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7ff f8ac 	bl	8003a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2224      	movs	r2, #36	@ 0x24
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 0201 	bic.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004910:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004920:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d107      	bne.n	800493a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004936:	609a      	str	r2, [r3, #8]
 8004938:	e006      	b.n	8004948 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689a      	ldr	r2, [r3, #8]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004946:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	2b02      	cmp	r3, #2
 800494e:	d108      	bne.n	8004962 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800495e:	605a      	str	r2, [r3, #4]
 8004960:	e007      	b.n	8004972 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004984:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68da      	ldr	r2, [r3, #12]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004994:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69d9      	ldr	r1, [r3, #28]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1a      	ldr	r2, [r3, #32]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
	...

080049f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b088      	sub	sp, #32
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	4608      	mov	r0, r1
 8004a02:	4611      	mov	r1, r2
 8004a04:	461a      	mov	r2, r3
 8004a06:	4603      	mov	r3, r0
 8004a08:	817b      	strh	r3, [r7, #10]
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	813b      	strh	r3, [r7, #8]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b20      	cmp	r3, #32
 8004a1c:	f040 80f9 	bne.w	8004c12 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_I2C_Mem_Write+0x34>
 8004a26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a32:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0ed      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_I2C_Mem_Write+0x4e>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e0e6      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a4e:	f7ff fb67 	bl	8004120 <HAL_GetTick>
 8004a52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	2319      	movs	r3, #25
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 fac3 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d001      	beq.n	8004a70 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e0d1      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2221      	movs	r2, #33	@ 0x21
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2240      	movs	r2, #64	@ 0x40
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a3a      	ldr	r2, [r7, #32]
 8004a8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a98:	88f8      	ldrh	r0, [r7, #6]
 8004a9a:	893a      	ldrh	r2, [r7, #8]
 8004a9c:	8979      	ldrh	r1, [r7, #10]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 f9d3 	bl	8004e54 <I2C_RequestMemoryWrite>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d005      	beq.n	8004ac0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0a9      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2bff      	cmp	r3, #255	@ 0xff
 8004ac8:	d90e      	bls.n	8004ae8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	22ff      	movs	r2, #255	@ 0xff
 8004ace:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad4:	b2da      	uxtb	r2, r3
 8004ad6:	8979      	ldrh	r1, [r7, #10]
 8004ad8:	2300      	movs	r3, #0
 8004ada:	9300      	str	r3, [sp, #0]
 8004adc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fc47 	bl	8005374 <I2C_TransferConfig>
 8004ae6:	e00f      	b.n	8004b08 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	8979      	ldrh	r1, [r7, #10]
 8004afa:	2300      	movs	r3, #0
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 fc36 	bl	8005374 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 fac6 	bl	800509e <I2C_WaitOnTXISFlagUntilTimeout>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e07b      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b20:	781a      	ldrb	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2c:	1c5a      	adds	r2, r3, #1
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b44:	3b01      	subs	r3, #1
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d034      	beq.n	8004bc0 <HAL_I2C_Mem_Write+0x1c8>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d130      	bne.n	8004bc0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	2200      	movs	r2, #0
 8004b66:	2180      	movs	r1, #128	@ 0x80
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 fa3f 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e04d      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	2bff      	cmp	r3, #255	@ 0xff
 8004b80:	d90e      	bls.n	8004ba0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	22ff      	movs	r2, #255	@ 0xff
 8004b86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	8979      	ldrh	r1, [r7, #10]
 8004b90:	2300      	movs	r3, #0
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 fbeb 	bl	8005374 <I2C_TransferConfig>
 8004b9e:	e00f      	b.n	8004bc0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	8979      	ldrh	r1, [r7, #10]
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 fbda 	bl	8005374 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d19e      	bne.n	8004b08 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 faac 	bl	800512c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e01a      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2220      	movs	r2, #32
 8004be4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6859      	ldr	r1, [r3, #4]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c1c <HAL_I2C_Mem_Write+0x224>)
 8004bf2:	400b      	ands	r3, r1
 8004bf4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2220      	movs	r2, #32
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	e000      	b.n	8004c14 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004c12:	2302      	movs	r3, #2
  }
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	fe00e800 	.word	0xfe00e800

08004c20 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b088      	sub	sp, #32
 8004c24:	af02      	add	r7, sp, #8
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	4608      	mov	r0, r1
 8004c2a:	4611      	mov	r1, r2
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	4603      	mov	r3, r0
 8004c30:	817b      	strh	r3, [r7, #10]
 8004c32:	460b      	mov	r3, r1
 8004c34:	813b      	strh	r3, [r7, #8]
 8004c36:	4613      	mov	r3, r2
 8004c38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b20      	cmp	r3, #32
 8004c44:	f040 80fd 	bne.w	8004e42 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <HAL_I2C_Mem_Read+0x34>
 8004c4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d105      	bne.n	8004c60 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c5a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e0f1      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_I2C_Mem_Read+0x4e>
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	e0ea      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c76:	f7ff fa53 	bl	8004120 <HAL_GetTick>
 8004c7a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	2319      	movs	r3, #25
 8004c82:	2201      	movs	r2, #1
 8004c84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f9af 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e0d5      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2222      	movs	r2, #34	@ 0x22
 8004c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2240      	movs	r2, #64	@ 0x40
 8004ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a3a      	ldr	r2, [r7, #32]
 8004cb2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cc0:	88f8      	ldrh	r0, [r7, #6]
 8004cc2:	893a      	ldrh	r2, [r7, #8]
 8004cc4:	8979      	ldrh	r1, [r7, #10]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	9301      	str	r3, [sp, #4]
 8004cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	4603      	mov	r3, r0
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f000 f913 	bl	8004efc <I2C_RequestMemoryRead>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0ad      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2bff      	cmp	r3, #255	@ 0xff
 8004cf0:	d90e      	bls.n	8004d10 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	22ff      	movs	r2, #255	@ 0xff
 8004cf6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	8979      	ldrh	r1, [r7, #10]
 8004d00:	4b52      	ldr	r3, [pc, #328]	@ (8004e4c <HAL_I2C_Mem_Read+0x22c>)
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 fb33 	bl	8005374 <I2C_TransferConfig>
 8004d0e:	e00f      	b.n	8004d30 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	8979      	ldrh	r1, [r7, #10]
 8004d22:	4b4a      	ldr	r3, [pc, #296]	@ (8004e4c <HAL_I2C_Mem_Read+0x22c>)
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f000 fb22 	bl	8005374 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	2200      	movs	r2, #0
 8004d38:	2104      	movs	r1, #4
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 f956 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e07c      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	3b01      	subs	r3, #1
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d034      	beq.n	8004df0 <HAL_I2C_Mem_Read+0x1d0>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d130      	bne.n	8004df0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d94:	2200      	movs	r2, #0
 8004d96:	2180      	movs	r1, #128	@ 0x80
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 f927 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e04d      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2bff      	cmp	r3, #255	@ 0xff
 8004db0:	d90e      	bls.n	8004dd0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	22ff      	movs	r2, #255	@ 0xff
 8004db6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dbc:	b2da      	uxtb	r2, r3
 8004dbe:	8979      	ldrh	r1, [r7, #10]
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fad3 	bl	8005374 <I2C_TransferConfig>
 8004dce:	e00f      	b.n	8004df0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd4:	b29a      	uxth	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	8979      	ldrh	r1, [r7, #10]
 8004de2:	2300      	movs	r3, #0
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fac2 	bl	8005374 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d19a      	bne.n	8004d30 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 f994 	bl	800512c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e01a      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2220      	movs	r2, #32
 8004e14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6859      	ldr	r1, [r3, #4]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	4b0b      	ldr	r3, [pc, #44]	@ (8004e50 <HAL_I2C_Mem_Read+0x230>)
 8004e22:	400b      	ands	r3, r1
 8004e24:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e000      	b.n	8004e44 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004e42:	2302      	movs	r3, #2
  }
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3718      	adds	r7, #24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	80002400 	.word	0x80002400
 8004e50:	fe00e800 	.word	0xfe00e800

08004e54 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af02      	add	r7, sp, #8
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	4608      	mov	r0, r1
 8004e5e:	4611      	mov	r1, r2
 8004e60:	461a      	mov	r2, r3
 8004e62:	4603      	mov	r3, r0
 8004e64:	817b      	strh	r3, [r7, #10]
 8004e66:	460b      	mov	r3, r1
 8004e68:	813b      	strh	r3, [r7, #8]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004e6e:	88fb      	ldrh	r3, [r7, #6]
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	8979      	ldrh	r1, [r7, #10]
 8004e74:	4b20      	ldr	r3, [pc, #128]	@ (8004ef8 <I2C_RequestMemoryWrite+0xa4>)
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 fa79 	bl	8005374 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e82:	69fa      	ldr	r2, [r7, #28]
 8004e84:	69b9      	ldr	r1, [r7, #24]
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 f909 	bl	800509e <I2C_WaitOnTXISFlagUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e02c      	b.n	8004ef0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d105      	bne.n	8004ea8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e9c:	893b      	ldrh	r3, [r7, #8]
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ea6:	e015      	b.n	8004ed4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ea8:	893b      	ldrh	r3, [r7, #8]
 8004eaa:	0a1b      	lsrs	r3, r3, #8
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eb6:	69fa      	ldr	r2, [r7, #28]
 8004eb8:	69b9      	ldr	r1, [r7, #24]
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f000 f8ef 	bl	800509e <I2C_WaitOnTXISFlagUntilTimeout>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e012      	b.n	8004ef0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004eca:	893b      	ldrh	r3, [r7, #8]
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	2200      	movs	r2, #0
 8004edc:	2180      	movs	r1, #128	@ 0x80
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f884 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	80002000 	.word	0x80002000

08004efc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	817b      	strh	r3, [r7, #10]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	813b      	strh	r3, [r7, #8]
 8004f12:	4613      	mov	r3, r2
 8004f14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004f16:	88fb      	ldrh	r3, [r7, #6]
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	8979      	ldrh	r1, [r7, #10]
 8004f1c:	4b20      	ldr	r3, [pc, #128]	@ (8004fa0 <I2C_RequestMemoryRead+0xa4>)
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	2300      	movs	r3, #0
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f000 fa26 	bl	8005374 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f28:	69fa      	ldr	r2, [r7, #28]
 8004f2a:	69b9      	ldr	r1, [r7, #24]
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 f8b6 	bl	800509e <I2C_WaitOnTXISFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e02c      	b.n	8004f96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f3c:	88fb      	ldrh	r3, [r7, #6]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d105      	bne.n	8004f4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f42:	893b      	ldrh	r3, [r7, #8]
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f4c:	e015      	b.n	8004f7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f4e:	893b      	ldrh	r3, [r7, #8]
 8004f50:	0a1b      	lsrs	r3, r3, #8
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f5c:	69fa      	ldr	r2, [r7, #28]
 8004f5e:	69b9      	ldr	r1, [r7, #24]
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 f89c 	bl	800509e <I2C_WaitOnTXISFlagUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e012      	b.n	8004f96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f70:	893b      	ldrh	r3, [r7, #8]
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	2200      	movs	r2, #0
 8004f82:	2140      	movs	r1, #64	@ 0x40
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f000 f831 	bl	8004fec <I2C_WaitOnFlagUntilTimeout>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	80002000 	.word	0x80002000

08004fa4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d103      	bne.n	8004fc2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f003 0301 	and.w	r3, r3, #1
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d007      	beq.n	8004fe0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	619a      	str	r2, [r3, #24]
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ffc:	e03b      	b.n	8005076 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	6839      	ldr	r1, [r7, #0]
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 f8d6 	bl	80051b4 <I2C_IsErrorOccurred>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e041      	b.n	8005096 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d02d      	beq.n	8005076 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501a:	f7ff f881 	bl	8004120 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <I2C_WaitOnFlagUntilTimeout+0x44>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d122      	bne.n	8005076 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699a      	ldr	r2, [r3, #24]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4013      	ands	r3, r2
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	429a      	cmp	r2, r3
 800503e:	bf0c      	ite	eq
 8005040:	2301      	moveq	r3, #1
 8005042:	2300      	movne	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	461a      	mov	r2, r3
 8005048:	79fb      	ldrb	r3, [r7, #7]
 800504a:	429a      	cmp	r2, r3
 800504c:	d113      	bne.n	8005076 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005052:	f043 0220 	orr.w	r2, r3, #32
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2220      	movs	r2, #32
 800505e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e00f      	b.n	8005096 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	699a      	ldr	r2, [r3, #24]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4013      	ands	r3, r2
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	429a      	cmp	r2, r3
 8005084:	bf0c      	ite	eq
 8005086:	2301      	moveq	r3, #1
 8005088:	2300      	movne	r3, #0
 800508a:	b2db      	uxtb	r3, r3
 800508c:	461a      	mov	r2, r3
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	429a      	cmp	r2, r3
 8005092:	d0b4      	beq.n	8004ffe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050aa:	e033      	b.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	68b9      	ldr	r1, [r7, #8]
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 f87f 	bl	80051b4 <I2C_IsErrorOccurred>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e031      	b.n	8005124 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c6:	d025      	beq.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c8:	f7ff f82a 	bl	8004120 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d302      	bcc.n	80050de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d11a      	bne.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d013      	beq.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f0:	f043 0220 	orr.w	r2, r3, #32
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e007      	b.n	8005124 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b02      	cmp	r3, #2
 8005120:	d1c4      	bne.n	80050ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005138:	e02f      	b.n	800519a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 f838 	bl	80051b4 <I2C_IsErrorOccurred>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e02d      	b.n	80051aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800514e:	f7fe ffe7 	bl	8004120 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	429a      	cmp	r2, r3
 800515c:	d302      	bcc.n	8005164 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d11a      	bne.n	800519a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	f003 0320 	and.w	r3, r3, #32
 800516e:	2b20      	cmp	r3, #32
 8005170:	d013      	beq.n	800519a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005176:	f043 0220 	orr.w	r2, r3, #32
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e007      	b.n	80051aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	d1c8      	bne.n	800513a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
	...

080051b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08a      	sub	sp, #40	@ 0x28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80051ce:	2300      	movs	r3, #0
 80051d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d068      	beq.n	80052b2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2210      	movs	r2, #16
 80051e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80051e8:	e049      	b.n	800527e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f0:	d045      	beq.n	800527e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80051f2:	f7fe ff95 	bl	8004120 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	68ba      	ldr	r2, [r7, #8]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d302      	bcc.n	8005208 <I2C_IsErrorOccurred+0x54>
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d13a      	bne.n	800527e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005212:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800521a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800522a:	d121      	bne.n	8005270 <I2C_IsErrorOccurred+0xbc>
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005232:	d01d      	beq.n	8005270 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005234:	7cfb      	ldrb	r3, [r7, #19]
 8005236:	2b20      	cmp	r3, #32
 8005238:	d01a      	beq.n	8005270 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005248:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800524a:	f7fe ff69 	bl	8004120 <HAL_GetTick>
 800524e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005250:	e00e      	b.n	8005270 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005252:	f7fe ff65 	bl	8004120 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b19      	cmp	r3, #25
 800525e:	d907      	bls.n	8005270 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005260:	6a3b      	ldr	r3, [r7, #32]
 8005262:	f043 0320 	orr.w	r3, r3, #32
 8005266:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800526e:	e006      	b.n	800527e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b20      	cmp	r3, #32
 800527c:	d1e9      	bne.n	8005252 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b20      	cmp	r3, #32
 800528a:	d003      	beq.n	8005294 <I2C_IsErrorOccurred+0xe0>
 800528c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005290:	2b00      	cmp	r3, #0
 8005292:	d0aa      	beq.n	80051ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005294:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005298:	2b00      	cmp	r3, #0
 800529a:	d103      	bne.n	80052a4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2220      	movs	r2, #32
 80052a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	f043 0304 	orr.w	r3, r3, #4
 80052aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00b      	beq.n	80052dc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80052c4:	6a3b      	ldr	r3, [r7, #32]
 80052c6:	f043 0301 	orr.w	r3, r3, #1
 80052ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00b      	beq.n	80052fe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80052e6:	6a3b      	ldr	r3, [r7, #32]
 80052e8:	f043 0308 	orr.w	r3, r3, #8
 80052ec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	f043 0302 	orr.w	r3, r3, #2
 800530e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005318:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005320:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01c      	beq.n	8005362 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f7ff fe3b 	bl	8004fa4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6859      	ldr	r1, [r3, #4]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	4b0d      	ldr	r3, [pc, #52]	@ (8005370 <I2C_IsErrorOccurred+0x1bc>)
 800533a:	400b      	ands	r3, r1
 800533c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	431a      	orrs	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005362:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005366:	4618      	mov	r0, r3
 8005368:	3728      	adds	r7, #40	@ 0x28
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	fe00e800 	.word	0xfe00e800

08005374 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	607b      	str	r3, [r7, #4]
 800537e:	460b      	mov	r3, r1
 8005380:	817b      	strh	r3, [r7, #10]
 8005382:	4613      	mov	r3, r2
 8005384:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005386:	897b      	ldrh	r3, [r7, #10]
 8005388:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800538c:	7a7b      	ldrb	r3, [r7, #9]
 800538e:	041b      	lsls	r3, r3, #16
 8005390:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005394:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	4313      	orrs	r3, r2
 800539e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053a2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	6a3b      	ldr	r3, [r7, #32]
 80053ac:	0d5b      	lsrs	r3, r3, #21
 80053ae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80053b2:	4b08      	ldr	r3, [pc, #32]	@ (80053d4 <I2C_TransferConfig+0x60>)
 80053b4:	430b      	orrs	r3, r1
 80053b6:	43db      	mvns	r3, r3
 80053b8:	ea02 0103 	and.w	r1, r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80053c6:	bf00      	nop
 80053c8:	371c      	adds	r7, #28
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	03ff63ff 	.word	0x03ff63ff

080053d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b20      	cmp	r3, #32
 80053ec:	d138      	bne.n	8005460 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80053f8:	2302      	movs	r3, #2
 80053fa:	e032      	b.n	8005462 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2224      	movs	r2, #36	@ 0x24
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0201 	bic.w	r2, r2, #1
 800541a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800542a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6819      	ldr	r1, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2220      	movs	r2, #32
 8005450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	e000      	b.n	8005462 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005460:	2302      	movs	r3, #2
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800546e:	b480      	push	{r7}
 8005470:	b085      	sub	sp, #20
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
 8005476:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b20      	cmp	r3, #32
 8005482:	d139      	bne.n	80054f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800548e:	2302      	movs	r3, #2
 8005490:	e033      	b.n	80054fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2224      	movs	r2, #36	@ 0x24
 800549e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f022 0201 	bic.w	r2, r2, #1
 80054b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80054c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	021b      	lsls	r3, r3, #8
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054f4:	2300      	movs	r3, #0
 80054f6:	e000      	b.n	80054fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80054f8:	2302      	movs	r3, #2
  }
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
	...

08005508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	f000 bc28 	b.w	8005d6c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800551c:	4b94      	ldr	r3, [pc, #592]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	f003 0318 	and.w	r3, r3, #24
 8005524:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8005526:	4b92      	ldr	r3, [pc, #584]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	2b00      	cmp	r3, #0
 800553a:	d05b      	beq.n	80055f4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	2b08      	cmp	r3, #8
 8005540:	d005      	beq.n	800554e <HAL_RCC_OscConfig+0x46>
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	2b18      	cmp	r3, #24
 8005546:	d114      	bne.n	8005572 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d111      	bne.n	8005572 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	f000 bc08 	b.w	8005d6c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800555c:	4b84      	ldr	r3, [pc, #528]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	041b      	lsls	r3, r3, #16
 800556a:	4981      	ldr	r1, [pc, #516]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800556c:	4313      	orrs	r3, r2
 800556e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005570:	e040      	b.n	80055f4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69db      	ldr	r3, [r3, #28]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d023      	beq.n	80055c2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800557a:	4b7d      	ldr	r3, [pc, #500]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a7c      	ldr	r2, [pc, #496]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005586:	f7fe fdcb 	bl	8004120 <HAL_GetTick>
 800558a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800558e:	f7fe fdc7 	bl	8004120 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e3e5      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80055a0:	4b73      	ldr	r3, [pc, #460]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0f0      	beq.n	800558e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80055ac:	4b70      	ldr	r3, [pc, #448]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	496d      	ldr	r1, [pc, #436]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	618b      	str	r3, [r1, #24]
 80055c0:	e018      	b.n	80055f4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80055c2:	4b6b      	ldr	r3, [pc, #428]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a6a      	ldr	r2, [pc, #424]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ce:	f7fe fda7 	bl	8004120 <HAL_GetTick>
 80055d2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80055d4:	e008      	b.n	80055e8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80055d6:	f7fe fda3 	bl	8004120 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d901      	bls.n	80055e8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e3c1      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80055e8:	4b61      	ldr	r3, [pc, #388]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1f0      	bne.n	80055d6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 80a0 	beq.w	8005742 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	2b10      	cmp	r3, #16
 8005606:	d005      	beq.n	8005614 <HAL_RCC_OscConfig+0x10c>
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	2b18      	cmp	r3, #24
 800560c:	d109      	bne.n	8005622 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	2b03      	cmp	r3, #3
 8005612:	d106      	bne.n	8005622 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	2b00      	cmp	r3, #0
 800561a:	f040 8092 	bne.w	8005742 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e3a4      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800562a:	d106      	bne.n	800563a <HAL_RCC_OscConfig+0x132>
 800562c:	4b50      	ldr	r3, [pc, #320]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a4f      	ldr	r2, [pc, #316]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	e058      	b.n	80056ec <HAL_RCC_OscConfig+0x1e4>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d112      	bne.n	8005668 <HAL_RCC_OscConfig+0x160>
 8005642:	4b4b      	ldr	r3, [pc, #300]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a4a      	ldr	r2, [pc, #296]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564c:	6013      	str	r3, [r2, #0]
 800564e:	4b48      	ldr	r3, [pc, #288]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a47      	ldr	r2, [pc, #284]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005654:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b45      	ldr	r3, [pc, #276]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a44      	ldr	r2, [pc, #272]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005660:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	e041      	b.n	80056ec <HAL_RCC_OscConfig+0x1e4>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005670:	d112      	bne.n	8005698 <HAL_RCC_OscConfig+0x190>
 8005672:	4b3f      	ldr	r3, [pc, #252]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a3e      	ldr	r2, [pc, #248]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	4b3c      	ldr	r3, [pc, #240]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a3b      	ldr	r2, [pc, #236]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005684:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a38      	ldr	r2, [pc, #224]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	e029      	b.n	80056ec <HAL_RCC_OscConfig+0x1e4>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80056a0:	d112      	bne.n	80056c8 <HAL_RCC_OscConfig+0x1c0>
 80056a2:	4b33      	ldr	r3, [pc, #204]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a32      	ldr	r2, [pc, #200]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	4b30      	ldr	r3, [pc, #192]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a2f      	ldr	r2, [pc, #188]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	4b2d      	ldr	r3, [pc, #180]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a2c      	ldr	r2, [pc, #176]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	e011      	b.n	80056ec <HAL_RCC_OscConfig+0x1e4>
 80056c8:	4b29      	ldr	r3, [pc, #164]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a28      	ldr	r2, [pc, #160]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	4b26      	ldr	r3, [pc, #152]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a25      	ldr	r2, [pc, #148]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a22      	ldr	r2, [pc, #136]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 80056e6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80056ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d013      	beq.n	800571c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f4:	f7fe fd14 	bl	8004120 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80056fc:	f7fe fd10 	bl	8004120 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b64      	cmp	r3, #100	@ 0x64
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e32e      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800570e:	4b18      	ldr	r3, [pc, #96]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0f0      	beq.n	80056fc <HAL_RCC_OscConfig+0x1f4>
 800571a:	e012      	b.n	8005742 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571c:	f7fe fd00 	bl	8004120 <HAL_GetTick>
 8005720:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005724:	f7fe fcfc 	bl	8004120 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b64      	cmp	r3, #100	@ 0x64
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e31a      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005736:	4b0e      	ldr	r3, [pc, #56]	@ (8005770 <HAL_RCC_OscConfig+0x268>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1f0      	bne.n	8005724 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 809a 	beq.w	8005884 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d005      	beq.n	8005762 <HAL_RCC_OscConfig+0x25a>
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	2b18      	cmp	r3, #24
 800575a:	d149      	bne.n	80057f0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d146      	bne.n	80057f0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d104      	bne.n	8005774 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e2fe      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
 800576e:	bf00      	nop
 8005770:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d11c      	bne.n	80057b4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800577a:	4b9a      	ldr	r3, [pc, #616]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0218 	and.w	r2, r3, #24
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	429a      	cmp	r2, r3
 8005788:	d014      	beq.n	80057b4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800578a:	4b96      	ldr	r3, [pc, #600]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f023 0218 	bic.w	r2, r3, #24
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	4993      	ldr	r1, [pc, #588]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005798:	4313      	orrs	r3, r2
 800579a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800579c:	f000 fdd0 	bl	8006340 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80057a0:	4b91      	ldr	r3, [pc, #580]	@ (80059e8 <HAL_RCC_OscConfig+0x4e0>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe fc31 	bl	800400c <HAL_InitTick>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d001      	beq.n	80057b4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e2db      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b4:	f7fe fcb4 	bl	8004120 <HAL_GetTick>
 80057b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057ba:	e008      	b.n	80057ce <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80057bc:	f7fe fcb0 	bl	8004120 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e2ce      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057ce:	4b85      	ldr	r3, [pc, #532]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0f0      	beq.n	80057bc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80057da:	4b82      	ldr	r3, [pc, #520]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	041b      	lsls	r3, r3, #16
 80057e8:	497e      	ldr	r1, [pc, #504]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80057ee:	e049      	b.n	8005884 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d02c      	beq.n	8005852 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80057f8:	4b7a      	ldr	r3, [pc, #488]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f023 0218 	bic.w	r2, r3, #24
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	4977      	ldr	r1, [pc, #476]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005806:	4313      	orrs	r3, r2
 8005808:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800580a:	4b76      	ldr	r3, [pc, #472]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a75      	ldr	r2, [pc, #468]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005810:	f043 0301 	orr.w	r3, r3, #1
 8005814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005816:	f7fe fc83 	bl	8004120 <HAL_GetTick>
 800581a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800581c:	e008      	b.n	8005830 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800581e:	f7fe fc7f 	bl	8004120 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e29d      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005830:	4b6c      	ldr	r3, [pc, #432]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d0f0      	beq.n	800581e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800583c:	4b69      	ldr	r3, [pc, #420]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	041b      	lsls	r3, r3, #16
 800584a:	4966      	ldr	r1, [pc, #408]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800584c:	4313      	orrs	r3, r2
 800584e:	610b      	str	r3, [r1, #16]
 8005850:	e018      	b.n	8005884 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005852:	4b64      	ldr	r3, [pc, #400]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a63      	ldr	r2, [pc, #396]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005858:	f023 0301 	bic.w	r3, r3, #1
 800585c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fe fc5f 	bl	8004120 <HAL_GetTick>
 8005862:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005866:	f7fe fc5b 	bl	8004120 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e279      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005878:	4b5a      	ldr	r3, [pc, #360]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0302 	and.w	r3, r3, #2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1f0      	bne.n	8005866 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b00      	cmp	r3, #0
 800588e:	d03c      	beq.n	800590a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d01c      	beq.n	80058d2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005898:	4b52      	ldr	r3, [pc, #328]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800589a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800589e:	4a51      	ldr	r2, [pc, #324]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80058a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a8:	f7fe fc3a 	bl	8004120 <HAL_GetTick>
 80058ac:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80058b0:	f7fe fc36 	bl	8004120 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e254      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80058c2:	4b48      	ldr	r3, [pc, #288]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80058c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0ef      	beq.n	80058b0 <HAL_RCC_OscConfig+0x3a8>
 80058d0:	e01b      	b.n	800590a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058d2:	4b44      	ldr	r3, [pc, #272]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80058d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d8:	4a42      	ldr	r2, [pc, #264]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80058da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e2:	f7fe fc1d 	bl	8004120 <HAL_GetTick>
 80058e6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80058ea:	f7fe fc19 	bl	8004120 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e237      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80058fc:	4b39      	ldr	r3, [pc, #228]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80058fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005902:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1ef      	bne.n	80058ea <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 80d2 	beq.w	8005abc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005918:	4b34      	ldr	r3, [pc, #208]	@ (80059ec <HAL_RCC_OscConfig+0x4e4>)
 800591a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d118      	bne.n	8005956 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005924:	4b31      	ldr	r3, [pc, #196]	@ (80059ec <HAL_RCC_OscConfig+0x4e4>)
 8005926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005928:	4a30      	ldr	r2, [pc, #192]	@ (80059ec <HAL_RCC_OscConfig+0x4e4>)
 800592a:	f043 0301 	orr.w	r3, r3, #1
 800592e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005930:	f7fe fbf6 	bl	8004120 <HAL_GetTick>
 8005934:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005938:	f7fe fbf2 	bl	8004120 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b02      	cmp	r3, #2
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e210      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800594a:	4b28      	ldr	r3, [pc, #160]	@ (80059ec <HAL_RCC_OscConfig+0x4e4>)
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d0f0      	beq.n	8005938 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d108      	bne.n	8005970 <HAL_RCC_OscConfig+0x468>
 800595e:	4b21      	ldr	r3, [pc, #132]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005964:	4a1f      	ldr	r2, [pc, #124]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005966:	f043 0301 	orr.w	r3, r3, #1
 800596a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800596e:	e074      	b.n	8005a5a <HAL_RCC_OscConfig+0x552>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d118      	bne.n	80059aa <HAL_RCC_OscConfig+0x4a2>
 8005978:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800597a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597e:	4a19      	ldr	r2, [pc, #100]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005980:	f023 0301 	bic.w	r3, r3, #1
 8005984:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005988:	4b16      	ldr	r3, [pc, #88]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800598a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 8005990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005998:	4b12      	ldr	r3, [pc, #72]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 800599a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800599e:	4a11      	ldr	r2, [pc, #68]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059a0:	f023 0304 	bic.w	r3, r3, #4
 80059a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059a8:	e057      	b.n	8005a5a <HAL_RCC_OscConfig+0x552>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	2b05      	cmp	r3, #5
 80059b0:	d11e      	bne.n	80059f0 <HAL_RCC_OscConfig+0x4e8>
 80059b2:	4b0c      	ldr	r3, [pc, #48]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059b8:	4a0a      	ldr	r2, [pc, #40]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059ba:	f043 0304 	orr.w	r3, r3, #4
 80059be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059c2:	4b08      	ldr	r3, [pc, #32]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059c8:	4a06      	ldr	r2, [pc, #24]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059d2:	4b04      	ldr	r3, [pc, #16]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059d8:	4a02      	ldr	r2, [pc, #8]	@ (80059e4 <HAL_RCC_OscConfig+0x4dc>)
 80059da:	f043 0301 	orr.w	r3, r3, #1
 80059de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059e2:	e03a      	b.n	8005a5a <HAL_RCC_OscConfig+0x552>
 80059e4:	44020c00 	.word	0x44020c00
 80059e8:	20000004 	.word	0x20000004
 80059ec:	44020800 	.word	0x44020800
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	2b85      	cmp	r3, #133	@ 0x85
 80059f6:	d118      	bne.n	8005a2a <HAL_RCC_OscConfig+0x522>
 80059f8:	4ba2      	ldr	r3, [pc, #648]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 80059fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059fe:	4aa1      	ldr	r2, [pc, #644]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a00:	f043 0304 	orr.w	r3, r3, #4
 8005a04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a08:	4b9e      	ldr	r3, [pc, #632]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a0e:	4a9d      	ldr	r2, [pc, #628]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a18:	4b9a      	ldr	r3, [pc, #616]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a1e:	4a99      	ldr	r2, [pc, #612]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a20:	f043 0301 	orr.w	r3, r3, #1
 8005a24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a28:	e017      	b.n	8005a5a <HAL_RCC_OscConfig+0x552>
 8005a2a:	4b96      	ldr	r3, [pc, #600]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a30:	4a94      	ldr	r2, [pc, #592]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a3a:	4b92      	ldr	r3, [pc, #584]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a40:	4a90      	ldr	r2, [pc, #576]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a42:	f023 0304 	bic.w	r3, r3, #4
 8005a46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a4a:	4b8e      	ldr	r3, [pc, #568]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a50:	4a8c      	ldr	r2, [pc, #560]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d016      	beq.n	8005a90 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a62:	f7fe fb5d 	bl	8004120 <HAL_GetTick>
 8005a66:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a68:	e00a      	b.n	8005a80 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a6a:	f7fe fb59 	bl	8004120 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e175      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a80:	4b80      	ldr	r3, [pc, #512]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0ed      	beq.n	8005a6a <HAL_RCC_OscConfig+0x562>
 8005a8e:	e015      	b.n	8005abc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a90:	f7fe fb46 	bl	8004120 <HAL_GetTick>
 8005a94:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a96:	e00a      	b.n	8005aae <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a98:	f7fe fb42 	bl	8004120 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e15e      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005aae:	4b75      	ldr	r3, [pc, #468]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1ed      	bne.n	8005a98 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d036      	beq.n	8005b36 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d019      	beq.n	8005b04 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a6b      	ldr	r2, [pc, #428]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005ad6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ada:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005adc:	f7fe fb20 	bl	8004120 <HAL_GetTick>
 8005ae0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005ae4:	f7fe fb1c 	bl	8004120 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e13a      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005af6:	4b63      	ldr	r3, [pc, #396]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0f0      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x5dc>
 8005b02:	e018      	b.n	8005b36 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b04:	4b5f      	ldr	r3, [pc, #380]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a5e      	ldr	r2, [pc, #376]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b10:	f7fe fb06 	bl	8004120 <HAL_GetTick>
 8005b14:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005b18:	f7fe fb02 	bl	8004120 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e120      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005b2a:	4b56      	ldr	r3, [pc, #344]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f0      	bne.n	8005b18 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8115 	beq.w	8005d6a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	2b18      	cmp	r3, #24
 8005b44:	f000 80af 	beq.w	8005ca6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	f040 8086 	bne.w	8005c5e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005b52:	4b4c      	ldr	r3, [pc, #304]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a4b      	ldr	r2, [pc, #300]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5e:	f7fe fadf 	bl	8004120 <HAL_GetTick>
 8005b62:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005b66:	f7fe fadb 	bl	8004120 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e0f9      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005b78:	4b42      	ldr	r3, [pc, #264]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1f0      	bne.n	8005b66 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8005b84:	4b3f      	ldr	r3, [pc, #252]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b88:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b8c:	f023 0303 	bic.w	r3, r3, #3
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005b98:	0212      	lsls	r2, r2, #8
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	4939      	ldr	r1, [pc, #228]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	025b      	lsls	r3, r3, #9
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	041b      	lsls	r3, r3, #16
 8005bc0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	061b      	lsls	r3, r3, #24
 8005bce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005bd2:	492c      	ldr	r1, [pc, #176]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bdc:	4a29      	ldr	r2, [pc, #164]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bde:	f023 0310 	bic.w	r3, r3, #16
 8005be2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005be8:	4a26      	ldr	r2, [pc, #152]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005bee:	4b25      	ldr	r3, [pc, #148]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf2:	4a24      	ldr	r2, [pc, #144]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bf4:	f043 0310 	orr.w	r3, r3, #16
 8005bf8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005bfa:	4b22      	ldr	r3, [pc, #136]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfe:	f023 020c 	bic.w	r2, r3, #12
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c06:	491f      	ldr	r1, [pc, #124]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c10:	f023 0220 	bic.w	r2, r3, #32
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c18:	491a      	ldr	r1, [pc, #104]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c1e:	4b19      	ldr	r3, [pc, #100]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c22:	4a18      	ldr	r2, [pc, #96]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c28:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005c2a:	4b16      	ldr	r3, [pc, #88]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a15      	ldr	r2, [pc, #84]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c36:	f7fe fa73 	bl	8004120 <HAL_GetTick>
 8005c3a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005c3e:	f7fe fa6f 	bl	8004120 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e08d      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005c50:	4b0c      	ldr	r3, [pc, #48]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0f0      	beq.n	8005c3e <HAL_RCC_OscConfig+0x736>
 8005c5c:	e085      	b.n	8005d6a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005c5e:	4b09      	ldr	r3, [pc, #36]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a08      	ldr	r2, [pc, #32]	@ (8005c84 <HAL_RCC_OscConfig+0x77c>)
 8005c64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c6a:	f7fe fa59 	bl	8004120 <HAL_GetTick>
 8005c6e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005c70:	e00a      	b.n	8005c88 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005c72:	f7fe fa55 	bl	8004120 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d903      	bls.n	8005c88 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e073      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
 8005c84:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005c88:	4b3a      	ldr	r3, [pc, #232]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1ee      	bne.n	8005c72 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005c94:	4b37      	ldr	r3, [pc, #220]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c98:	4a36      	ldr	r2, [pc, #216]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005c9a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005c9e:	f023 0303 	bic.w	r3, r3, #3
 8005ca2:	6293      	str	r3, [r2, #40]	@ 0x28
 8005ca4:	e061      	b.n	8005d6a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005ca6:	4b33      	ldr	r3, [pc, #204]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005cac:	4b31      	ldr	r3, [pc, #196]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cb0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d031      	beq.n	8005d1e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f003 0203 	and.w	r2, r3, #3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d12a      	bne.n	8005d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	0a1b      	lsrs	r3, r3, #8
 8005ccc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d122      	bne.n	8005d1e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d11a      	bne.n	8005d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	0a5b      	lsrs	r3, r3, #9
 8005cec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d111      	bne.n	8005d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	0c1b      	lsrs	r3, r3, #16
 8005cfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d06:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d108      	bne.n	8005d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	0e1b      	lsrs	r3, r3, #24
 8005d10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d18:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d001      	beq.n	8005d22 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e024      	b.n	8005d6c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005d22:	4b14      	ldr	r3, [pc, #80]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d26:	08db      	lsrs	r3, r3, #3
 8005d28:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d01a      	beq.n	8005d6a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005d34:	4b0f      	ldr	r3, [pc, #60]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d38:	4a0e      	ldr	r2, [pc, #56]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d3a:	f023 0310 	bic.w	r3, r3, #16
 8005d3e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d40:	f7fe f9ee 	bl	8004120 <HAL_GetTick>
 8005d44:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8005d46:	bf00      	nop
 8005d48:	f7fe f9ea 	bl	8004120 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d0f9      	beq.n	8005d48 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d58:	4a06      	ldr	r2, [pc, #24]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005d5e:	4b05      	ldr	r3, [pc, #20]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d62:	4a04      	ldr	r2, [pc, #16]	@ (8005d74 <HAL_RCC_OscConfig+0x86c>)
 8005d64:	f043 0310 	orr.w	r3, r3, #16
 8005d68:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3720      	adds	r7, #32
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	44020c00 	.word	0x44020c00

08005d78 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e19e      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d8c:	4b83      	ldr	r3, [pc, #524]	@ (8005f9c <HAL_RCC_ClockConfig+0x224>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 030f 	and.w	r3, r3, #15
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d910      	bls.n	8005dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d9a:	4b80      	ldr	r3, [pc, #512]	@ (8005f9c <HAL_RCC_ClockConfig+0x224>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 020f 	bic.w	r2, r3, #15
 8005da2:	497e      	ldr	r1, [pc, #504]	@ (8005f9c <HAL_RCC_ClockConfig+0x224>)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005daa:	4b7c      	ldr	r3, [pc, #496]	@ (8005f9c <HAL_RCC_ClockConfig+0x224>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 030f 	and.w	r3, r3, #15
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d001      	beq.n	8005dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e186      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0310 	and.w	r3, r3, #16
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d012      	beq.n	8005dee <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	695a      	ldr	r2, [r3, #20]
 8005dcc:	4b74      	ldr	r3, [pc, #464]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	0a1b      	lsrs	r3, r3, #8
 8005dd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d909      	bls.n	8005dee <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005dda:	4b71      	ldr	r3, [pc, #452]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	496d      	ldr	r1, [pc, #436]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0308 	and.w	r3, r3, #8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d012      	beq.n	8005e20 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691a      	ldr	r2, [r3, #16]
 8005dfe:	4b68      	ldr	r3, [pc, #416]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	091b      	lsrs	r3, r3, #4
 8005e04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d909      	bls.n	8005e20 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005e0c:	4b64      	ldr	r3, [pc, #400]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	011b      	lsls	r3, r3, #4
 8005e1a:	4961      	ldr	r1, [pc, #388]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d010      	beq.n	8005e4e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	68da      	ldr	r2, [r3, #12]
 8005e30:	4b5b      	ldr	r3, [pc, #364]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d908      	bls.n	8005e4e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005e3c:	4b58      	ldr	r3, [pc, #352]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	4955      	ldr	r1, [pc, #340]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d010      	beq.n	8005e7c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	689a      	ldr	r2, [r3, #8]
 8005e5e:	4b50      	ldr	r3, [pc, #320]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d908      	bls.n	8005e7c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005e6a:	4b4d      	ldr	r3, [pc, #308]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	f023 020f 	bic.w	r2, r3, #15
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	494a      	ldr	r1, [pc, #296]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 8093 	beq.w	8005fb0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d107      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e92:	4b43      	ldr	r3, [pc, #268]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d121      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e113      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d107      	bne.n	8005eba <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d115      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e107      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d107      	bne.n	8005ed2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005ec2:	4b37      	ldr	r3, [pc, #220]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d109      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e0fb      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ed2:	4b33      	ldr	r3, [pc, #204]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e0f3      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8005ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	f023 0203 	bic.w	r2, r3, #3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	492c      	ldr	r1, [pc, #176]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef4:	f7fe f914 	bl	8004120 <HAL_GetTick>
 8005ef8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	2b03      	cmp	r3, #3
 8005f00:	d112      	bne.n	8005f28 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f02:	e00a      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005f04:	f7fe f90c 	bl	8004120 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e0d7      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f1a:	4b21      	ldr	r3, [pc, #132]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	f003 0318 	and.w	r3, r3, #24
 8005f22:	2b18      	cmp	r3, #24
 8005f24:	d1ee      	bne.n	8005f04 <HAL_RCC_ClockConfig+0x18c>
 8005f26:	e043      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d112      	bne.n	8005f56 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f30:	e00a      	b.n	8005f48 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005f32:	f7fe f8f5 	bl	8004120 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e0c0      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f48:	4b15      	ldr	r3, [pc, #84]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005f4a:	69db      	ldr	r3, [r3, #28]
 8005f4c:	f003 0318 	and.w	r3, r3, #24
 8005f50:	2b10      	cmp	r3, #16
 8005f52:	d1ee      	bne.n	8005f32 <HAL_RCC_ClockConfig+0x1ba>
 8005f54:	e02c      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d122      	bne.n	8005fa4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005f5e:	e00a      	b.n	8005f76 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005f60:	f7fe f8de 	bl	8004120 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e0a9      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005f76:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa0 <HAL_RCC_ClockConfig+0x228>)
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	f003 0318 	and.w	r3, r3, #24
 8005f7e:	2b08      	cmp	r3, #8
 8005f80:	d1ee      	bne.n	8005f60 <HAL_RCC_ClockConfig+0x1e8>
 8005f82:	e015      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005f84:	f7fe f8cc 	bl	8004120 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d906      	bls.n	8005fa4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e097      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
 8005f9a:	bf00      	nop
 8005f9c:	40022000 	.word	0x40022000
 8005fa0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	f003 0318 	and.w	r3, r3, #24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1e9      	bne.n	8005f84 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d010      	beq.n	8005fde <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	4b44      	ldr	r3, [pc, #272]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f003 030f 	and.w	r3, r3, #15
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d208      	bcs.n	8005fde <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005fcc:	4b41      	ldr	r3, [pc, #260]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	f023 020f 	bic.w	r2, r3, #15
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	493e      	ldr	r1, [pc, #248]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fde:	4b3e      	ldr	r3, [pc, #248]	@ (80060d8 <HAL_RCC_ClockConfig+0x360>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 030f 	and.w	r3, r3, #15
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d210      	bcs.n	800600e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fec:	4b3a      	ldr	r3, [pc, #232]	@ (80060d8 <HAL_RCC_ClockConfig+0x360>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f023 020f 	bic.w	r2, r3, #15
 8005ff4:	4938      	ldr	r1, [pc, #224]	@ (80060d8 <HAL_RCC_ClockConfig+0x360>)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ffc:	4b36      	ldr	r3, [pc, #216]	@ (80060d8 <HAL_RCC_ClockConfig+0x360>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 030f 	and.w	r3, r3, #15
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d001      	beq.n	800600e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e05d      	b.n	80060ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0304 	and.w	r3, r3, #4
 8006016:	2b00      	cmp	r3, #0
 8006018:	d010      	beq.n	800603c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	4b2d      	ldr	r3, [pc, #180]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006026:	429a      	cmp	r2, r3
 8006028:	d208      	bcs.n	800603c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800602a:	4b2a      	ldr	r3, [pc, #168]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	4927      	ldr	r1, [pc, #156]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8006038:	4313      	orrs	r3, r2
 800603a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0308 	and.w	r3, r3, #8
 8006044:	2b00      	cmp	r3, #0
 8006046:	d012      	beq.n	800606e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	4b21      	ldr	r3, [pc, #132]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	091b      	lsrs	r3, r3, #4
 8006052:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006056:	429a      	cmp	r2, r3
 8006058:	d209      	bcs.n	800606e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800605a:	4b1e      	ldr	r3, [pc, #120]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	491a      	ldr	r1, [pc, #104]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800606a:	4313      	orrs	r3, r2
 800606c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0310 	and.w	r3, r3, #16
 8006076:	2b00      	cmp	r3, #0
 8006078:	d012      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	695a      	ldr	r2, [r3, #20]
 800607e:	4b15      	ldr	r3, [pc, #84]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	0a1b      	lsrs	r3, r3, #8
 8006084:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006088:	429a      	cmp	r2, r3
 800608a:	d209      	bcs.n	80060a0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800608c:	4b11      	ldr	r3, [pc, #68]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	021b      	lsls	r3, r3, #8
 800609a:	490e      	ldr	r1, [pc, #56]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800609c:	4313      	orrs	r3, r2
 800609e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80060a0:	f000 f822 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80060a4:	4602      	mov	r2, r0
 80060a6:	4b0b      	ldr	r3, [pc, #44]	@ (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	f003 030f 	and.w	r3, r3, #15
 80060ae:	490b      	ldr	r1, [pc, #44]	@ (80060dc <HAL_RCC_ClockConfig+0x364>)
 80060b0:	5ccb      	ldrb	r3, [r1, r3]
 80060b2:	fa22 f303 	lsr.w	r3, r2, r3
 80060b6:	4a0a      	ldr	r2, [pc, #40]	@ (80060e0 <HAL_RCC_ClockConfig+0x368>)
 80060b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80060ba:	4b0a      	ldr	r3, [pc, #40]	@ (80060e4 <HAL_RCC_ClockConfig+0x36c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fd ffa4 	bl	800400c <HAL_InitTick>
 80060c4:	4603      	mov	r3, r0
 80060c6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80060c8:	7afb      	ldrb	r3, [r7, #11]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	44020c00 	.word	0x44020c00
 80060d8:	40022000 	.word	0x40022000
 80060dc:	0800ebf8 	.word	0x0800ebf8
 80060e0:	20000000 	.word	0x20000000
 80060e4:	20000004 	.word	0x20000004

080060e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b089      	sub	sp, #36	@ 0x24
 80060ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80060ee:	4b8c      	ldr	r3, [pc, #560]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80060f0:	69db      	ldr	r3, [r3, #28]
 80060f2:	f003 0318 	and.w	r3, r3, #24
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	d102      	bne.n	8006100 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80060fa:	4b8a      	ldr	r3, [pc, #552]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x23c>)
 80060fc:	61fb      	str	r3, [r7, #28]
 80060fe:	e107      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006100:	4b87      	ldr	r3, [pc, #540]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006102:	69db      	ldr	r3, [r3, #28]
 8006104:	f003 0318 	and.w	r3, r3, #24
 8006108:	2b00      	cmp	r3, #0
 800610a:	d112      	bne.n	8006132 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800610c:	4b84      	ldr	r3, [pc, #528]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0320 	and.w	r3, r3, #32
 8006114:	2b00      	cmp	r3, #0
 8006116:	d009      	beq.n	800612c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006118:	4b81      	ldr	r3, [pc, #516]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	08db      	lsrs	r3, r3, #3
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	4a81      	ldr	r2, [pc, #516]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x240>)
 8006124:	fa22 f303 	lsr.w	r3, r2, r3
 8006128:	61fb      	str	r3, [r7, #28]
 800612a:	e0f1      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800612c:	4b7e      	ldr	r3, [pc, #504]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x240>)
 800612e:	61fb      	str	r3, [r7, #28]
 8006130:	e0ee      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006132:	4b7b      	ldr	r3, [pc, #492]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006134:	69db      	ldr	r3, [r3, #28]
 8006136:	f003 0318 	and.w	r3, r3, #24
 800613a:	2b10      	cmp	r3, #16
 800613c:	d102      	bne.n	8006144 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800613e:	4b7b      	ldr	r3, [pc, #492]	@ (800632c <HAL_RCC_GetSysClockFreq+0x244>)
 8006140:	61fb      	str	r3, [r7, #28]
 8006142:	e0e5      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006144:	4b76      	ldr	r3, [pc, #472]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f003 0318 	and.w	r3, r3, #24
 800614c:	2b18      	cmp	r3, #24
 800614e:	f040 80dd 	bne.w	800630c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006152:	4b73      	ldr	r3, [pc, #460]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800615c:	4b70      	ldr	r3, [pc, #448]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 800615e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006160:	0a1b      	lsrs	r3, r3, #8
 8006162:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006166:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006168:	4b6d      	ldr	r3, [pc, #436]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 800616a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616c:	091b      	lsrs	r3, r3, #4
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006174:	4b6a      	ldr	r3, [pc, #424]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8006178:	08db      	lsrs	r3, r3, #3
 800617a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	fb02 f303 	mul.w	r3, r2, r3
 8006184:	ee07 3a90 	vmov	s15, r3
 8006188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800618c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 80b7 	beq.w	8006306 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d003      	beq.n	80061a6 <HAL_RCC_GetSysClockFreq+0xbe>
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2b03      	cmp	r3, #3
 80061a2:	d056      	beq.n	8006252 <HAL_RCC_GetSysClockFreq+0x16a>
 80061a4:	e077      	b.n	8006296 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80061a6:	4b5e      	ldr	r3, [pc, #376]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0320 	and.w	r3, r3, #32
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d02d      	beq.n	800620e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061b2:	4b5b      	ldr	r3, [pc, #364]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	08db      	lsrs	r3, r3, #3
 80061b8:	f003 0303 	and.w	r3, r3, #3
 80061bc:	4a5a      	ldr	r2, [pc, #360]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x240>)
 80061be:	fa22 f303 	lsr.w	r3, r2, r3
 80061c2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	ee07 3a90 	vmov	s15, r3
 80061ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	ee07 3a90 	vmov	s15, r3
 80061d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061dc:	4b50      	ldr	r3, [pc, #320]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80061de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e4:	ee07 3a90 	vmov	s15, r3
 80061e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80061ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80061f0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8006330 <HAL_RCC_GetSysClockFreq+0x248>
 80061f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80061fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006200:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006208:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800620c:	e065      	b.n	80062da <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	ee07 3a90 	vmov	s15, r3
 8006214:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006218:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x24c>
 800621c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006220:	4b3f      	ldr	r3, [pc, #252]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006228:	ee07 3a90 	vmov	s15, r3
 800622c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006230:	ed97 6a02 	vldr	s12, [r7, #8]
 8006234:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006330 <HAL_RCC_GetSysClockFreq+0x248>
 8006238:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800623c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006240:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006244:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006250:	e043      	b.n	80062da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	ee07 3a90 	vmov	s15, r3
 8006258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006338 <HAL_RCC_GetSysClockFreq+0x250>
 8006260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006264:	4b2e      	ldr	r3, [pc, #184]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 8006266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800626c:	ee07 3a90 	vmov	s15, r3
 8006270:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006274:	ed97 6a02 	vldr	s12, [r7, #8]
 8006278:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006330 <HAL_RCC_GetSysClockFreq+0x248>
 800627c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006280:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006284:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006288:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800628c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006290:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8006294:	e021      	b.n	80062da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	ee07 3a90 	vmov	s15, r3
 800629c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800633c <HAL_RCC_GetSysClockFreq+0x254>
 80062a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80062aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b0:	ee07 3a90 	vmov	s15, r3
 80062b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80062b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80062bc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8006330 <HAL_RCC_GetSysClockFreq+0x248>
 80062c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80062c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80062c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80062d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062d4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80062d8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80062da:	4b11      	ldr	r3, [pc, #68]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x238>)
 80062dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062de:	0a5b      	lsrs	r3, r3, #9
 80062e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062e4:	3301      	adds	r3, #1
 80062e6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062f2:	edd7 6a06 	vldr	s13, [r7, #24]
 80062f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062fe:	ee17 3a90 	vmov	r3, s15
 8006302:	61fb      	str	r3, [r7, #28]
 8006304:	e004      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	61fb      	str	r3, [r7, #28]
 800630a:	e001      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800630c:	4b06      	ldr	r3, [pc, #24]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x240>)
 800630e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8006310:	69fb      	ldr	r3, [r7, #28]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3724      	adds	r7, #36	@ 0x24
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	44020c00 	.word	0x44020c00
 8006324:	003d0900 	.word	0x003d0900
 8006328:	03d09000 	.word	0x03d09000
 800632c:	007a1200 	.word	0x007a1200
 8006330:	46000000 	.word	0x46000000
 8006334:	4c742400 	.word	0x4c742400
 8006338:	4af42400 	.word	0x4af42400
 800633c:	4a742400 	.word	0x4a742400

08006340 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006344:	f7ff fed0 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8006348:	4602      	mov	r2, r0
 800634a:	4b08      	ldr	r3, [pc, #32]	@ (800636c <HAL_RCC_GetHCLKFreq+0x2c>)
 800634c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800634e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006352:	4907      	ldr	r1, [pc, #28]	@ (8006370 <HAL_RCC_GetHCLKFreq+0x30>)
 8006354:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8006356:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800635a:	fa22 f303 	lsr.w	r3, r2, r3
 800635e:	4a05      	ldr	r2, [pc, #20]	@ (8006374 <HAL_RCC_GetHCLKFreq+0x34>)
 8006360:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8006362:	4b04      	ldr	r3, [pc, #16]	@ (8006374 <HAL_RCC_GetHCLKFreq+0x34>)
 8006364:	681b      	ldr	r3, [r3, #0]
}
 8006366:	4618      	mov	r0, r3
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	44020c00 	.word	0x44020c00
 8006370:	0800ebf8 	.word	0x0800ebf8
 8006374:	20000000 	.word	0x20000000

08006378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800637c:	f7ff ffe0 	bl	8006340 <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b06      	ldr	r3, [pc, #24]	@ (800639c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	091b      	lsrs	r3, r3, #4
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4904      	ldr	r1, [pc, #16]	@ (80063a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	f003 031f 	and.w	r3, r3, #31
 8006394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006398:	4618      	mov	r0, r3
 800639a:	bd80      	pop	{r7, pc}
 800639c:	44020c00 	.word	0x44020c00
 80063a0:	0800ec08 	.word	0x0800ec08

080063a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80063a8:	f7ff ffca 	bl	8006340 <HAL_RCC_GetHCLKFreq>
 80063ac:	4602      	mov	r2, r0
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063b0:	6a1b      	ldr	r3, [r3, #32]
 80063b2:	0a1b      	lsrs	r3, r3, #8
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	4904      	ldr	r1, [pc, #16]	@ (80063cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80063ba:	5ccb      	ldrb	r3, [r1, r3]
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	44020c00 	.word	0x44020c00
 80063cc:	0800ec08 	.word	0x0800ec08

080063d0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80063d4:	f7ff ffb4 	bl	8006340 <HAL_RCC_GetHCLKFreq>
 80063d8:	4602      	mov	r2, r0
 80063da:	4b06      	ldr	r3, [pc, #24]	@ (80063f4 <HAL_RCC_GetPCLK3Freq+0x24>)
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	0b1b      	lsrs	r3, r3, #12
 80063e0:	f003 0307 	and.w	r3, r3, #7
 80063e4:	4904      	ldr	r1, [pc, #16]	@ (80063f8 <HAL_RCC_GetPCLK3Freq+0x28>)
 80063e6:	5ccb      	ldrb	r3, [r1, r3]
 80063e8:	f003 031f 	and.w	r3, r3, #31
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	44020c00 	.word	0x44020c00
 80063f8:	0800ec08 	.word	0x0800ec08

080063fc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80063fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006400:	b0d8      	sub	sp, #352	@ 0x160
 8006402:	af00      	add	r7, sp, #0
 8006404:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006408:	2300      	movs	r3, #0
 800640a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800640e:	2300      	movs	r3, #0
 8006410:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006414:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8006420:	2500      	movs	r5, #0
 8006422:	ea54 0305 	orrs.w	r3, r4, r5
 8006426:	d00b      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8006428:	4bcd      	ldr	r3, [pc, #820]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800642a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800642e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8006432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006438:	4ac9      	ldr	r2, [pc, #804]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800643a:	430b      	orrs	r3, r1
 800643c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006448:	f002 0801 	and.w	r8, r2, #1
 800644c:	f04f 0900 	mov.w	r9, #0
 8006450:	ea58 0309 	orrs.w	r3, r8, r9
 8006454:	d042      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8006456:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800645a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800645c:	2b05      	cmp	r3, #5
 800645e:	d823      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8006460:	a201      	add	r2, pc, #4	@ (adr r2, 8006468 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8006462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006466:	bf00      	nop
 8006468:	080064b1 	.word	0x080064b1
 800646c:	08006481 	.word	0x08006481
 8006470:	08006495 	.word	0x08006495
 8006474:	080064b1 	.word	0x080064b1
 8006478:	080064b1 	.word	0x080064b1
 800647c:	080064b1 	.word	0x080064b1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006480:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006484:	3308      	adds	r3, #8
 8006486:	4618      	mov	r0, r3
 8006488:	f004 fee0 	bl	800b24c <RCCEx_PLL2_Config>
 800648c:	4603      	mov	r3, r0
 800648e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8006492:	e00e      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006494:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006498:	3330      	adds	r3, #48	@ 0x30
 800649a:	4618      	mov	r0, r3
 800649c:	f004 ff6e 	bl	800b37c <RCCEx_PLL3_Config>
 80064a0:	4603      	mov	r3, r0
 80064a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80064a6:	e004      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80064ae:	e000      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80064b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10c      	bne.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80064ba:	4ba9      	ldr	r3, [pc, #676]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80064bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80064c0:	f023 0107 	bic.w	r1, r3, #7
 80064c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ca:	4aa5      	ldr	r2, [pc, #660]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80064cc:	430b      	orrs	r3, r1
 80064ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80064d2:	e003      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064d8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e4:	f002 0a02 	and.w	sl, r2, #2
 80064e8:	f04f 0b00 	mov.w	fp, #0
 80064ec:	ea5a 030b 	orrs.w	r3, sl, fp
 80064f0:	f000 8088 	beq.w	8006604 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80064f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064fa:	2b28      	cmp	r3, #40	@ 0x28
 80064fc:	d868      	bhi.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80064fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006504 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006504:	080065d9 	.word	0x080065d9
 8006508:	080065d1 	.word	0x080065d1
 800650c:	080065d1 	.word	0x080065d1
 8006510:	080065d1 	.word	0x080065d1
 8006514:	080065d1 	.word	0x080065d1
 8006518:	080065d1 	.word	0x080065d1
 800651c:	080065d1 	.word	0x080065d1
 8006520:	080065d1 	.word	0x080065d1
 8006524:	080065a9 	.word	0x080065a9
 8006528:	080065d1 	.word	0x080065d1
 800652c:	080065d1 	.word	0x080065d1
 8006530:	080065d1 	.word	0x080065d1
 8006534:	080065d1 	.word	0x080065d1
 8006538:	080065d1 	.word	0x080065d1
 800653c:	080065d1 	.word	0x080065d1
 8006540:	080065d1 	.word	0x080065d1
 8006544:	080065bd 	.word	0x080065bd
 8006548:	080065d1 	.word	0x080065d1
 800654c:	080065d1 	.word	0x080065d1
 8006550:	080065d1 	.word	0x080065d1
 8006554:	080065d1 	.word	0x080065d1
 8006558:	080065d1 	.word	0x080065d1
 800655c:	080065d1 	.word	0x080065d1
 8006560:	080065d1 	.word	0x080065d1
 8006564:	080065d9 	.word	0x080065d9
 8006568:	080065d1 	.word	0x080065d1
 800656c:	080065d1 	.word	0x080065d1
 8006570:	080065d1 	.word	0x080065d1
 8006574:	080065d1 	.word	0x080065d1
 8006578:	080065d1 	.word	0x080065d1
 800657c:	080065d1 	.word	0x080065d1
 8006580:	080065d1 	.word	0x080065d1
 8006584:	080065d9 	.word	0x080065d9
 8006588:	080065d1 	.word	0x080065d1
 800658c:	080065d1 	.word	0x080065d1
 8006590:	080065d1 	.word	0x080065d1
 8006594:	080065d1 	.word	0x080065d1
 8006598:	080065d1 	.word	0x080065d1
 800659c:	080065d1 	.word	0x080065d1
 80065a0:	080065d1 	.word	0x080065d1
 80065a4:	080065d9 	.word	0x080065d9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065ac:	3308      	adds	r3, #8
 80065ae:	4618      	mov	r0, r3
 80065b0:	f004 fe4c 	bl	800b24c <RCCEx_PLL2_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80065ba:	e00e      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065c0:	3330      	adds	r3, #48	@ 0x30
 80065c2:	4618      	mov	r0, r3
 80065c4:	f004 feda 	bl	800b37c <RCCEx_PLL3_Config>
 80065c8:	4603      	mov	r3, r0
 80065ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80065ce:	e004      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80065d6:	e000      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80065d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d10c      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80065e2:	4b5f      	ldr	r3, [pc, #380]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80065e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80065e8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80065ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80065f4:	430b      	orrs	r3, r1
 80065f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80065fa:	e003      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006600:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006604:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	f002 0304 	and.w	r3, r2, #4
 8006610:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8006614:	2300      	movs	r3, #0
 8006616:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800661a:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800661e:	460b      	mov	r3, r1
 8006620:	4313      	orrs	r3, r2
 8006622:	d04e      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8006624:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006628:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800662a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800662e:	d02c      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8006630:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006634:	d825      	bhi.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800663a:	d028      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800663c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006640:	d81f      	bhi.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006642:	2bc0      	cmp	r3, #192	@ 0xc0
 8006644:	d025      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006646:	2bc0      	cmp	r3, #192	@ 0xc0
 8006648:	d81b      	bhi.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800664a:	2b80      	cmp	r3, #128	@ 0x80
 800664c:	d00f      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800664e:	2b80      	cmp	r3, #128	@ 0x80
 8006650:	d817      	bhi.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006652:	2b00      	cmp	r3, #0
 8006654:	d01f      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8006656:	2b40      	cmp	r3, #64	@ 0x40
 8006658:	d113      	bne.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800665a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800665e:	3308      	adds	r3, #8
 8006660:	4618      	mov	r0, r3
 8006662:	f004 fdf3 	bl	800b24c <RCCEx_PLL2_Config>
 8006666:	4603      	mov	r3, r0
 8006668:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800666c:	e014      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800666e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006672:	3330      	adds	r3, #48	@ 0x30
 8006674:	4618      	mov	r0, r3
 8006676:	f004 fe81 	bl	800b37c <RCCEx_PLL3_Config>
 800667a:	4603      	mov	r3, r0
 800667c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006680:	e00a      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006688:	e006      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800668a:	bf00      	nop
 800668c:	e004      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800668e:	bf00      	nop
 8006690:	e002      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006692:	bf00      	nop
 8006694:	e000      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006696:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006698:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10c      	bne.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80066a0:	4b2f      	ldr	r3, [pc, #188]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80066a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80066a6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80066aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066b0:	4a2b      	ldr	r2, [pc, #172]	@ (8006760 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80066b2:	430b      	orrs	r3, r1
 80066b4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80066b8:	e003      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ca:	f002 0308 	and.w	r3, r2, #8
 80066ce:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80066d2:	2300      	movs	r3, #0
 80066d4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80066d8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80066dc:	460b      	mov	r3, r1
 80066de:	4313      	orrs	r3, r2
 80066e0:	d056      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80066e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066e8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80066ec:	d031      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80066ee:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80066f2:	d82a      	bhi.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80066f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066f8:	d02d      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80066fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066fe:	d824      	bhi.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006700:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006704:	d029      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006706:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800670a:	d81e      	bhi.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800670c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006710:	d011      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8006712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006716:	d818      	bhi.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006718:	2b00      	cmp	r3, #0
 800671a:	d023      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800671c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006720:	d113      	bne.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006722:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006726:	3308      	adds	r3, #8
 8006728:	4618      	mov	r0, r3
 800672a:	f004 fd8f 	bl	800b24c <RCCEx_PLL2_Config>
 800672e:	4603      	mov	r3, r0
 8006730:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006734:	e017      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006736:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800673a:	3330      	adds	r3, #48	@ 0x30
 800673c:	4618      	mov	r0, r3
 800673e:	f004 fe1d 	bl	800b37c <RCCEx_PLL3_Config>
 8006742:	4603      	mov	r3, r0
 8006744:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006748:	e00d      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006750:	e009      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006752:	bf00      	nop
 8006754:	e007      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006756:	bf00      	nop
 8006758:	e005      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800675a:	bf00      	nop
 800675c:	e003      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800675e:	bf00      	nop
 8006760:	44020c00 	.word	0x44020c00
        break;
 8006764:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006766:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10c      	bne.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800676e:	4bbb      	ldr	r3, [pc, #748]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006770:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006774:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006778:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800677c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800677e:	4ab7      	ldr	r2, [pc, #732]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006780:	430b      	orrs	r3, r1
 8006782:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006786:	e003      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006788:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800678c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006798:	f002 0310 	and.w	r3, r2, #16
 800679c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80067a0:	2300      	movs	r3, #0
 80067a2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80067a6:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80067aa:	460b      	mov	r3, r1
 80067ac:	4313      	orrs	r3, r2
 80067ae:	d053      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80067b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067b6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80067ba:	d031      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80067bc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80067c0:	d82a      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80067c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067c6:	d02d      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80067c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067cc:	d824      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80067ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067d2:	d029      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80067d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067d8:	d81e      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80067da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067de:	d011      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80067e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067e4:	d818      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d020      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x430>
 80067ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ee:	d113      	bne.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067f4:	3308      	adds	r3, #8
 80067f6:	4618      	mov	r0, r3
 80067f8:	f004 fd28 	bl	800b24c <RCCEx_PLL2_Config>
 80067fc:	4603      	mov	r3, r0
 80067fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006802:	e014      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006808:	3330      	adds	r3, #48	@ 0x30
 800680a:	4618      	mov	r0, r3
 800680c:	f004 fdb6 	bl	800b37c <RCCEx_PLL3_Config>
 8006810:	4603      	mov	r3, r0
 8006812:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006816:	e00a      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800681e:	e006      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006820:	bf00      	nop
 8006822:	e004      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006824:	bf00      	nop
 8006826:	e002      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006828:	bf00      	nop
 800682a:	e000      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800682c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800682e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10c      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006836:	4b89      	ldr	r3, [pc, #548]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006838:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800683c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006846:	4a85      	ldr	r2, [pc, #532]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006848:	430b      	orrs	r3, r1
 800684a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800684e:	e003      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006850:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006854:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006858:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	f002 0320 	and.w	r3, r2, #32
 8006864:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006868:	2300      	movs	r3, #0
 800686a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800686e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8006872:	460b      	mov	r3, r1
 8006874:	4313      	orrs	r3, r2
 8006876:	d053      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8006878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800687c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800687e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006882:	d031      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006884:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006888:	d82a      	bhi.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800688a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800688e:	d02d      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006890:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006894:	d824      	bhi.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006896:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800689a:	d029      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800689c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80068a0:	d81e      	bhi.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80068a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068a6:	d011      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80068a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068ac:	d818      	bhi.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d020      	beq.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80068b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068b6:	d113      	bne.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068bc:	3308      	adds	r3, #8
 80068be:	4618      	mov	r0, r3
 80068c0:	f004 fcc4 	bl	800b24c <RCCEx_PLL2_Config>
 80068c4:	4603      	mov	r3, r0
 80068c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 80068ca:	e014      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068d0:	3330      	adds	r3, #48	@ 0x30
 80068d2:	4618      	mov	r0, r3
 80068d4:	f004 fd52 	bl	800b37c <RCCEx_PLL3_Config>
 80068d8:	4603      	mov	r3, r0
 80068da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 80068de:	e00a      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068e6:	e006      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80068e8:	bf00      	nop
 80068ea:	e004      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80068ec:	bf00      	nop
 80068ee:	e002      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80068f0:	bf00      	nop
 80068f2:	e000      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80068f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10c      	bne.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80068fe:	4b57      	ldr	r3, [pc, #348]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006904:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8006908:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800690c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800690e:	4a53      	ldr	r2, [pc, #332]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006910:	430b      	orrs	r3, r1
 8006912:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006916:	e003      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006918:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800691c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006920:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800692c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006930:	2300      	movs	r3, #0
 8006932:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006936:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800693a:	460b      	mov	r3, r1
 800693c:	4313      	orrs	r3, r2
 800693e:	d053      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8006940:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006946:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800694a:	d031      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800694c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006950:	d82a      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006952:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006956:	d02d      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8006958:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800695c:	d824      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800695e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006962:	d029      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006964:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006968:	d81e      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800696a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800696e:	d011      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8006970:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006974:	d818      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006976:	2b00      	cmp	r3, #0
 8006978:	d020      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800697a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800697e:	d113      	bne.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006984:	3308      	adds	r3, #8
 8006986:	4618      	mov	r0, r3
 8006988:	f004 fc60 	bl	800b24c <RCCEx_PLL2_Config>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006992:	e014      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006994:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006998:	3330      	adds	r3, #48	@ 0x30
 800699a:	4618      	mov	r0, r3
 800699c:	f004 fcee 	bl	800b37c <RCCEx_PLL3_Config>
 80069a0:	4603      	mov	r3, r0
 80069a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 80069a6:	e00a      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069ae:	e006      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80069b0:	bf00      	nop
 80069b2:	e004      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80069b4:	bf00      	nop
 80069b6:	e002      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80069b8:	bf00      	nop
 80069ba:	e000      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80069bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10c      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80069c6:	4b25      	ldr	r3, [pc, #148]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80069c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069cc:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 80069d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069d6:	4a21      	ldr	r2, [pc, #132]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80069d8:	430b      	orrs	r3, r1
 80069da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80069de:	e003      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80069e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80069f4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80069f8:	2300      	movs	r3, #0
 80069fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80069fe:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8006a02:	460b      	mov	r3, r1
 8006a04:	4313      	orrs	r3, r2
 8006a06:	d055      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8006a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a0e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006a12:	d033      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8006a14:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006a18:	d82c      	bhi.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006a1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a1e:	d02f      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8006a20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a24:	d826      	bhi.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006a26:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006a2a:	d02b      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8006a2c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006a30:	d820      	bhi.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006a32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a36:	d013      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006a38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a3c:	d81a      	bhi.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d022      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8006a42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a46:	d115      	bne.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f004 fbfc 	bl	800b24c <RCCEx_PLL2_Config>
 8006a54:	4603      	mov	r3, r0
 8006a56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006a5a:	e016      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8006a5c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a64:	3330      	adds	r3, #48	@ 0x30
 8006a66:	4618      	mov	r0, r3
 8006a68:	f004 fc88 	bl	800b37c <RCCEx_PLL3_Config>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006a72:	e00a      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a7a:	e006      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006a7c:	bf00      	nop
 8006a7e:	e004      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006a80:	bf00      	nop
 8006a82:	e002      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006a84:	bf00      	nop
 8006a86:	e000      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10c      	bne.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8006a92:	4bbb      	ldr	r3, [pc, #748]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006a94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a98:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006a9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006aa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006aa2:	4ab7      	ldr	r2, [pc, #732]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006aaa:	e003      	b.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ab0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8006ab4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006ac0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8006aca:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8006ace:	460b      	mov	r3, r1
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	d053      	beq.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8006ad4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ad8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ada:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006ade:	d031      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006ae0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006ae4:	d82a      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006ae6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006aea:	d02d      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8006aec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006af0:	d824      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006af2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006af6:	d029      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8006af8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006afc:	d81e      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006afe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b02:	d011      	beq.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8006b04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b08:	d818      	bhi.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d020      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8006b0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b12:	d113      	bne.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b18:	3308      	adds	r3, #8
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f004 fb96 	bl	800b24c <RCCEx_PLL2_Config>
 8006b20:	4603      	mov	r3, r0
 8006b22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006b26:	e014      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b2c:	3330      	adds	r3, #48	@ 0x30
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f004 fc24 	bl	800b37c <RCCEx_PLL3_Config>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006b3a:	e00a      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b42:	e006      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006b44:	bf00      	nop
 8006b46:	e004      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006b48:	bf00      	nop
 8006b4a:	e002      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006b4c:	bf00      	nop
 8006b4e:	e000      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006b50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10c      	bne.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8006b5a:	4b89      	ldr	r3, [pc, #548]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006b5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006b64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b6a:	4a85      	ldr	r2, [pc, #532]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006b6c:	430b      	orrs	r3, r1
 8006b6e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006b72:	e003      	b.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b74:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b78:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8006b7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b84:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006b88:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006b92:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006b96:	460b      	mov	r3, r1
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	d055      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8006b9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ba4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006ba8:	d031      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x812>
 8006baa:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006bae:	d82a      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006bb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bb4:	d02d      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8006bb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bba:	d824      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006bbc:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006bc0:	d029      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8006bc2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006bc6:	d81e      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006bc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bcc:	d011      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8006bce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bd2:	d818      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d020      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8006bd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bdc:	d113      	bne.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006bde:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006be2:	3308      	adds	r3, #8
 8006be4:	4618      	mov	r0, r3
 8006be6:	f004 fb31 	bl	800b24c <RCCEx_PLL2_Config>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006bf0:	e014      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006bf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bf6:	3330      	adds	r3, #48	@ 0x30
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f004 fbbf 	bl	800b37c <RCCEx_PLL3_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006c04:	e00a      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c0c:	e006      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006c0e:	bf00      	nop
 8006c10:	e004      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006c12:	bf00      	nop
 8006c14:	e002      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006c16:	bf00      	nop
 8006c18:	e000      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c1c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d10d      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8006c24:	4b56      	ldr	r3, [pc, #344]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006c26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c2a:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8006c2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c36:	4a52      	ldr	r2, [pc, #328]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006c3e:	e003      	b.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c40:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c44:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8006c48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c50:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006c54:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006c58:	2300      	movs	r3, #0
 8006c5a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006c5e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006c62:	460b      	mov	r3, r1
 8006c64:	4313      	orrs	r3, r2
 8006c66:	d044      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8006c68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c70:	2b05      	cmp	r3, #5
 8006c72:	d823      	bhi.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006c74:	a201      	add	r2, pc, #4	@ (adr r2, 8006c7c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7a:	bf00      	nop
 8006c7c:	08006cc5 	.word	0x08006cc5
 8006c80:	08006c95 	.word	0x08006c95
 8006c84:	08006ca9 	.word	0x08006ca9
 8006c88:	08006cc5 	.word	0x08006cc5
 8006c8c:	08006cc5 	.word	0x08006cc5
 8006c90:	08006cc5 	.word	0x08006cc5
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c98:	3308      	adds	r3, #8
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f004 fad6 	bl	800b24c <RCCEx_PLL2_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006ca6:	e00e      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ca8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cac:	3330      	adds	r3, #48	@ 0x30
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f004 fb64 	bl	800b37c <RCCEx_PLL3_Config>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006cba:	e004      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006cc2:	e000      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8006cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10d      	bne.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8006cce:	4b2c      	ldr	r3, [pc, #176]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006cd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006cd4:	f023 0107 	bic.w	r1, r3, #7
 8006cd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ce0:	4a27      	ldr	r2, [pc, #156]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006ce2:	430b      	orrs	r3, r1
 8006ce4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006ce8:	e003      	b.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8006cf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006cfe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006d02:	2300      	movs	r3, #0
 8006d04:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006d08:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	d04f      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8006d12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d1a:	2b50      	cmp	r3, #80	@ 0x50
 8006d1c:	d029      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006d1e:	2b50      	cmp	r3, #80	@ 0x50
 8006d20:	d823      	bhi.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006d22:	2b40      	cmp	r3, #64	@ 0x40
 8006d24:	d027      	beq.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8006d26:	2b40      	cmp	r3, #64	@ 0x40
 8006d28:	d81f      	bhi.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006d2a:	2b30      	cmp	r3, #48	@ 0x30
 8006d2c:	d025      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8006d2e:	2b30      	cmp	r3, #48	@ 0x30
 8006d30:	d81b      	bhi.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006d32:	2b20      	cmp	r3, #32
 8006d34:	d00f      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	d817      	bhi.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d022      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8006d3e:	2b10      	cmp	r3, #16
 8006d40:	d113      	bne.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d46:	3308      	adds	r3, #8
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f004 fa7f 	bl	800b24c <RCCEx_PLL2_Config>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8006d54:	e017      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d5a:	3330      	adds	r3, #48	@ 0x30
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f004 fb0d 	bl	800b37c <RCCEx_PLL3_Config>
 8006d62:	4603      	mov	r3, r0
 8006d64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8006d68:	e00d      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d70:	e009      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006d72:	bf00      	nop
 8006d74:	e007      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006d76:	bf00      	nop
 8006d78:	e005      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006d7a:	bf00      	nop
 8006d7c:	e003      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8006d7e:	bf00      	nop
 8006d80:	44020c00 	.word	0x44020c00
        break;
 8006d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10d      	bne.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8006d8e:	4baf      	ldr	r3, [pc, #700]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006d90:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006d94:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da0:	4aaa      	ldr	r2, [pc, #680]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006da2:	430b      	orrs	r3, r1
 8006da4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006da8:	e003      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006daa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006dae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006db2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006dbe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006dc8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	d055      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8006dd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dda:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006dde:	d031      	beq.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8006de0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006de4:	d82a      	bhi.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006de6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dea:	d02d      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8006dec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006df0:	d824      	bhi.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006df2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006df6:	d029      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006df8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006dfc:	d81e      	bhi.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006dfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e02:	d011      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8006e04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e08:	d818      	bhi.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d020      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8006e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e12:	d113      	bne.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e18:	3308      	adds	r3, #8
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f004 fa16 	bl	800b24c <RCCEx_PLL2_Config>
 8006e20:	4603      	mov	r3, r0
 8006e22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006e26:	e014      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e2c:	3330      	adds	r3, #48	@ 0x30
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f004 faa4 	bl	800b37c <RCCEx_PLL3_Config>
 8006e34:	4603      	mov	r3, r0
 8006e36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006e3a:	e00a      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e42:	e006      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006e44:	bf00      	nop
 8006e46:	e004      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006e48:	bf00      	nop
 8006e4a:	e002      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006e4c:	bf00      	nop
 8006e4e:	e000      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10d      	bne.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006e5a:	4b7c      	ldr	r3, [pc, #496]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006e64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e6c:	4a77      	ldr	r2, [pc, #476]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006e6e:	430b      	orrs	r3, r1
 8006e70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006e74:	e003      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e76:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e7a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006e8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006e94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	d03d      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8006e9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006eaa:	d01b      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8006eac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006eb0:	d814      	bhi.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8006eb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eb6:	d017      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8006eb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ebc:	d80e      	bhi.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d014      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8006ec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec6:	d109      	bne.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ecc:	3330      	adds	r3, #48	@ 0x30
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f004 fa54 	bl	800b37c <RCCEx_PLL3_Config>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006eda:	e008      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ee2:	e004      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006ee4:	bf00      	nop
 8006ee6:	e002      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006ee8:	bf00      	nop
 8006eea:	e000      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10d      	bne.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006ef6:	4b55      	ldr	r3, [pc, #340]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006ef8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006efc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006f00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f08:	4a50      	ldr	r2, [pc, #320]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006f0a:	430b      	orrs	r3, r1
 8006f0c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006f10:	e003      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f16:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f22:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006f26:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f30:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006f34:	460b      	mov	r3, r1
 8006f36:	4313      	orrs	r3, r2
 8006f38:	d03d      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8006f3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f42:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006f46:	d01b      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8006f48:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006f4c:	d814      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006f4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006f52:	d017      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8006f54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006f58:	d80e      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d014      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8006f5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f62:	d109      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f68:	3330      	adds	r3, #48	@ 0x30
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f004 fa06 	bl	800b37c <RCCEx_PLL3_Config>
 8006f70:	4603      	mov	r3, r0
 8006f72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006f76:	e008      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006f7e:	e004      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006f80:	bf00      	nop
 8006f82:	e002      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006f84:	bf00      	nop
 8006f86:	e000      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006f88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10d      	bne.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006f92:	4b2e      	ldr	r3, [pc, #184]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006f94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f98:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006f9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fa4:	4a29      	ldr	r2, [pc, #164]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006fac:	e003      	b.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fb2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006fb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbe:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006fc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006fcc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	d040      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8006fd6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fde:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fe2:	d01b      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8006fe4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fe8:	d814      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006fea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fee:	d017      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006ff0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ff4:	d80e      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d014      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8006ffa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ffe:	d109      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007000:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007004:	3330      	adds	r3, #48	@ 0x30
 8007006:	4618      	mov	r0, r3
 8007008:	f004 f9b8 	bl	800b37c <RCCEx_PLL3_Config>
 800700c:	4603      	mov	r3, r0
 800700e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8007012:	e008      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800701a:	e004      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800701c:	bf00      	nop
 800701e:	e002      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007020:	bf00      	nop
 8007022:	e000      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007026:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800702a:	2b00      	cmp	r3, #0
 800702c:	d110      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800702e:	4b07      	ldr	r3, [pc, #28]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007030:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007034:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800703c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007040:	4a02      	ldr	r2, [pc, #8]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007042:	430b      	orrs	r3, r1
 8007044:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007048:	e006      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800704a:	bf00      	nop
 800704c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007050:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007054:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007058:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800705c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007060:	2100      	movs	r1, #0
 8007062:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8007066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800706a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800706e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007072:	460b      	mov	r3, r1
 8007074:	4313      	orrs	r3, r2
 8007076:	d03d      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8007078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800707c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007080:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007084:	d01b      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007086:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800708a:	d814      	bhi.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800708c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007090:	d017      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8007092:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007096:	d80e      	bhi.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8007098:	2b00      	cmp	r3, #0
 800709a:	d014      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800709c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070a0:	d109      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80070a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070a6:	3330      	adds	r3, #48	@ 0x30
 80070a8:	4618      	mov	r0, r3
 80070aa:	f004 f967 	bl	800b37c <RCCEx_PLL3_Config>
 80070ae:	4603      	mov	r3, r0
 80070b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80070b4:	e008      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80070bc:	e004      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80070be:	bf00      	nop
 80070c0:	e002      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80070c2:	bf00      	nop
 80070c4:	e000      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80070c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070c8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10d      	bne.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80070d0:	4bbe      	ldr	r3, [pc, #760]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80070d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070d6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80070da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070e2:	4aba      	ldr	r2, [pc, #744]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80070e4:	430b      	orrs	r3, r1
 80070e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80070ea:	e003      	b.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070f0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80070f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007100:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007104:	2300      	movs	r3, #0
 8007106:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800710a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800710e:	460b      	mov	r3, r1
 8007110:	4313      	orrs	r3, r2
 8007112:	d035      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8007114:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007118:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800711c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007120:	d015      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8007122:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007126:	d80e      	bhi.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007128:	2b00      	cmp	r3, #0
 800712a:	d012      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800712c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007130:	d109      	bne.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007132:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007136:	3330      	adds	r3, #48	@ 0x30
 8007138:	4618      	mov	r0, r3
 800713a:	f004 f91f 	bl	800b37c <RCCEx_PLL3_Config>
 800713e:	4603      	mov	r3, r0
 8007140:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8007144:	e006      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800714c:	e002      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800714e:	bf00      	nop
 8007150:	e000      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8007152:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007154:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10d      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800715c:	4b9b      	ldr	r3, [pc, #620]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800715e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007162:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8007166:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800716a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800716e:	4a97      	ldr	r2, [pc, #604]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007170:	430b      	orrs	r3, r1
 8007172:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007176:	e003      	b.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007178:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800717c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007180:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007188:	2100      	movs	r1, #0
 800718a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800718e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007192:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007196:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800719a:	460b      	mov	r3, r1
 800719c:	4313      	orrs	r3, r2
 800719e:	d00e      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80071a0:	4b8a      	ldr	r3, [pc, #552]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80071a2:	69db      	ldr	r3, [r3, #28]
 80071a4:	4a89      	ldr	r2, [pc, #548]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80071a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80071aa:	61d3      	str	r3, [r2, #28]
 80071ac:	4b87      	ldr	r3, [pc, #540]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80071ae:	69d9      	ldr	r1, [r3, #28]
 80071b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071b4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80071b8:	4a84      	ldr	r2, [pc, #528]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80071ba:	430b      	orrs	r3, r1
 80071bc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80071be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80071ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071ce:	2300      	movs	r3, #0
 80071d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80071d4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80071d8:	460b      	mov	r3, r1
 80071da:	4313      	orrs	r3, r2
 80071dc:	d055      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80071de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071e6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80071ea:	d031      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80071ec:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80071f0:	d82a      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80071f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f6:	d02d      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80071f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071fc:	d824      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80071fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007202:	d029      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8007204:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007208:	d81e      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800720a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800720e:	d011      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8007210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007214:	d818      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007216:	2b00      	cmp	r3, #0
 8007218:	d020      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800721a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800721e:	d113      	bne.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007220:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007224:	3308      	adds	r3, #8
 8007226:	4618      	mov	r0, r3
 8007228:	f004 f810 	bl	800b24c <RCCEx_PLL2_Config>
 800722c:	4603      	mov	r3, r0
 800722e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007232:	e014      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007238:	3330      	adds	r3, #48	@ 0x30
 800723a:	4618      	mov	r0, r3
 800723c:	f004 f89e 	bl	800b37c <RCCEx_PLL3_Config>
 8007240:	4603      	mov	r3, r0
 8007242:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007246:	e00a      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800724e:	e006      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007250:	bf00      	nop
 8007252:	e004      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007254:	bf00      	nop
 8007256:	e002      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007258:	bf00      	nop
 800725a:	e000      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800725c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800725e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10d      	bne.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007266:	4b59      	ldr	r3, [pc, #356]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007268:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800726c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007270:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007274:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007278:	4a54      	ldr	r2, [pc, #336]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800727a:	430b      	orrs	r3, r1
 800727c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007280:	e003      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007282:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007286:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800728a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007296:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800729a:	2300      	movs	r3, #0
 800729c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072a0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80072a4:	460b      	mov	r3, r1
 80072a6:	4313      	orrs	r3, r2
 80072a8:	d055      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80072aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80072b2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072b6:	d031      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80072b8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072bc:	d82a      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80072be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072c2:	d02d      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80072c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072c8:	d824      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80072ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072ce:	d029      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80072d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072d4:	d81e      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80072d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072da:	d011      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80072dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072e0:	d818      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d020      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80072e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ea:	d113      	bne.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072f0:	3308      	adds	r3, #8
 80072f2:	4618      	mov	r0, r3
 80072f4:	f003 ffaa 	bl	800b24c <RCCEx_PLL2_Config>
 80072f8:	4603      	mov	r3, r0
 80072fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80072fe:	e014      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007300:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007304:	3330      	adds	r3, #48	@ 0x30
 8007306:	4618      	mov	r0, r3
 8007308:	f004 f838 	bl	800b37c <RCCEx_PLL3_Config>
 800730c:	4603      	mov	r3, r0
 800730e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8007312:	e00a      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800731a:	e006      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800731c:	bf00      	nop
 800731e:	e004      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007320:	bf00      	nop
 8007322:	e002      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007324:	bf00      	nop
 8007326:	e000      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800732a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10d      	bne.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007332:	4b26      	ldr	r3, [pc, #152]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007334:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007338:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800733c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007340:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007344:	4a21      	ldr	r2, [pc, #132]	@ (80073cc <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007346:	430b      	orrs	r3, r1
 8007348:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800734c:	e003      	b.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800734e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007352:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8007356:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800735a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735e:	2100      	movs	r1, #0
 8007360:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8007364:	f003 0320 	and.w	r3, r3, #32
 8007368:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800736c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007370:	460b      	mov	r3, r1
 8007372:	4313      	orrs	r3, r2
 8007374:	d057      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8007376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800737a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800737e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007382:	d033      	beq.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8007384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007388:	d82c      	bhi.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800738a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800738e:	d02f      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8007390:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007394:	d826      	bhi.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8007396:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800739a:	d02b      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800739c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073a0:	d820      	bhi.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80073a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a6:	d013      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80073a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073ac:	d81a      	bhi.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d022      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80073b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b6:	d115      	bne.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80073b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073bc:	3308      	adds	r3, #8
 80073be:	4618      	mov	r0, r3
 80073c0:	f003 ff44 	bl	800b24c <RCCEx_PLL2_Config>
 80073c4:	4603      	mov	r3, r0
 80073c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80073ca:	e016      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80073cc:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80073d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073d4:	3330      	adds	r3, #48	@ 0x30
 80073d6:	4618      	mov	r0, r3
 80073d8:	f003 ffd0 	bl	800b37c <RCCEx_PLL3_Config>
 80073dc:	4603      	mov	r3, r0
 80073de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80073e2:	e00a      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80073ea:	e006      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80073ec:	bf00      	nop
 80073ee:	e004      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80073f0:	bf00      	nop
 80073f2:	e002      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80073f4:	bf00      	nop
 80073f6:	e000      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80073f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10d      	bne.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8007402:	4bbb      	ldr	r3, [pc, #748]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007404:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007408:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800740c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007410:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007414:	4ab6      	ldr	r2, [pc, #728]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007416:	430b      	orrs	r3, r1
 8007418:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800741c:	e003      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800741e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007422:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8007426:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800742a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742e:	2100      	movs	r1, #0
 8007430:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8007434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007438:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800743c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007440:	460b      	mov	r3, r1
 8007442:	4313      	orrs	r3, r2
 8007444:	d055      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8007446:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800744a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800744e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007452:	d031      	beq.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8007454:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007458:	d82a      	bhi.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800745a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800745e:	d02d      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8007460:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007464:	d824      	bhi.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007466:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800746a:	d029      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800746c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007470:	d81e      	bhi.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007472:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007476:	d011      	beq.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8007478:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800747c:	d818      	bhi.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800747e:	2b00      	cmp	r3, #0
 8007480:	d020      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8007482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007486:	d113      	bne.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007488:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800748c:	3308      	adds	r3, #8
 800748e:	4618      	mov	r0, r3
 8007490:	f003 fedc 	bl	800b24c <RCCEx_PLL2_Config>
 8007494:	4603      	mov	r3, r0
 8007496:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800749a:	e014      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800749c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074a0:	3330      	adds	r3, #48	@ 0x30
 80074a2:	4618      	mov	r0, r3
 80074a4:	f003 ff6a 	bl	800b37c <RCCEx_PLL3_Config>
 80074a8:	4603      	mov	r3, r0
 80074aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80074ae:	e00a      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80074b6:	e006      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80074b8:	bf00      	nop
 80074ba:	e004      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80074bc:	bf00      	nop
 80074be:	e002      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80074c0:	bf00      	nop
 80074c2:	e000      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80074c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d10d      	bne.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80074ce:	4b88      	ldr	r3, [pc, #544]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80074d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80074d4:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80074d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074e0:	4a83      	ldr	r2, [pc, #524]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80074e2:	430b      	orrs	r3, r1
 80074e4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80074e8:	e003      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80074f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fa:	2100      	movs	r1, #0
 80074fc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8007500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007504:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007508:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800750c:	460b      	mov	r3, r1
 800750e:	4313      	orrs	r3, r2
 8007510:	d055      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8007512:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007516:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800751a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800751e:	d031      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8007520:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007524:	d82a      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007526:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800752a:	d02d      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800752c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007530:	d824      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007532:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007536:	d029      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8007538:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800753c:	d81e      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800753e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007542:	d011      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8007544:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007548:	d818      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800754a:	2b00      	cmp	r3, #0
 800754c:	d020      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800754e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007552:	d113      	bne.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007558:	3308      	adds	r3, #8
 800755a:	4618      	mov	r0, r3
 800755c:	f003 fe76 	bl	800b24c <RCCEx_PLL2_Config>
 8007560:	4603      	mov	r3, r0
 8007562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8007566:	e014      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007568:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800756c:	3330      	adds	r3, #48	@ 0x30
 800756e:	4618      	mov	r0, r3
 8007570:	f003 ff04 	bl	800b37c <RCCEx_PLL3_Config>
 8007574:	4603      	mov	r3, r0
 8007576:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800757a:	e00a      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007582:	e006      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007584:	bf00      	nop
 8007586:	e004      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007588:	bf00      	nop
 800758a:	e002      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800758c:	bf00      	nop
 800758e:	e000      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007592:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10d      	bne.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800759a:	4b55      	ldr	r3, [pc, #340]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800759c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80075a0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80075a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075ac:	4a50      	ldr	r2, [pc, #320]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80075ae:	430b      	orrs	r3, r1
 80075b0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80075b4:	e003      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80075ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80075be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c6:	2100      	movs	r1, #0
 80075c8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80075cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80075d4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80075d8:	460b      	mov	r3, r1
 80075da:	4313      	orrs	r3, r2
 80075dc:	d055      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80075de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075e2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80075e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075ea:	d031      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80075ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075f0:	d82a      	bhi.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80075f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075f6:	d02d      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80075f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075fc:	d824      	bhi.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80075fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007602:	d029      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8007604:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007608:	d81e      	bhi.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800760a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800760e:	d011      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8007610:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007614:	d818      	bhi.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007616:	2b00      	cmp	r3, #0
 8007618:	d020      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800761a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800761e:	d113      	bne.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007620:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007624:	3308      	adds	r3, #8
 8007626:	4618      	mov	r0, r3
 8007628:	f003 fe10 	bl	800b24c <RCCEx_PLL2_Config>
 800762c:	4603      	mov	r3, r0
 800762e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8007632:	e014      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007634:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007638:	3330      	adds	r3, #48	@ 0x30
 800763a:	4618      	mov	r0, r3
 800763c:	f003 fe9e 	bl	800b37c <RCCEx_PLL3_Config>
 8007640:	4603      	mov	r3, r0
 8007642:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8007646:	e00a      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800764e:	e006      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007650:	bf00      	nop
 8007652:	e004      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007654:	bf00      	nop
 8007656:	e002      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007658:	bf00      	nop
 800765a:	e000      	b.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800765c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800765e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10d      	bne.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8007666:	4b22      	ldr	r3, [pc, #136]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007668:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800766c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007670:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007674:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007678:	4a1d      	ldr	r2, [pc, #116]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800767a:	430b      	orrs	r3, r1
 800767c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007680:	e003      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007682:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007686:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800768a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007696:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800769a:	2300      	movs	r3, #0
 800769c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80076a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80076a4:	460b      	mov	r3, r1
 80076a6:	4313      	orrs	r3, r2
 80076a8:	d055      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80076aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80076b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80076b6:	d035      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80076b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80076bc:	d82e      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80076be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076c2:	d031      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80076c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076c8:	d828      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80076ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076ce:	d01b      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80076d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076d4:	d822      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80076da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076de:	d009      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80076e0:	e01c      	b.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076e2:	4b03      	ldr	r3, [pc, #12]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80076e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e6:	4a02      	ldr	r2, [pc, #8]	@ (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80076e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ec:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80076ee:	e01c      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80076f0:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80076f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076f8:	3308      	adds	r3, #8
 80076fa:	4618      	mov	r0, r3
 80076fc:	f003 fda6 	bl	800b24c <RCCEx_PLL2_Config>
 8007700:	4603      	mov	r3, r0
 8007702:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007706:	e010      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007708:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800770c:	3330      	adds	r3, #48	@ 0x30
 800770e:	4618      	mov	r0, r3
 8007710:	f003 fe34 	bl	800b37c <RCCEx_PLL3_Config>
 8007714:	4603      	mov	r3, r0
 8007716:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800771a:	e006      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007722:	e002      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007724:	bf00      	nop
 8007726:	e000      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800772a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10d      	bne.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007732:	4bc3      	ldr	r3, [pc, #780]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007734:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007738:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800773c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007740:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007744:	4abe      	ldr	r2, [pc, #760]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007746:	430b      	orrs	r3, r1
 8007748:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800774c:	e003      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800774e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007752:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8007756:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800775a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007762:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007766:	2300      	movs	r3, #0
 8007768:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800776c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007770:	460b      	mov	r3, r1
 8007772:	4313      	orrs	r3, r2
 8007774:	d051      	beq.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007776:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800777a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800777e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007782:	d033      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007784:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007788:	d82c      	bhi.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800778a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800778e:	d02d      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007790:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007794:	d826      	bhi.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800779a:	d019      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800779c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077a0:	d820      	bhi.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d003      	beq.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80077a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80077aa:	d007      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80077ac:	e01a      	b.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077ae:	4ba4      	ldr	r3, [pc, #656]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80077b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b2:	4aa3      	ldr	r2, [pc, #652]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80077b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077b8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80077ba:	e018      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80077bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077c0:	3308      	adds	r3, #8
 80077c2:	4618      	mov	r0, r3
 80077c4:	f003 fd42 	bl	800b24c <RCCEx_PLL2_Config>
 80077c8:	4603      	mov	r3, r0
 80077ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80077ce:	e00e      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80077d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077d4:	3330      	adds	r3, #48	@ 0x30
 80077d6:	4618      	mov	r0, r3
 80077d8:	f003 fdd0 	bl	800b37c <RCCEx_PLL3_Config>
 80077dc:	4603      	mov	r3, r0
 80077de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80077e2:	e004      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80077ea:	e000      	b.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80077ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10d      	bne.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80077f6:	4b92      	ldr	r3, [pc, #584]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80077f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077fc:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8007800:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007804:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007808:	4a8d      	ldr	r2, [pc, #564]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800780a:	430b      	orrs	r3, r1
 800780c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007810:	e003      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007812:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007816:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800781a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007826:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007828:	2300      	movs	r3, #0
 800782a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800782c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007830:	460b      	mov	r3, r1
 8007832:	4313      	orrs	r3, r2
 8007834:	d032      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007836:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800783a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800783e:	2b05      	cmp	r3, #5
 8007840:	d80f      	bhi.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8007842:	2b03      	cmp	r3, #3
 8007844:	d211      	bcs.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8007846:	2b01      	cmp	r3, #1
 8007848:	d911      	bls.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800784a:	2b02      	cmp	r3, #2
 800784c:	d109      	bne.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800784e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007852:	3308      	adds	r3, #8
 8007854:	4618      	mov	r0, r3
 8007856:	f003 fcf9 	bl	800b24c <RCCEx_PLL2_Config>
 800785a:	4603      	mov	r3, r0
 800785c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007860:	e006      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007868:	e002      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800786a:	bf00      	nop
 800786c:	e000      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800786e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007870:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10d      	bne.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007878:	4b71      	ldr	r3, [pc, #452]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800787a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800787e:	f023 0107 	bic.w	r1, r3, #7
 8007882:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007886:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800788a:	4a6d      	ldr	r2, [pc, #436]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800788c:	430b      	orrs	r3, r1
 800788e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007892:	e003      	b.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007894:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007898:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800789c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a4:	2100      	movs	r1, #0
 80078a6:	6739      	str	r1, [r7, #112]	@ 0x70
 80078a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078ac:	677b      	str	r3, [r7, #116]	@ 0x74
 80078ae:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80078b2:	460b      	mov	r3, r1
 80078b4:	4313      	orrs	r3, r2
 80078b6:	d024      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80078b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d005      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	d005      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80078ce:	e002      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80078d0:	bf00      	nop
 80078d2:	e000      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80078d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10d      	bne.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80078de:	4b58      	ldr	r3, [pc, #352]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80078e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80078e4:	f023 0108 	bic.w	r1, r3, #8
 80078e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80078f0:	4a53      	ldr	r2, [pc, #332]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80078f2:	430b      	orrs	r3, r1
 80078f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80078f8:	e003      	b.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80078fe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007902:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800790e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007910:	2300      	movs	r3, #0
 8007912:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007914:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007918:	460b      	mov	r3, r1
 800791a:	4313      	orrs	r3, r2
 800791c:	f000 80b9 	beq.w	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007920:	4b48      	ldr	r3, [pc, #288]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007924:	4a47      	ldr	r2, [pc, #284]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007926:	f043 0301 	orr.w	r3, r3, #1
 800792a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800792c:	f7fc fbf8 	bl	8004120 <HAL_GetTick>
 8007930:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007934:	e00b      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007936:	f7fc fbf3 	bl	8004120 <HAL_GetTick>
 800793a:	4602      	mov	r2, r0
 800793c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	2b02      	cmp	r3, #2
 8007944:	d903      	bls.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800794c:	e005      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800794e:	4b3d      	ldr	r3, [pc, #244]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	d0ed      	beq.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800795a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800795e:	2b00      	cmp	r3, #0
 8007960:	f040 8093 	bne.w	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007964:	4b36      	ldr	r3, [pc, #216]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800796a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800796e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007972:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007976:	2b00      	cmp	r3, #0
 8007978:	d023      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800797a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800797e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8007982:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007986:	4293      	cmp	r3, r2
 8007988:	d01b      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800798a:	4b2d      	ldr	r3, [pc, #180]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800798c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007994:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007998:	4b29      	ldr	r3, [pc, #164]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800799a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800799e:	4a28      	ldr	r2, [pc, #160]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80079a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80079a8:	4b25      	ldr	r3, [pc, #148]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80079aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079ae:	4a24      	ldr	r2, [pc, #144]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80079b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80079b8:	4a21      	ldr	r2, [pc, #132]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80079ba:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80079be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80079c2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d019      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ce:	f7fc fba7 	bl	8004120 <HAL_GetTick>
 80079d2:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079d6:	e00d      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079d8:	f7fc fba2 	bl	8004120 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80079e2:	1ad2      	subs	r2, r2, r3
 80079e4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d903      	bls.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80079f2:	e006      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079f4:	4b12      	ldr	r3, [pc, #72]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80079f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d0ea      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8007a02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d13a      	bne.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007a0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a0e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a1a:	d115      	bne.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8007a1c:	4b08      	ldr	r3, [pc, #32]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007a24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a28:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007a2c:	091b      	lsrs	r3, r3, #4
 8007a2e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007a32:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007a36:	4a02      	ldr	r2, [pc, #8]	@ (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	61d3      	str	r3, [r2, #28]
 8007a3c:	e00a      	b.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8007a3e:	bf00      	nop
 8007a40:	44020c00 	.word	0x44020c00
 8007a44:	44020800 	.word	0x44020800
 8007a48:	4b9f      	ldr	r3, [pc, #636]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	4a9e      	ldr	r2, [pc, #632]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a4e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007a52:	61d3      	str	r3, [r2, #28]
 8007a54:	4b9c      	ldr	r3, [pc, #624]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a5a:	4a9b      	ldr	r2, [pc, #620]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007a64:	4b98      	ldr	r3, [pc, #608]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a66:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8007a6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a6e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007a72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a76:	4a94      	ldr	r2, [pc, #592]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007a7e:	e008      	b.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007a80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8007a88:	e003      	b.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007a9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aa4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	d035      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007aae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ab2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007ab6:	2b30      	cmp	r3, #48	@ 0x30
 8007ab8:	d014      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8007aba:	2b30      	cmp	r3, #48	@ 0x30
 8007abc:	d80e      	bhi.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007abe:	2b20      	cmp	r3, #32
 8007ac0:	d012      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8007ac2:	2b20      	cmp	r3, #32
 8007ac4:	d80a      	bhi.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d010      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8007aca:	2b10      	cmp	r3, #16
 8007acc:	d106      	bne.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ace:	4b7e      	ldr	r3, [pc, #504]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad2:	4a7d      	ldr	r2, [pc, #500]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ad8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8007ada:	e008      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ae2:	e004      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007ae4:	bf00      	nop
 8007ae6:	e002      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007ae8:	bf00      	nop
 8007aea:	e000      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007aec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10d      	bne.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007af6:	4b74      	ldr	r3, [pc, #464]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007af8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007afc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007b00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b04:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007b08:	4a6f      	ldr	r2, [pc, #444]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007b0a:	430b      	orrs	r3, r1
 8007b0c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007b10:	e003      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b16:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007b1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b22:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007b26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b28:	2300      	movs	r3, #0
 8007b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b2c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007b30:	460b      	mov	r3, r1
 8007b32:	4313      	orrs	r3, r2
 8007b34:	d033      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8007b36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b3a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d002      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8007b42:	2b40      	cmp	r3, #64	@ 0x40
 8007b44:	d007      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8007b46:	e010      	b.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b48:	4b5f      	ldr	r3, [pc, #380]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b4c:	4a5e      	ldr	r2, [pc, #376]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b52:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007b54:	e00d      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b5a:	3308      	adds	r3, #8
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f003 fb75 	bl	800b24c <RCCEx_PLL2_Config>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007b68:	e003      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10d      	bne.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8007b7a:	4b53      	ldr	r3, [pc, #332]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007b7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b80:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8007b84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b88:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8007b8c:	4a4e      	ldr	r2, [pc, #312]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007b8e:	430b      	orrs	r3, r1
 8007b90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007b94:	e003      	b.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b9a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007b9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007baa:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bac:	2300      	movs	r3, #0
 8007bae:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bb0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	d033      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8007bba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bbe:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8007bc6:	2b80      	cmp	r3, #128	@ 0x80
 8007bc8:	d007      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8007bca:	e010      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bcc:	4b3e      	ldr	r3, [pc, #248]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bd0:	4a3d      	ldr	r2, [pc, #244]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bd6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007bd8:	e00d      	b.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007bda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bde:	3308      	adds	r3, #8
 8007be0:	4618      	mov	r0, r3
 8007be2:	f003 fb33 	bl	800b24c <RCCEx_PLL2_Config>
 8007be6:	4603      	mov	r3, r0
 8007be8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007bec:	e003      	b.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bf6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10d      	bne.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8007bfe:	4b32      	ldr	r3, [pc, #200]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007c00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c04:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007c08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c0c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007c10:	4a2d      	ldr	r2, [pc, #180]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007c12:	430b      	orrs	r3, r1
 8007c14:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007c18:	e003      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007c22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c30:	2300      	movs	r3, #0
 8007c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007c38:	460b      	mov	r3, r1
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	d04a      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8007c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d827      	bhi.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8007c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c50 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8007c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c50:	08007c65 	.word	0x08007c65
 8007c54:	08007c73 	.word	0x08007c73
 8007c58:	08007c87 	.word	0x08007c87
 8007c5c:	08007ca3 	.word	0x08007ca3
 8007c60:	08007ca3 	.word	0x08007ca3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c64:	4b18      	ldr	r3, [pc, #96]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c68:	4a17      	ldr	r2, [pc, #92]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007c6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c6e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007c70:	e018      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007c72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c76:	3308      	adds	r3, #8
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f003 fae7 	bl	800b24c <RCCEx_PLL2_Config>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007c84:	e00e      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c86:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c8a:	3330      	adds	r3, #48	@ 0x30
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f003 fb75 	bl	800b37c <RCCEx_PLL3_Config>
 8007c92:	4603      	mov	r3, r0
 8007c94:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007c98:	e004      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ca0:	e000      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8007ca2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ca4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10f      	bne.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007cac:	4b06      	ldr	r3, [pc, #24]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cb2:	f023 0107 	bic.w	r1, r3, #7
 8007cb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cbe:	4a02      	ldr	r2, [pc, #8]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007cc0:	430b      	orrs	r3, r1
 8007cc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007cc6:	e005      	b.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8007cc8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ccc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007cd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007cd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cdc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007ce0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ce6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007cea:	460b      	mov	r3, r1
 8007cec:	4313      	orrs	r3, r2
 8007cee:	f000 8081 	beq.w	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8007cf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cf6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007cfa:	2b20      	cmp	r3, #32
 8007cfc:	d85f      	bhi.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8007cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8007d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d04:	08007d89 	.word	0x08007d89
 8007d08:	08007dbf 	.word	0x08007dbf
 8007d0c:	08007dbf 	.word	0x08007dbf
 8007d10:	08007dbf 	.word	0x08007dbf
 8007d14:	08007dbf 	.word	0x08007dbf
 8007d18:	08007dbf 	.word	0x08007dbf
 8007d1c:	08007dbf 	.word	0x08007dbf
 8007d20:	08007dbf 	.word	0x08007dbf
 8007d24:	08007d97 	.word	0x08007d97
 8007d28:	08007dbf 	.word	0x08007dbf
 8007d2c:	08007dbf 	.word	0x08007dbf
 8007d30:	08007dbf 	.word	0x08007dbf
 8007d34:	08007dbf 	.word	0x08007dbf
 8007d38:	08007dbf 	.word	0x08007dbf
 8007d3c:	08007dbf 	.word	0x08007dbf
 8007d40:	08007dbf 	.word	0x08007dbf
 8007d44:	08007dab 	.word	0x08007dab
 8007d48:	08007dbf 	.word	0x08007dbf
 8007d4c:	08007dbf 	.word	0x08007dbf
 8007d50:	08007dbf 	.word	0x08007dbf
 8007d54:	08007dbf 	.word	0x08007dbf
 8007d58:	08007dbf 	.word	0x08007dbf
 8007d5c:	08007dbf 	.word	0x08007dbf
 8007d60:	08007dbf 	.word	0x08007dbf
 8007d64:	08007dc7 	.word	0x08007dc7
 8007d68:	08007dbf 	.word	0x08007dbf
 8007d6c:	08007dbf 	.word	0x08007dbf
 8007d70:	08007dbf 	.word	0x08007dbf
 8007d74:	08007dbf 	.word	0x08007dbf
 8007d78:	08007dbf 	.word	0x08007dbf
 8007d7c:	08007dbf 	.word	0x08007dbf
 8007d80:	08007dbf 	.word	0x08007dbf
 8007d84:	08007dc7 	.word	0x08007dc7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d88:	4bab      	ldr	r3, [pc, #684]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d8c:	4aaa      	ldr	r2, [pc, #680]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007d8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d92:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007d94:	e018      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007d96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f003 fa55 	bl	800b24c <RCCEx_PLL2_Config>
 8007da2:	4603      	mov	r3, r0
 8007da4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007da8:	e00e      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007dae:	3330      	adds	r3, #48	@ 0x30
 8007db0:	4618      	mov	r0, r3
 8007db2:	f003 fae3 	bl	800b37c <RCCEx_PLL3_Config>
 8007db6:	4603      	mov	r3, r0
 8007db8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007dbc:	e004      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007dc4:	e000      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8007dc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dc8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10d      	bne.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007dd0:	4b99      	ldr	r3, [pc, #612]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dd6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007dda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007dde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007de2:	4a95      	ldr	r2, [pc, #596]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007de4:	430b      	orrs	r3, r1
 8007de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007dea:	e003      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007df0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007df4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007e00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e02:	2300      	movs	r3, #0
 8007e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e06:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	d04e      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8007e10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e1c:	d02e      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8007e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e22:	d827      	bhi.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007e24:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e26:	d02b      	beq.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8007e28:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e2a:	d823      	bhi.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007e2c:	2b80      	cmp	r3, #128	@ 0x80
 8007e2e:	d017      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8007e30:	2b80      	cmp	r3, #128	@ 0x80
 8007e32:	d81f      	bhi.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8007e38:	2b40      	cmp	r3, #64	@ 0x40
 8007e3a:	d007      	beq.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8007e3c:	e01a      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e3e:	4b7e      	ldr	r3, [pc, #504]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e42:	4a7d      	ldr	r2, [pc, #500]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e48:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007e4a:	e01a      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007e4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e50:	3308      	adds	r3, #8
 8007e52:	4618      	mov	r0, r3
 8007e54:	f003 f9fa 	bl	800b24c <RCCEx_PLL2_Config>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007e5e:	e010      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007e60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e64:	3330      	adds	r3, #48	@ 0x30
 8007e66:	4618      	mov	r0, r3
 8007e68:	f003 fa88 	bl	800b37c <RCCEx_PLL3_Config>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007e72:	e006      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007e7a:	e002      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007e7c:	bf00      	nop
 8007e7e:	e000      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10d      	bne.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007e8a:	4b6b      	ldr	r3, [pc, #428]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e90:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007e94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e9c:	4a66      	ldr	r2, [pc, #408]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007e9e:	430b      	orrs	r3, r1
 8007ea0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007ea4:	e003      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ea6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007eaa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8007eae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007eba:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ec0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	d055      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8007eca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ece:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007ed2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007ed6:	d031      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8007ed8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007edc:	d82a      	bhi.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007ede:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee2:	d02d      	beq.n	8007f40 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8007ee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee8:	d824      	bhi.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007eea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007eee:	d029      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8007ef0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007ef4:	d81e      	bhi.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007efa:	d011      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8007efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f00:	d818      	bhi.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d020      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007f06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f0a:	d113      	bne.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f10:	3308      	adds	r3, #8
 8007f12:	4618      	mov	r0, r3
 8007f14:	f003 f99a 	bl	800b24c <RCCEx_PLL2_Config>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007f1e:	e014      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007f20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f24:	3330      	adds	r3, #48	@ 0x30
 8007f26:	4618      	mov	r0, r3
 8007f28:	f003 fa28 	bl	800b37c <RCCEx_PLL3_Config>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007f32:	e00a      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007f3a:	e006      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007f3c:	bf00      	nop
 8007f3e:	e004      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007f40:	bf00      	nop
 8007f42:	e002      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007f44:	bf00      	nop
 8007f46:	e000      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007f48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10d      	bne.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8007f52:	4b39      	ldr	r3, [pc, #228]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f58:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8007f5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f60:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007f64:	4a34      	ldr	r2, [pc, #208]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007f66:	430b      	orrs	r3, r1
 8007f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f6c:	e003      	b.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8007f76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007f82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f84:	2300      	movs	r3, #0
 8007f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f88:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	d058      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8007f92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f9a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007f9e:	d031      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8007fa0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007fa4:	d82a      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007fa6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007faa:	d02d      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8007fac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fb0:	d824      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007fb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007fb6:	d029      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8007fb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007fbc:	d81e      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007fbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fc2:	d011      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8007fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fc8:	d818      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d020      	beq.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8007fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fd2:	d113      	bne.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007fd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fd8:	3308      	adds	r3, #8
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f003 f936 	bl	800b24c <RCCEx_PLL2_Config>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007fe6:	e014      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007fe8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fec:	3330      	adds	r3, #48	@ 0x30
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f003 f9c4 	bl	800b37c <RCCEx_PLL3_Config>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007ffa:	e00a      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008002:	e006      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008004:	bf00      	nop
 8008006:	e004      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008008:	bf00      	nop
 800800a:	e002      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800800c:	bf00      	nop
 800800e:	e000      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008010:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008016:	2b00      	cmp	r3, #0
 8008018:	d110      	bne.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800801a:	4b07      	ldr	r3, [pc, #28]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800801c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008020:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008024:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800802c:	4902      	ldr	r1, [pc, #8]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800802e:	4313      	orrs	r3, r2
 8008030:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008034:	e006      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8008036:	bf00      	nop
 8008038:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800803c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008040:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008044:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804c:	2100      	movs	r1, #0
 800804e:	6239      	str	r1, [r7, #32]
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
 8008056:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800805a:	460b      	mov	r3, r1
 800805c:	4313      	orrs	r3, r2
 800805e:	d055      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8008060:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008068:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800806c:	d031      	beq.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800806e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008072:	d82a      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008074:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008078:	d02d      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800807a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800807e:	d824      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008080:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008084:	d029      	beq.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8008086:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800808a:	d81e      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800808c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008090:	d011      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8008092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008096:	d818      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d020      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800809c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080a0:	d113      	bne.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080a6:	3308      	adds	r3, #8
 80080a8:	4618      	mov	r0, r3
 80080aa:	f003 f8cf 	bl	800b24c <RCCEx_PLL2_Config>
 80080ae:	4603      	mov	r3, r0
 80080b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80080b4:	e014      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80080b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080ba:	3330      	adds	r3, #48	@ 0x30
 80080bc:	4618      	mov	r0, r3
 80080be:	f003 f95d 	bl	800b37c <RCCEx_PLL3_Config>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80080c8:	e00a      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80080d0:	e006      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80080d2:	bf00      	nop
 80080d4:	e004      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80080d6:	bf00      	nop
 80080d8:	e002      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80080da:	bf00      	nop
 80080dc:	e000      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80080de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10d      	bne.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80080e8:	4b88      	ldr	r3, [pc, #544]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80080ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080ee:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80080f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80080fa:	4984      	ldr	r1, [pc, #528]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008102:	e003      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008104:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008108:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800810c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	2100      	movs	r1, #0
 8008116:	61b9      	str	r1, [r7, #24]
 8008118:	f003 0302 	and.w	r3, r3, #2
 800811c:	61fb      	str	r3, [r7, #28]
 800811e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008122:	460b      	mov	r3, r1
 8008124:	4313      	orrs	r3, r2
 8008126:	d03d      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800812c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008130:	2b03      	cmp	r3, #3
 8008132:	d81c      	bhi.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8008134:	a201      	add	r2, pc, #4	@ (adr r2, 800813c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8008136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813a:	bf00      	nop
 800813c:	08008177 	.word	0x08008177
 8008140:	0800814d 	.word	0x0800814d
 8008144:	0800815b 	.word	0x0800815b
 8008148:	08008177 	.word	0x08008177
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800814c:	4b6f      	ldr	r3, [pc, #444]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800814e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008150:	4a6e      	ldr	r2, [pc, #440]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008152:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008156:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008158:	e00e      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800815a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800815e:	3308      	adds	r3, #8
 8008160:	4618      	mov	r0, r3
 8008162:	f003 f873 	bl	800b24c <RCCEx_PLL2_Config>
 8008166:	4603      	mov	r3, r0
 8008168:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800816c:	e004      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008174:	e000      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8008176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008178:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800817c:	2b00      	cmp	r3, #0
 800817e:	d10d      	bne.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008180:	4b62      	ldr	r3, [pc, #392]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008182:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008186:	f023 0203 	bic.w	r2, r3, #3
 800818a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800818e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008192:	495e      	ldr	r1, [pc, #376]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008194:	4313      	orrs	r3, r2
 8008196:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800819a:	e003      	b.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800819c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80081a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80081a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ac:	2100      	movs	r1, #0
 80081ae:	6139      	str	r1, [r7, #16]
 80081b0:	f003 0304 	and.w	r3, r3, #4
 80081b4:	617b      	str	r3, [r7, #20]
 80081b6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80081ba:	460b      	mov	r3, r1
 80081bc:	4313      	orrs	r3, r2
 80081be:	d03a      	beq.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80081c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081c4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80081c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081cc:	d00e      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80081ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d2:	d815      	bhi.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d017      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80081d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081dc:	d110      	bne.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081de:	4b4b      	ldr	r3, [pc, #300]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80081e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e2:	4a4a      	ldr	r2, [pc, #296]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80081e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081e8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80081ea:	e00e      	b.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081f0:	3308      	adds	r3, #8
 80081f2:	4618      	mov	r0, r3
 80081f4:	f003 f82a 	bl	800b24c <RCCEx_PLL2_Config>
 80081f8:	4603      	mov	r3, r0
 80081fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80081fe:	e004      	b.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008206:	e000      	b.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8008208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800820a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800820e:	2b00      	cmp	r3, #0
 8008210:	d10d      	bne.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8008212:	4b3e      	ldr	r3, [pc, #248]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008218:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800821c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008220:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008224:	4939      	ldr	r1, [pc, #228]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008226:	4313      	orrs	r3, r2
 8008228:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800822c:	e003      	b.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800822e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008232:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008236:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	2100      	movs	r1, #0
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	f003 0310 	and.w	r3, r3, #16
 8008246:	60fb      	str	r3, [r7, #12]
 8008248:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800824c:	460b      	mov	r3, r1
 800824e:	4313      	orrs	r3, r2
 8008250:	d038      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8008252:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008256:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800825a:	2b30      	cmp	r3, #48	@ 0x30
 800825c:	d01b      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800825e:	2b30      	cmp	r3, #48	@ 0x30
 8008260:	d815      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8008262:	2b10      	cmp	r3, #16
 8008264:	d002      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8008266:	2b20      	cmp	r3, #32
 8008268:	d007      	beq.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800826a:	e010      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800826c:	4b27      	ldr	r3, [pc, #156]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800826e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008270:	4a26      	ldr	r2, [pc, #152]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008276:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008278:	e00e      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800827a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800827e:	3330      	adds	r3, #48	@ 0x30
 8008280:	4618      	mov	r0, r3
 8008282:	f003 f87b 	bl	800b37c <RCCEx_PLL3_Config>
 8008286:	4603      	mov	r3, r0
 8008288:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800828c:	e004      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008294:	e000      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8008296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008298:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10d      	bne.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80082a0:	4b1a      	ldr	r3, [pc, #104]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80082a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082a6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80082aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082ae:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80082b2:	4916      	ldr	r1, [pc, #88]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80082b4:	4313      	orrs	r3, r2
 80082b6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80082ba:	e003      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80082c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80082c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082cc:	2100      	movs	r1, #0
 80082ce:	6039      	str	r1, [r7, #0]
 80082d0:	f003 0308 	and.w	r3, r3, #8
 80082d4:	607b      	str	r3, [r7, #4]
 80082d6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80082da:	460b      	mov	r3, r1
 80082dc:	4313      	orrs	r3, r2
 80082de:	d00c      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80082e0:	4b0a      	ldr	r3, [pc, #40]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80082e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80082ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082ee:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80082f2:	4906      	ldr	r1, [pc, #24]	@ (800830c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80082fa:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80082fe:	4618      	mov	r0, r3
 8008300:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8008304:	46bd      	mov	sp, r7
 8008306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800830a:	bf00      	nop
 800830c:	44020c00 	.word	0x44020c00

08008310 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8008310:	b480      	push	{r7}
 8008312:	b08b      	sub	sp, #44	@ 0x2c
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8008318:	4bae      	ldr	r3, [pc, #696]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800831a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800831c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008320:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008322:	4bac      	ldr	r3, [pc, #688]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800832c:	4ba9      	ldr	r3, [pc, #676]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800832e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008330:	0a1b      	lsrs	r3, r3, #8
 8008332:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008336:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008338:	4ba6      	ldr	r3, [pc, #664]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800833a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833c:	091b      	lsrs	r3, r3, #4
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008344:	4ba3      	ldr	r3, [pc, #652]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008348:	08db      	lsrs	r3, r3, #3
 800834a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	fb02 f303 	mul.w	r3, r2, r3
 8008354:	ee07 3a90 	vmov	s15, r3
 8008358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800835c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	2b00      	cmp	r3, #0
 8008364:	f000 8126 	beq.w	80085b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	2b03      	cmp	r3, #3
 800836c:	d053      	beq.n	8008416 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	2b03      	cmp	r3, #3
 8008372:	d86f      	bhi.n	8008454 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d003      	beq.n	8008382 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	2b02      	cmp	r3, #2
 800837e:	d02b      	beq.n	80083d8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8008380:	e068      	b.n	8008454 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008382:	4b94      	ldr	r3, [pc, #592]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	08db      	lsrs	r3, r3, #3
 8008388:	f003 0303 	and.w	r3, r3, #3
 800838c:	4a92      	ldr	r2, [pc, #584]	@ (80085d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800838e:	fa22 f303 	lsr.w	r3, r2, r3
 8008392:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	ee07 3a90 	vmov	s15, r3
 800839a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	ee07 3a90 	vmov	s15, r3
 80083a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	ee07 3a90 	vmov	s15, r3
 80083b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083b6:	ed97 6a04 	vldr	s12, [r7, #16]
 80083ba:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80085dc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80083be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80083d6:	e068      	b.n	80084aa <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	ee07 3a90 	vmov	s15, r3
 80083de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083e2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80085e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80083e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	ee07 3a90 	vmov	s15, r3
 80083f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083f4:	ed97 6a04 	vldr	s12, [r7, #16]
 80083f8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80085dc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80083fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008400:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008404:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008408:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800840c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008410:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008414:	e049      	b.n	80084aa <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	ee07 3a90 	vmov	s15, r3
 800841c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008420:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80085e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8008424:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008428:	6a3b      	ldr	r3, [r7, #32]
 800842a:	ee07 3a90 	vmov	s15, r3
 800842e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008432:	ed97 6a04 	vldr	s12, [r7, #16]
 8008436:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80085dc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800843a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800843e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800844a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800844e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008452:	e02a      	b.n	80084aa <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008454:	4b5f      	ldr	r3, [pc, #380]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	08db      	lsrs	r3, r3, #3
 800845a:	f003 0303 	and.w	r3, r3, #3
 800845e:	4a5e      	ldr	r2, [pc, #376]	@ (80085d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008460:	fa22 f303 	lsr.w	r3, r2, r3
 8008464:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	ee07 3a90 	vmov	s15, r3
 800846c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	ee07 3a90 	vmov	s15, r3
 8008476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800847a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	ee07 3a90 	vmov	s15, r3
 8008484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008488:	ed97 6a04 	vldr	s12, [r7, #16]
 800848c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80085dc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008490:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008494:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008498:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800849c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80084a8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084aa:	4b4a      	ldr	r3, [pc, #296]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084b6:	d121      	bne.n	80084fc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80084b8:	4b46      	ldr	r3, [pc, #280]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80084ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d017      	beq.n	80084f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80084c4:	4b43      	ldr	r3, [pc, #268]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80084c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084c8:	0a5b      	lsrs	r3, r3, #9
 80084ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084ce:	ee07 3a90 	vmov	s15, r3
 80084d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80084d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084da:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80084de:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80084e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084ea:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	601a      	str	r2, [r3, #0]
 80084f2:	e006      	b.n	8008502 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	601a      	str	r2, [r3, #0]
 80084fa:	e002      	b.n	8008502 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008502:	4b34      	ldr	r3, [pc, #208]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800850a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800850e:	d121      	bne.n	8008554 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8008510:	4b30      	ldr	r3, [pc, #192]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008518:	2b00      	cmp	r3, #0
 800851a:	d017      	beq.n	800854c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800851c:	4b2d      	ldr	r3, [pc, #180]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800851e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008520:	0c1b      	lsrs	r3, r3, #16
 8008522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800852e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008532:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008536:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800853a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800853e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008542:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	605a      	str	r2, [r3, #4]
 800854a:	e006      	b.n	800855a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	605a      	str	r2, [r3, #4]
 8008552:	e002      	b.n	800855a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2200      	movs	r2, #0
 8008558:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800855a:	4b1e      	ldr	r3, [pc, #120]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008562:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008566:	d121      	bne.n	80085ac <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008568:	4b1a      	ldr	r3, [pc, #104]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800856a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800856c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008570:	2b00      	cmp	r3, #0
 8008572:	d017      	beq.n	80085a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008574:	4b17      	ldr	r3, [pc, #92]	@ (80085d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008578:	0e1b      	lsrs	r3, r3, #24
 800857a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800857e:	ee07 3a90 	vmov	s15, r3
 8008582:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8008586:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800858a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800858e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800859a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80085a2:	e010      	b.n	80085c6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	609a      	str	r2, [r3, #8]
}
 80085aa:	e00c      	b.n	80085c6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	609a      	str	r2, [r3, #8]
}
 80085b2:	e008      	b.n	80085c6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	609a      	str	r2, [r3, #8]
}
 80085c6:	bf00      	nop
 80085c8:	372c      	adds	r7, #44	@ 0x2c
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	44020c00 	.word	0x44020c00
 80085d8:	03d09000 	.word	0x03d09000
 80085dc:	46000000 	.word	0x46000000
 80085e0:	4a742400 	.word	0x4a742400
 80085e4:	4af42400 	.word	0x4af42400

080085e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b08b      	sub	sp, #44	@ 0x2c
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80085f0:	4bae      	ldr	r3, [pc, #696]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80085f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80085fa:	4bac      	ldr	r3, [pc, #688]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80085fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fe:	f003 0303 	and.w	r3, r3, #3
 8008602:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8008604:	4ba9      	ldr	r3, [pc, #676]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008608:	0a1b      	lsrs	r3, r3, #8
 800860a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800860e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8008610:	4ba6      	ldr	r3, [pc, #664]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008614:	091b      	lsrs	r3, r3, #4
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800861c:	4ba3      	ldr	r3, [pc, #652]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800861e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008620:	08db      	lsrs	r3, r3, #3
 8008622:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	fb02 f303 	mul.w	r3, r2, r3
 800862c:	ee07 3a90 	vmov	s15, r3
 8008630:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008634:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	2b00      	cmp	r3, #0
 800863c:	f000 8126 	beq.w	800888c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	2b03      	cmp	r3, #3
 8008644:	d053      	beq.n	80086ee <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	2b03      	cmp	r3, #3
 800864a:	d86f      	bhi.n	800872c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d003      	beq.n	800865a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2b02      	cmp	r3, #2
 8008656:	d02b      	beq.n	80086b0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8008658:	e068      	b.n	800872c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800865a:	4b94      	ldr	r3, [pc, #592]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	08db      	lsrs	r3, r3, #3
 8008660:	f003 0303 	and.w	r3, r3, #3
 8008664:	4a92      	ldr	r2, [pc, #584]	@ (80088b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008666:	fa22 f303 	lsr.w	r3, r2, r3
 800866a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	ee07 3a90 	vmov	s15, r3
 8008672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	ee07 3a90 	vmov	s15, r3
 800867c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008684:	6a3b      	ldr	r3, [r7, #32]
 8008686:	ee07 3a90 	vmov	s15, r3
 800868a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800868e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008692:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80088b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800869a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800869e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80086ae:	e068      	b.n	8008782 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	ee07 3a90 	vmov	s15, r3
 80086b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ba:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80088b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80086be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086c2:	6a3b      	ldr	r3, [r7, #32]
 80086c4:	ee07 3a90 	vmov	s15, r3
 80086c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086cc:	ed97 6a04 	vldr	s12, [r7, #16]
 80086d0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80086d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80086ec:	e049      	b.n	8008782 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	ee07 3a90 	vmov	s15, r3
 80086f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80088bc <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80086fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800870a:	ed97 6a04 	vldr	s12, [r7, #16]
 800870e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80088b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800871a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800871e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008726:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800872a:	e02a      	b.n	8008782 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800872c:	4b5f      	ldr	r3, [pc, #380]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	08db      	lsrs	r3, r3, #3
 8008732:	f003 0303 	and.w	r3, r3, #3
 8008736:	4a5e      	ldr	r2, [pc, #376]	@ (80088b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008738:	fa22 f303 	lsr.w	r3, r2, r3
 800873c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	ee07 3a90 	vmov	s15, r3
 8008744:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	ee07 3a90 	vmov	s15, r3
 800875c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008760:	ed97 6a04 	vldr	s12, [r7, #16]
 8008764:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80088b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800876c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008770:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800877c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008780:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008782:	4b4a      	ldr	r3, [pc, #296]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800878a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800878e:	d121      	bne.n	80087d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8008790:	4b46      	ldr	r3, [pc, #280]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d017      	beq.n	80087cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800879c:	4b43      	ldr	r3, [pc, #268]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800879e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a0:	0a5b      	lsrs	r3, r3, #9
 80087a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087a6:	ee07 3a90 	vmov	s15, r3
 80087aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80087ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087b2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80087b6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80087ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087c2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	601a      	str	r2, [r3, #0]
 80087ca:	e006      	b.n	80087da <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	e002      	b.n	80087da <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087da:	4b34      	ldr	r3, [pc, #208]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087e6:	d121      	bne.n	800882c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80087e8:	4b30      	ldr	r3, [pc, #192]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80087ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d017      	beq.n	8008824 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80087f4:	4b2d      	ldr	r3, [pc, #180]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80087f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087fe:	ee07 3a90 	vmov	s15, r3
 8008802:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8008806:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800880a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800880e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800881a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	605a      	str	r2, [r3, #4]
 8008822:	e006      	b.n	8008832 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	605a      	str	r2, [r3, #4]
 800882a:	e002      	b.n	8008832 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008832:	4b1e      	ldr	r3, [pc, #120]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800883a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800883e:	d121      	bne.n	8008884 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8008840:	4b1a      	ldr	r3, [pc, #104]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d017      	beq.n	800887c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800884c:	4b17      	ldr	r3, [pc, #92]	@ (80088ac <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800884e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008850:	0e1b      	lsrs	r3, r3, #24
 8008852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008856:	ee07 3a90 	vmov	s15, r3
 800885a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800885e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008862:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008866:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800886a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800886e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008872:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800887a:	e010      	b.n	800889e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	609a      	str	r2, [r3, #8]
}
 8008882:	e00c      	b.n	800889e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	609a      	str	r2, [r3, #8]
}
 800888a:	e008      	b.n	800889e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	609a      	str	r2, [r3, #8]
}
 800889e:	bf00      	nop
 80088a0:	372c      	adds	r7, #44	@ 0x2c
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	44020c00 	.word	0x44020c00
 80088b0:	03d09000 	.word	0x03d09000
 80088b4:	46000000 	.word	0x46000000
 80088b8:	4a742400 	.word	0x4a742400
 80088bc:	4af42400 	.word	0x4af42400

080088c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b08b      	sub	sp, #44	@ 0x2c
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80088c8:	4bae      	ldr	r3, [pc, #696]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088d0:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80088d2:	4bac      	ldr	r3, [pc, #688]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088d6:	f003 0303 	and.w	r3, r3, #3
 80088da:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80088dc:	4ba9      	ldr	r3, [pc, #676]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e0:	0a1b      	lsrs	r3, r3, #8
 80088e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088e6:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80088e8:	4ba6      	ldr	r3, [pc, #664]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ec:	091b      	lsrs	r3, r3, #4
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80088f4:	4ba3      	ldr	r3, [pc, #652]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088f8:	08db      	lsrs	r3, r3, #3
 80088fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	fb02 f303 	mul.w	r3, r2, r3
 8008904:	ee07 3a90 	vmov	s15, r3
 8008908:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800890c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 8126 	beq.w	8008b64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	2b03      	cmp	r3, #3
 800891c:	d053      	beq.n	80089c6 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	2b03      	cmp	r3, #3
 8008922:	d86f      	bhi.n	8008a04 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d003      	beq.n	8008932 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	2b02      	cmp	r3, #2
 800892e:	d02b      	beq.n	8008988 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8008930:	e068      	b.n	8008a04 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008932:	4b94      	ldr	r3, [pc, #592]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	08db      	lsrs	r3, r3, #3
 8008938:	f003 0303 	and.w	r3, r3, #3
 800893c:	4a92      	ldr	r2, [pc, #584]	@ (8008b88 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800893e:	fa22 f303 	lsr.w	r3, r2, r3
 8008942:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	ee07 3a90 	vmov	s15, r3
 800894a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	ee07 3a90 	vmov	s15, r3
 8008954:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008958:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008966:	ed97 6a04 	vldr	s12, [r7, #16]
 800896a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800896e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800897a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800897e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008982:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008986:	e068      	b.n	8008a5a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	ee07 3a90 	vmov	s15, r3
 800898e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008992:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8008996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	ee07 3a90 	vmov	s15, r3
 80089a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089a4:	ed97 6a04 	vldr	s12, [r7, #16]
 80089a8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80089ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80089c4:	e049      	b.n	8008a5a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	ee07 3a90 	vmov	s15, r3
 80089cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089d0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008b94 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 80089d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	ee07 3a90 	vmov	s15, r3
 80089de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089e2:	ed97 6a04 	vldr	s12, [r7, #16]
 80089e6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80089ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089fe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008a02:	e02a      	b.n	8008a5a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a04:	4b5f      	ldr	r3, [pc, #380]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	08db      	lsrs	r3, r3, #3
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	4a5e      	ldr	r2, [pc, #376]	@ (8008b88 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8008a10:	fa22 f303 	lsr.w	r3, r2, r3
 8008a14:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	ee07 3a90 	vmov	s15, r3
 8008a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	ee07 3a90 	vmov	s15, r3
 8008a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	ee07 3a90 	vmov	s15, r3
 8008a34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a38:	ed97 6a04 	vldr	s12, [r7, #16]
 8008a3c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008a40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008a58:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a66:	d121      	bne.n	8008aac <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008a68:	4b46      	ldr	r3, [pc, #280]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d017      	beq.n	8008aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008a74:	4b43      	ldr	r3, [pc, #268]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a78:	0a5b      	lsrs	r3, r3, #9
 8008a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8008a86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a8a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008a8e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a9a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	e006      	b.n	8008ab2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ab2:	4b34      	ldr	r3, [pc, #208]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008aba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008abe:	d121      	bne.n	8008b04 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008ac0:	4b30      	ldr	r3, [pc, #192]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d017      	beq.n	8008afc <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008acc:	4b2d      	ldr	r3, [pc, #180]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad0:	0c1b      	lsrs	r3, r3, #16
 8008ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ad6:	ee07 3a90 	vmov	s15, r3
 8008ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8008ade:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ae2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008ae6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008aee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008af2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	e006      	b.n	8008b0a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	605a      	str	r2, [r3, #4]
 8008b02:	e002      	b.n	8008b0a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b16:	d121      	bne.n	8008b5c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008b18:	4b1a      	ldr	r3, [pc, #104]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d017      	beq.n	8008b54 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008b24:	4b17      	ldr	r3, [pc, #92]	@ (8008b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b28:	0e1b      	lsrs	r3, r3, #24
 8008b2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b2e:	ee07 3a90 	vmov	s15, r3
 8008b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8008b36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b3a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008b3e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008b42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b4a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8008b52:	e010      	b.n	8008b76 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	609a      	str	r2, [r3, #8]
}
 8008b5a:	e00c      	b.n	8008b76 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	609a      	str	r2, [r3, #8]
}
 8008b62:	e008      	b.n	8008b76 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	609a      	str	r2, [r3, #8]
}
 8008b76:	bf00      	nop
 8008b78:	372c      	adds	r7, #44	@ 0x2c
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	44020c00 	.word	0x44020c00
 8008b88:	03d09000 	.word	0x03d09000
 8008b8c:	46000000 	.word	0x46000000
 8008b90:	4a742400 	.word	0x4a742400
 8008b94:	4af42400 	.word	0x4af42400

08008b98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008b98:	b590      	push	{r4, r7, lr}
 8008b9a:	b08f      	sub	sp, #60	@ 0x3c
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008ba2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ba6:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8008baa:	4321      	orrs	r1, r4
 8008bac:	d150      	bne.n	8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008bae:	4b26      	ldr	r3, [pc, #152]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bb8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008bba:	4b23      	ldr	r3, [pc, #140]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bc0:	f003 0302 	and.w	r3, r3, #2
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d108      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bce:	d104      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8008bd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bd6:	f002 bb2a 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008bda:	4b1b      	ldr	r3, [pc, #108]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008be8:	d108      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8008bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bf0:	d104      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8008bf2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf8:	f002 bb19 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8008bfc:	4b12      	ldr	r3, [pc, #72]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c08:	d119      	bne.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c10:	d115      	bne.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008c12:	4b0d      	ldr	r3, [pc, #52]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8008c1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c1e:	d30a      	bcc.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8008c20:	4b09      	ldr	r3, [pc, #36]	@ (8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008c22:	69db      	ldr	r3, [r3, #28]
 8008c24:	0a1b      	lsrs	r3, r3, #8
 8008c26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c2a:	4a08      	ldr	r2, [pc, #32]	@ (8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008c32:	f002 bafc 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8008c36:	2300      	movs	r3, #0
 8008c38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008c3a:	f002 baf8 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c42:	f002 baf4 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008c46:	bf00      	nop
 8008c48:	44020c00 	.word	0x44020c00
 8008c4c:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8008c50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c54:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8008c58:	ea50 0104 	orrs.w	r1, r0, r4
 8008c5c:	f001 8275 	beq.w	800a14a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8008c60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c64:	2801      	cmp	r0, #1
 8008c66:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8008c6a:	f082 82dd 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c72:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8008c76:	ea50 0104 	orrs.w	r1, r0, r4
 8008c7a:	f001 816c 	beq.w	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8008c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c82:	2801      	cmp	r0, #1
 8008c84:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8008c88:	f082 82ce 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c90:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8008c94:	ea50 0104 	orrs.w	r1, r0, r4
 8008c98:	f001 8602 	beq.w	800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8008c9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ca0:	2801      	cmp	r0, #1
 8008ca2:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8008ca6:	f082 82bf 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008caa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cae:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8008cb2:	ea50 0104 	orrs.w	r1, r0, r4
 8008cb6:	f001 854c 	beq.w	800a752 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8008cba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cbe:	2801      	cmp	r0, #1
 8008cc0:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8008cc4:	f082 82b0 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ccc:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8008cd0:	ea50 0104 	orrs.w	r1, r0, r4
 8008cd4:	f001 849e 	beq.w	800a614 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8008cd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cdc:	2801      	cmp	r0, #1
 8008cde:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8008ce2:	f082 82a1 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ce6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cea:	f1a1 0420 	sub.w	r4, r1, #32
 8008cee:	ea50 0104 	orrs.w	r1, r0, r4
 8008cf2:	f001 83e8 	beq.w	800a4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8008cf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cfa:	2801      	cmp	r0, #1
 8008cfc:	f171 0120 	sbcs.w	r1, r1, #32
 8008d00:	f082 8292 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d08:	f1a1 0410 	sub.w	r4, r1, #16
 8008d0c:	ea50 0104 	orrs.w	r1, r0, r4
 8008d10:	f002 8256 	beq.w	800b1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8008d14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d18:	2801      	cmp	r0, #1
 8008d1a:	f171 0110 	sbcs.w	r1, r1, #16
 8008d1e:	f082 8283 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d26:	f1a1 0408 	sub.w	r4, r1, #8
 8008d2a:	ea50 0104 	orrs.w	r1, r0, r4
 8008d2e:	f002 81cc 	beq.w	800b0ca <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8008d32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d36:	2801      	cmp	r0, #1
 8008d38:	f171 0108 	sbcs.w	r1, r1, #8
 8008d3c:	f082 8274 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d44:	1f0c      	subs	r4, r1, #4
 8008d46:	ea50 0104 	orrs.w	r1, r0, r4
 8008d4a:	f001 8648 	beq.w	800a9de <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8008d4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d52:	2801      	cmp	r0, #1
 8008d54:	f171 0104 	sbcs.w	r1, r1, #4
 8008d58:	f082 8266 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d60:	1e8c      	subs	r4, r1, #2
 8008d62:	ea50 0104 	orrs.w	r1, r0, r4
 8008d66:	f002 8143 	beq.w	800aff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8008d6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d6e:	2801      	cmp	r0, #1
 8008d70:	f171 0102 	sbcs.w	r1, r1, #2
 8008d74:	f082 8258 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d7c:	1e4c      	subs	r4, r1, #1
 8008d7e:	ea50 0104 	orrs.w	r1, r0, r4
 8008d82:	f002 80ce 	beq.w	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8008d86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d8a:	2801      	cmp	r0, #1
 8008d8c:	f171 0101 	sbcs.w	r1, r1, #1
 8008d90:	f082 824a 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d98:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8008d9c:	4321      	orrs	r1, r4
 8008d9e:	f002 8059 	beq.w	800ae54 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8008da2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008da6:	4cd9      	ldr	r4, [pc, #868]	@ (800910c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8008da8:	42a0      	cmp	r0, r4
 8008daa:	f171 0100 	sbcs.w	r1, r1, #0
 8008dae:	f082 823b 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008db6:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8008dba:	4321      	orrs	r1, r4
 8008dbc:	f001 87d9 	beq.w	800ad72 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8008dc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dc4:	4cd2      	ldr	r4, [pc, #840]	@ (8009110 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8008dc6:	42a0      	cmp	r0, r4
 8008dc8:	f171 0100 	sbcs.w	r1, r1, #0
 8008dcc:	f082 822c 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008dd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dd4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8008dd8:	4321      	orrs	r1, r4
 8008dda:	f001 8751 	beq.w	800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8008dde:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008de2:	4ccc      	ldr	r4, [pc, #816]	@ (8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8008de4:	42a0      	cmp	r0, r4
 8008de6:	f171 0100 	sbcs.w	r1, r1, #0
 8008dea:	f082 821d 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008dee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008df2:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008df6:	4321      	orrs	r1, r4
 8008df8:	f001 869a 	beq.w	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8008dfc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e00:	4cc5      	ldr	r4, [pc, #788]	@ (8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8008e02:	42a0      	cmp	r0, r4
 8008e04:	f171 0100 	sbcs.w	r1, r1, #0
 8008e08:	f082 820e 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e10:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8008e14:	4321      	orrs	r1, r4
 8008e16:	f001 8612 	beq.w	800aa3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8008e1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e1e:	4cbf      	ldr	r4, [pc, #764]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8008e20:	42a0      	cmp	r0, r4
 8008e22:	f171 0100 	sbcs.w	r1, r1, #0
 8008e26:	f082 81ff 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e2e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8008e32:	4321      	orrs	r1, r4
 8008e34:	f002 817e 	beq.w	800b134 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8008e38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e3c:	4cb8      	ldr	r4, [pc, #736]	@ (8009120 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008e3e:	42a0      	cmp	r0, r4
 8008e40:	f171 0100 	sbcs.w	r1, r1, #0
 8008e44:	f082 81f0 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e4c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8008e50:	4321      	orrs	r1, r4
 8008e52:	f000 829e 	beq.w	8009392 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8008e56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e5a:	4cb2      	ldr	r4, [pc, #712]	@ (8009124 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e5c:	42a0      	cmp	r0, r4
 8008e5e:	f171 0100 	sbcs.w	r1, r1, #0
 8008e62:	f082 81e1 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e6a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8008e6e:	4321      	orrs	r1, r4
 8008e70:	f000 826d 	beq.w	800934e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008e74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e78:	4cab      	ldr	r4, [pc, #684]	@ (8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008e7a:	42a0      	cmp	r0, r4
 8008e7c:	f171 0100 	sbcs.w	r1, r1, #0
 8008e80:	f082 81d2 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e88:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8008e8c:	4321      	orrs	r1, r4
 8008e8e:	f001 800d 	beq.w	8009eac <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8008e92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e96:	4ca5      	ldr	r4, [pc, #660]	@ (800912c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008e98:	42a0      	cmp	r0, r4
 8008e9a:	f171 0100 	sbcs.w	r1, r1, #0
 8008e9e:	f082 81c3 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ea6:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8008eaa:	4321      	orrs	r1, r4
 8008eac:	f000 81d0 	beq.w	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8008eb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008eb4:	4c9e      	ldr	r4, [pc, #632]	@ (8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8008eb6:	42a0      	cmp	r0, r4
 8008eb8:	f171 0100 	sbcs.w	r1, r1, #0
 8008ebc:	f082 81b4 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ec0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ec4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8008ec8:	4321      	orrs	r1, r4
 8008eca:	f000 8142 	beq.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8008ece:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ed2:	4c98      	ldr	r4, [pc, #608]	@ (8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008ed4:	42a0      	cmp	r0, r4
 8008ed6:	f171 0100 	sbcs.w	r1, r1, #0
 8008eda:	f082 81a5 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ee2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8008ee6:	4321      	orrs	r1, r4
 8008ee8:	f001 824e 	beq.w	800a388 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8008eec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ef0:	4c91      	ldr	r4, [pc, #580]	@ (8009138 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8008ef2:	42a0      	cmp	r0, r4
 8008ef4:	f171 0100 	sbcs.w	r1, r1, #0
 8008ef8:	f082 8196 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008efc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f00:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008f04:	4321      	orrs	r1, r4
 8008f06:	f001 8197 	beq.w	800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8008f0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f0e:	4c8b      	ldr	r4, [pc, #556]	@ (800913c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8008f10:	42a0      	cmp	r0, r4
 8008f12:	f171 0100 	sbcs.w	r1, r1, #0
 8008f16:	f082 8187 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f1e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8008f22:	4321      	orrs	r1, r4
 8008f24:	f001 8154 	beq.w	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8008f28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f2c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8008f30:	f171 0100 	sbcs.w	r1, r1, #0
 8008f34:	f082 8178 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f3c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8008f40:	4321      	orrs	r1, r4
 8008f42:	f001 80b7 	beq.w	800a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008f46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f4a:	f248 0401 	movw	r4, #32769	@ 0x8001
 8008f4e:	42a0      	cmp	r0, r4
 8008f50:	f171 0100 	sbcs.w	r1, r1, #0
 8008f54:	f082 8168 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f5c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8008f60:	4321      	orrs	r1, r4
 8008f62:	f001 8064 	beq.w	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8008f66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f6a:	f244 0401 	movw	r4, #16385	@ 0x4001
 8008f6e:	42a0      	cmp	r0, r4
 8008f70:	f171 0100 	sbcs.w	r1, r1, #0
 8008f74:	f082 8158 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f7c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8008f80:	4321      	orrs	r1, r4
 8008f82:	f001 8011 	beq.w	8009fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8008f86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f8a:	f242 0401 	movw	r4, #8193	@ 0x2001
 8008f8e:	42a0      	cmp	r0, r4
 8008f90:	f171 0100 	sbcs.w	r1, r1, #0
 8008f94:	f082 8148 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f9c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8008fa0:	4321      	orrs	r1, r4
 8008fa2:	f000 871e 	beq.w	8009de2 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8008fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008faa:	f241 0401 	movw	r4, #4097	@ 0x1001
 8008fae:	42a0      	cmp	r0, r4
 8008fb0:	f171 0100 	sbcs.w	r1, r1, #0
 8008fb4:	f082 8138 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008fb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fbc:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8008fc0:	4321      	orrs	r1, r4
 8008fc2:	f000 86a8 	beq.w	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8008fc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fca:	f640 0401 	movw	r4, #2049	@ 0x801
 8008fce:	42a0      	cmp	r0, r4
 8008fd0:	f171 0100 	sbcs.w	r1, r1, #0
 8008fd4:	f082 8128 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008fd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fdc:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8008fe0:	4321      	orrs	r1, r4
 8008fe2:	f000 8632 	beq.w	8009c4a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8008fe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fea:	f240 4401 	movw	r4, #1025	@ 0x401
 8008fee:	42a0      	cmp	r0, r4
 8008ff0:	f171 0100 	sbcs.w	r1, r1, #0
 8008ff4:	f082 8118 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ff8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ffc:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8009000:	4321      	orrs	r1, r4
 8009002:	f000 85b0 	beq.w	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8009006:	e9d7 0100 	ldrd	r0, r1, [r7]
 800900a:	f240 2401 	movw	r4, #513	@ 0x201
 800900e:	42a0      	cmp	r0, r4
 8009010:	f171 0100 	sbcs.w	r1, r1, #0
 8009014:	f082 8108 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800901c:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8009020:	4321      	orrs	r1, r4
 8009022:	f000 8535 	beq.w	8009a90 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8009026:	e9d7 0100 	ldrd	r0, r1, [r7]
 800902a:	f240 1401 	movw	r4, #257	@ 0x101
 800902e:	42a0      	cmp	r0, r4
 8009030:	f171 0100 	sbcs.w	r1, r1, #0
 8009034:	f082 80f8 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009038:	e9d7 0100 	ldrd	r0, r1, [r7]
 800903c:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8009040:	4321      	orrs	r1, r4
 8009042:	f000 84ba 	beq.w	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8009046:	e9d7 0100 	ldrd	r0, r1, [r7]
 800904a:	2881      	cmp	r0, #129	@ 0x81
 800904c:	f171 0100 	sbcs.w	r1, r1, #0
 8009050:	f082 80ea 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009054:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009058:	2821      	cmp	r0, #33	@ 0x21
 800905a:	f171 0100 	sbcs.w	r1, r1, #0
 800905e:	d26f      	bcs.n	8009140 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009060:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009064:	4301      	orrs	r1, r0
 8009066:	f002 80df 	beq.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800906a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800906e:	1e42      	subs	r2, r0, #1
 8009070:	f141 33ff 	adc.w	r3, r1, #4294967295
 8009074:	2a20      	cmp	r2, #32
 8009076:	f173 0100 	sbcs.w	r1, r3, #0
 800907a:	f082 80d5 	bcs.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800907e:	2a1f      	cmp	r2, #31
 8009080:	f202 80d2 	bhi.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009084:	a101      	add	r1, pc, #4	@ (adr r1, 800908c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8009086:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800908a:	bf00      	nop
 800908c:	080093ed 	.word	0x080093ed
 8009090:	080094b9 	.word	0x080094b9
 8009094:	0800b229 	.word	0x0800b229
 8009098:	08009579 	.word	0x08009579
 800909c:	0800b229 	.word	0x0800b229
 80090a0:	0800b229 	.word	0x0800b229
 80090a4:	0800b229 	.word	0x0800b229
 80090a8:	08009649 	.word	0x08009649
 80090ac:	0800b229 	.word	0x0800b229
 80090b0:	0800b229 	.word	0x0800b229
 80090b4:	0800b229 	.word	0x0800b229
 80090b8:	0800b229 	.word	0x0800b229
 80090bc:	0800b229 	.word	0x0800b229
 80090c0:	0800b229 	.word	0x0800b229
 80090c4:	0800b229 	.word	0x0800b229
 80090c8:	0800972b 	.word	0x0800972b
 80090cc:	0800b229 	.word	0x0800b229
 80090d0:	0800b229 	.word	0x0800b229
 80090d4:	0800b229 	.word	0x0800b229
 80090d8:	0800b229 	.word	0x0800b229
 80090dc:	0800b229 	.word	0x0800b229
 80090e0:	0800b229 	.word	0x0800b229
 80090e4:	0800b229 	.word	0x0800b229
 80090e8:	0800b229 	.word	0x0800b229
 80090ec:	0800b229 	.word	0x0800b229
 80090f0:	0800b229 	.word	0x0800b229
 80090f4:	0800b229 	.word	0x0800b229
 80090f8:	0800b229 	.word	0x0800b229
 80090fc:	0800b229 	.word	0x0800b229
 8009100:	0800b229 	.word	0x0800b229
 8009104:	0800b229 	.word	0x0800b229
 8009108:	08009801 	.word	0x08009801
 800910c:	80000001 	.word	0x80000001
 8009110:	40000001 	.word	0x40000001
 8009114:	20000001 	.word	0x20000001
 8009118:	10000001 	.word	0x10000001
 800911c:	08000001 	.word	0x08000001
 8009120:	04000001 	.word	0x04000001
 8009124:	00800001 	.word	0x00800001
 8009128:	00400001 	.word	0x00400001
 800912c:	00200001 	.word	0x00200001
 8009130:	00100001 	.word	0x00100001
 8009134:	00080001 	.word	0x00080001
 8009138:	00040001 	.word	0x00040001
 800913c:	00020001 	.word	0x00020001
 8009140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009144:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8009148:	430b      	orrs	r3, r1
 800914a:	f000 83c4 	beq.w	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800914e:	f002 b86b 	b.w	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8009152:	4ba1      	ldr	r3, [pc, #644]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009154:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009158:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800915c:	633b      	str	r3, [r7, #48]	@ 0x30
 800915e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009160:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009164:	d036      	beq.n	80091d4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8009166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800916c:	d86b      	bhi.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009170:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009174:	d02b      	beq.n	80091ce <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009178:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800917c:	d863      	bhi.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800917e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009180:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009184:	d01b      	beq.n	80091be <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8009186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009188:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800918c:	d85b      	bhi.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800918e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009190:	2b00      	cmp	r3, #0
 8009192:	d004      	beq.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8009194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009196:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800919a:	d008      	beq.n	80091ae <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800919c:	e053      	b.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800919e:	f107 0320 	add.w	r3, r7, #32
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7ff f8b4 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80091a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091ac:	e04e      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091ae:	f107 0314 	add.w	r3, r7, #20
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff fa18 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091bc:	e046      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091be:	f107 0308 	add.w	r3, r7, #8
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff fb7c 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091cc:	e03e      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80091ce:	4b83      	ldr	r3, [pc, #524]	@ (80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80091d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091d2:	e03b      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091d4:	4b80      	ldr	r3, [pc, #512]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80091d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091da:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80091de:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091e0:	4b7d      	ldr	r3, [pc, #500]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d10c      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80091ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d109      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091f2:	4b79      	ldr	r3, [pc, #484]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	08db      	lsrs	r3, r3, #3
 80091f8:	f003 0303 	and.w	r3, r3, #3
 80091fc:	4a78      	ldr	r2, [pc, #480]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80091fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009202:	637b      	str	r3, [r7, #52]	@ 0x34
 8009204:	e01e      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009206:	4b74      	ldr	r3, [pc, #464]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800920e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009212:	d106      	bne.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800921a:	d102      	bne.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800921c:	4b71      	ldr	r3, [pc, #452]	@ (80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800921e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009220:	e010      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009222:	4b6d      	ldr	r3, [pc, #436]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800922a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800922e:	d106      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8009230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009232:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009236:	d102      	bne.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009238:	4b6b      	ldr	r3, [pc, #428]	@ (80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800923a:	637b      	str	r3, [r7, #52]	@ 0x34
 800923c:	e002      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800923e:	2300      	movs	r3, #0
 8009240:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009242:	e003      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8009244:	e002      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8009246:	2300      	movs	r3, #0
 8009248:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800924a:	bf00      	nop
          }
        }
        break;
 800924c:	f001 bfef 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009250:	4b61      	ldr	r3, [pc, #388]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009252:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009256:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800925a:	633b      	str	r3, [r7, #48]	@ 0x30
 800925c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009262:	d036      	beq.n	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800926a:	d86b      	bhi.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800926c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009272:	d02b      	beq.n	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8009274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009276:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800927a:	d863      	bhi.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800927c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009282:	d01b      	beq.n	80092bc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800928a:	d85b      	bhi.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800928c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928e:	2b00      	cmp	r3, #0
 8009290:	d004      	beq.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8009292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009294:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009298:	d008      	beq.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800929a:	e053      	b.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800929c:	f107 0320 	add.w	r3, r7, #32
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7ff f835 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80092a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092aa:	e04e      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092ac:	f107 0314 	add.w	r3, r7, #20
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7ff f999 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092ba:	e046      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092bc:	f107 0308 	add.w	r3, r7, #8
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7ff fafd 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092ca:	e03e      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80092cc:	4b43      	ldr	r3, [pc, #268]	@ (80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80092ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092d0:	e03b      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80092d2:	4b41      	ldr	r3, [pc, #260]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80092d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80092d8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80092dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80092de:	4b3e      	ldr	r3, [pc, #248]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0302 	and.w	r3, r3, #2
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d10c      	bne.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80092ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d109      	bne.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80092f0:	4b39      	ldr	r3, [pc, #228]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	08db      	lsrs	r3, r3, #3
 80092f6:	f003 0303 	and.w	r3, r3, #3
 80092fa:	4a39      	ldr	r2, [pc, #228]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80092fc:	fa22 f303 	lsr.w	r3, r2, r3
 8009300:	637b      	str	r3, [r7, #52]	@ 0x34
 8009302:	e01e      	b.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009304:	4b34      	ldr	r3, [pc, #208]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800930c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009310:	d106      	bne.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009318:	d102      	bne.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800931a:	4b32      	ldr	r3, [pc, #200]	@ (80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800931c:	637b      	str	r3, [r7, #52]	@ 0x34
 800931e:	e010      	b.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009320:	4b2d      	ldr	r3, [pc, #180]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009328:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800932c:	d106      	bne.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800932e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009334:	d102      	bne.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009336:	4b2c      	ldr	r3, [pc, #176]	@ (80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8009338:	637b      	str	r3, [r7, #52]	@ 0x34
 800933a:	e002      	b.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800933c:	2300      	movs	r3, #0
 800933e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009340:	e003      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8009342:	e002      	b.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8009344:	2300      	movs	r3, #0
 8009346:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009348:	bf00      	nop
          }
        }
        break;
 800934a:	f001 bf70 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800934e:	4b22      	ldr	r3, [pc, #136]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009350:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009358:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800935a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800935c:	2b00      	cmp	r3, #0
 800935e:	d108      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009360:	f107 0320 	add.w	r3, r7, #32
 8009364:	4618      	mov	r0, r3
 8009366:	f7fe ffd3 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800936a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800936e:	f001 bf5e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8009372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009374:	2b40      	cmp	r3, #64	@ 0x40
 8009376:	d108      	bne.n	800938a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009378:	f107 0314 	add.w	r3, r7, #20
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff f933 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009386:	f001 bf52 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800938a:	2300      	movs	r3, #0
 800938c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800938e:	f001 bf4e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8009392:	4b11      	ldr	r3, [pc, #68]	@ (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009394:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800939c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800939e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d108      	bne.n	80093b6 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093a4:	f107 0320 	add.w	r3, r7, #32
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7fe ffb1 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80093b2:	f001 bf3c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80093b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b8:	2b80      	cmp	r3, #128	@ 0x80
 80093ba:	d108      	bne.n	80093ce <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093bc:	f107 0314 	add.w	r3, r7, #20
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7ff f911 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093ca:	f001 bf30 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093d2:	f001 bf2c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093d6:	bf00      	nop
 80093d8:	44020c00 	.word	0x44020c00
 80093dc:	00bb8000 	.word	0x00bb8000
 80093e0:	03d09000 	.word	0x03d09000
 80093e4:	003d0900 	.word	0x003d0900
 80093e8:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80093ec:	4b9d      	ldr	r3, [pc, #628]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80093ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80093f2:	f003 0307 	and.w	r3, r3, #7
 80093f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80093f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d104      	bne.n	8009408 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80093fe:	f7fc ffd1 	bl	80063a4 <HAL_RCC_GetPCLK2Freq>
 8009402:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009404:	f001 bf13 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8009408:	4b96      	ldr	r3, [pc, #600]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009410:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009414:	d10a      	bne.n	800942c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8009416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009418:	2b01      	cmp	r3, #1
 800941a:	d107      	bne.n	800942c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800941c:	f107 0314 	add.w	r3, r7, #20
 8009420:	4618      	mov	r0, r3
 8009422:	f7ff f8e1 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	637b      	str	r3, [r7, #52]	@ 0x34
 800942a:	e043      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800942c:	4b8d      	ldr	r3, [pc, #564]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009434:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009438:	d10a      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800943a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800943c:	2b02      	cmp	r3, #2
 800943e:	d107      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009440:	f107 0308 	add.w	r3, r7, #8
 8009444:	4618      	mov	r0, r3
 8009446:	f7ff fa3b 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	637b      	str	r3, [r7, #52]	@ 0x34
 800944e:	e031      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8009450:	4b84      	ldr	r3, [pc, #528]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f003 0302 	and.w	r3, r3, #2
 8009458:	2b02      	cmp	r3, #2
 800945a:	d10c      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800945c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945e:	2b03      	cmp	r3, #3
 8009460:	d109      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009462:	4b80      	ldr	r3, [pc, #512]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	08db      	lsrs	r3, r3, #3
 8009468:	f003 0303 	and.w	r3, r3, #3
 800946c:	4a7e      	ldr	r2, [pc, #504]	@ (8009668 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800946e:	fa22 f303 	lsr.w	r3, r2, r3
 8009472:	637b      	str	r3, [r7, #52]	@ 0x34
 8009474:	e01e      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8009476:	4b7b      	ldr	r3, [pc, #492]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800947e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009482:	d105      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8009484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009486:	2b04      	cmp	r3, #4
 8009488:	d102      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800948a:	4b78      	ldr	r3, [pc, #480]	@ (800966c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800948c:	637b      	str	r3, [r7, #52]	@ 0x34
 800948e:	e011      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8009490:	4b74      	ldr	r3, [pc, #464]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009492:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009496:	f003 0302 	and.w	r3, r3, #2
 800949a:	2b02      	cmp	r3, #2
 800949c:	d106      	bne.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800949e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a0:	2b05      	cmp	r3, #5
 80094a2:	d103      	bne.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80094a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80094aa:	e003      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80094ac:	2300      	movs	r3, #0
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094b0:	f001 bebd 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094b4:	f001 bebb 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80094b8:	4b6a      	ldr	r3, [pc, #424]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80094ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80094be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094c2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80094c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d104      	bne.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80094ca:	f7fc ff55 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 80094ce:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80094d0:	f001 bead 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80094d4:	4b63      	ldr	r3, [pc, #396]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094e0:	d10a      	bne.n	80094f8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80094e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e4:	2b08      	cmp	r3, #8
 80094e6:	d107      	bne.n	80094f8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094e8:	f107 0314 	add.w	r3, r7, #20
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7ff f87b 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f6:	e03d      	b.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80094f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fa:	2b10      	cmp	r3, #16
 80094fc:	d108      	bne.n	8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094fe:	f107 0308 	add.w	r3, r7, #8
 8009502:	4618      	mov	r0, r3
 8009504:	f7ff f9dc 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800950c:	f001 be8f 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8009510:	4b54      	ldr	r3, [pc, #336]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0302 	and.w	r3, r3, #2
 8009518:	2b02      	cmp	r3, #2
 800951a:	d10c      	bne.n	8009536 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800951c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951e:	2b18      	cmp	r3, #24
 8009520:	d109      	bne.n	8009536 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009522:	4b50      	ldr	r3, [pc, #320]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	08db      	lsrs	r3, r3, #3
 8009528:	f003 0303 	and.w	r3, r3, #3
 800952c:	4a4e      	ldr	r2, [pc, #312]	@ (8009668 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800952e:	fa22 f303 	lsr.w	r3, r2, r3
 8009532:	637b      	str	r3, [r7, #52]	@ 0x34
 8009534:	e01e      	b.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8009536:	4b4b      	ldr	r3, [pc, #300]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800953e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009542:	d105      	bne.n	8009550 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009546:	2b20      	cmp	r3, #32
 8009548:	d102      	bne.n	8009550 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800954a:	4b48      	ldr	r3, [pc, #288]	@ (800966c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800954c:	637b      	str	r3, [r7, #52]	@ 0x34
 800954e:	e011      	b.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8009550:	4b44      	ldr	r3, [pc, #272]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009552:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009556:	f003 0302 	and.w	r3, r3, #2
 800955a:	2b02      	cmp	r3, #2
 800955c:	d106      	bne.n	800956c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800955e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009560:	2b28      	cmp	r3, #40	@ 0x28
 8009562:	d103      	bne.n	800956c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8009564:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009568:	637b      	str	r3, [r7, #52]	@ 0x34
 800956a:	e003      	b.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800956c:	2300      	movs	r3, #0
 800956e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009570:	f001 be5d 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009574:	f001 be5b 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009578:	4b3a      	ldr	r3, [pc, #232]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800957a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800957e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009582:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8009584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009586:	2b00      	cmp	r3, #0
 8009588:	d104      	bne.n	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800958a:	f7fc fef5 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800958e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009590:	f001 be4d 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8009594:	4b33      	ldr	r3, [pc, #204]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800959c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095a0:	d10a      	bne.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80095a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a4:	2b40      	cmp	r3, #64	@ 0x40
 80095a6:	d107      	bne.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095a8:	f107 0314 	add.w	r3, r7, #20
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7ff f81b 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80095b6:	e045      	b.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80095b8:	4b2a      	ldr	r3, [pc, #168]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095c4:	d10a      	bne.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	2b80      	cmp	r3, #128	@ 0x80
 80095ca:	d107      	bne.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095cc:	f107 0308 	add.w	r3, r7, #8
 80095d0:	4618      	mov	r0, r3
 80095d2:	f7ff f975 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80095da:	e033      	b.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80095dc:	4b21      	ldr	r3, [pc, #132]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f003 0302 	and.w	r3, r3, #2
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	d10c      	bne.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80095ec:	d109      	bne.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	08db      	lsrs	r3, r3, #3
 80095f4:	f003 0303 	and.w	r3, r3, #3
 80095f8:	4a1b      	ldr	r2, [pc, #108]	@ (8009668 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80095fa:	fa22 f303 	lsr.w	r3, r2, r3
 80095fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009600:	e020      	b.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8009602:	4b18      	ldr	r3, [pc, #96]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800960a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800960e:	d106      	bne.n	800961e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8009610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009616:	d102      	bne.n	800961e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8009618:	4b14      	ldr	r3, [pc, #80]	@ (800966c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800961a:	637b      	str	r3, [r7, #52]	@ 0x34
 800961c:	e012      	b.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800961e:	4b11      	ldr	r3, [pc, #68]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009620:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009624:	f003 0302 	and.w	r3, r3, #2
 8009628:	2b02      	cmp	r3, #2
 800962a:	d107      	bne.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800962c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8009632:	d103      	bne.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8009634:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009638:	637b      	str	r3, [r7, #52]	@ 0x34
 800963a:	e003      	b.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800963c:	2300      	movs	r3, #0
 800963e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009640:	f001 bdf5 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009644:	f001 bdf3 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009648:	4b06      	ldr	r3, [pc, #24]	@ (8009664 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800964a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800964e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009652:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10a      	bne.n	8009670 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800965a:	f7fc fe8d 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800965e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009660:	f001 bde5 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009664:	44020c00 	.word	0x44020c00
 8009668:	03d09000 	.word	0x03d09000
 800966c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8009670:	4ba0      	ldr	r3, [pc, #640]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009678:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800967c:	d10b      	bne.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009684:	d107      	bne.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009686:	f107 0314 	add.w	r3, r7, #20
 800968a:	4618      	mov	r0, r3
 800968c:	f7fe ffac 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	637b      	str	r3, [r7, #52]	@ 0x34
 8009694:	e047      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8009696:	4b97      	ldr	r3, [pc, #604]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800969e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096a2:	d10b      	bne.n	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 80096a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096aa:	d107      	bne.n	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096ac:	f107 0308 	add.w	r3, r7, #8
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7ff f905 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ba:	e034      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80096bc:	4b8d      	ldr	r3, [pc, #564]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f003 0302 	and.w	r3, r3, #2
 80096c4:	2b02      	cmp	r3, #2
 80096c6:	d10d      	bne.n	80096e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80096c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ca:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80096ce:	d109      	bne.n	80096e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80096d0:	4b88      	ldr	r3, [pc, #544]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	08db      	lsrs	r3, r3, #3
 80096d6:	f003 0303 	and.w	r3, r3, #3
 80096da:	4a87      	ldr	r2, [pc, #540]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80096dc:	fa22 f303 	lsr.w	r3, r2, r3
 80096e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096e2:	e020      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80096e4:	4b83      	ldr	r3, [pc, #524]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096f0:	d106      	bne.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096f8:	d102      	bne.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80096fa:	4b80      	ldr	r3, [pc, #512]	@ (80098fc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80096fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80096fe:	e012      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8009700:	4b7c      	ldr	r3, [pc, #496]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009702:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009706:	f003 0302 	and.w	r3, r3, #2
 800970a:	2b02      	cmp	r3, #2
 800970c:	d107      	bne.n	800971e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800970e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009710:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009714:	d103      	bne.n	800971e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8009716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800971a:	637b      	str	r3, [r7, #52]	@ 0x34
 800971c:	e003      	b.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800971e:	2300      	movs	r3, #0
 8009720:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009722:	f001 bd84 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009726:	f001 bd82 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800972a:	4b72      	ldr	r3, [pc, #456]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800972c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009730:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009734:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	2b00      	cmp	r3, #0
 800973a:	d104      	bne.n	8009746 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800973c:	f7fc fe1c 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009740:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8009742:	f001 bd74 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8009746:	4b6b      	ldr	r3, [pc, #428]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800974e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009752:	d10b      	bne.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800975a:	d107      	bne.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800975c:	f107 0314 	add.w	r3, r7, #20
 8009760:	4618      	mov	r0, r3
 8009762:	f7fe ff41 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	637b      	str	r3, [r7, #52]	@ 0x34
 800976a:	e047      	b.n	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800976c:	4b61      	ldr	r3, [pc, #388]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009778:	d10b      	bne.n	8009792 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800977a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009780:	d107      	bne.n	8009792 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009782:	f107 0308 	add.w	r3, r7, #8
 8009786:	4618      	mov	r0, r3
 8009788:	f7ff f89a 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009790:	e034      	b.n	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8009792:	4b58      	ldr	r3, [pc, #352]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 0302 	and.w	r3, r3, #2
 800979a:	2b02      	cmp	r3, #2
 800979c:	d10d      	bne.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800979e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097a4:	d109      	bne.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80097a6:	4b53      	ldr	r3, [pc, #332]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	08db      	lsrs	r3, r3, #3
 80097ac:	f003 0303 	and.w	r3, r3, #3
 80097b0:	4a51      	ldr	r2, [pc, #324]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80097b2:	fa22 f303 	lsr.w	r3, r2, r3
 80097b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097b8:	e020      	b.n	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80097ba:	4b4e      	ldr	r3, [pc, #312]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097c6:	d106      	bne.n	80097d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80097c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097ce:	d102      	bne.n	80097d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80097d0:	4b4a      	ldr	r3, [pc, #296]	@ (80098fc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80097d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80097d4:	e012      	b.n	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80097d6:	4b47      	ldr	r3, [pc, #284]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80097d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097dc:	f003 0302 	and.w	r3, r3, #2
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d107      	bne.n	80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80097e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80097ea:	d103      	bne.n	80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80097ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80097f2:	e003      	b.n	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80097f4:	2300      	movs	r3, #0
 80097f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097f8:	f001 bd19 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80097fc:	f001 bd17 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8009800:	4b3c      	ldr	r3, [pc, #240]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009802:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009806:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800980a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800980c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800980e:	2b00      	cmp	r3, #0
 8009810:	d104      	bne.n	800981c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009812:	f7fc fdb1 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009816:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8009818:	f001 bd09 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800981c:	4b35      	ldr	r3, [pc, #212]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009824:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009828:	d10b      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800982a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800982c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009830:	d107      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009832:	f107 0314 	add.w	r3, r7, #20
 8009836:	4618      	mov	r0, r3
 8009838:	f7fe fed6 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009840:	e047      	b.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8009842:	4b2c      	ldr	r3, [pc, #176]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800984a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800984e:	d10b      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8009850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009856:	d107      	bne.n	8009868 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009858:	f107 0308 	add.w	r3, r7, #8
 800985c:	4618      	mov	r0, r3
 800985e:	f7ff f82f 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	637b      	str	r3, [r7, #52]	@ 0x34
 8009866:	e034      	b.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8009868:	4b22      	ldr	r3, [pc, #136]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 0302 	and.w	r3, r3, #2
 8009870:	2b02      	cmp	r3, #2
 8009872:	d10d      	bne.n	8009890 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8009874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009876:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800987a:	d109      	bne.n	8009890 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800987c:	4b1d      	ldr	r3, [pc, #116]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	08db      	lsrs	r3, r3, #3
 8009882:	f003 0303 	and.w	r3, r3, #3
 8009886:	4a1c      	ldr	r2, [pc, #112]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009888:	fa22 f303 	lsr.w	r3, r2, r3
 800988c:	637b      	str	r3, [r7, #52]	@ 0x34
 800988e:	e020      	b.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8009890:	4b18      	ldr	r3, [pc, #96]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800989c:	d106      	bne.n	80098ac <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800989e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098a4:	d102      	bne.n	80098ac <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 80098a6:	4b15      	ldr	r3, [pc, #84]	@ (80098fc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80098a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80098aa:	e012      	b.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80098ac:	4b11      	ldr	r3, [pc, #68]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80098ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098b2:	f003 0302 	and.w	r3, r3, #2
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d107      	bne.n	80098ca <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80098ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098bc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80098c0:	d103      	bne.n	80098ca <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 80098c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098c8:	e003      	b.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098ce:	f001 bcae 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098d2:	f001 bcac 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 80098d6:	4b07      	ldr	r3, [pc, #28]	@ (80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80098d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80098dc:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 80098e0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80098e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10b      	bne.n	8009900 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80098e8:	f7fc fd46 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 80098ec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80098ee:	f001 bc9e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098f2:	bf00      	nop
 80098f4:	44020c00 	.word	0x44020c00
 80098f8:	03d09000 	.word	0x03d09000
 80098fc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8009900:	4ba0      	ldr	r3, [pc, #640]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009908:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800990c:	d10b      	bne.n	8009926 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800990e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009910:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009914:	d107      	bne.n	8009926 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009916:	f107 0314 	add.w	r3, r7, #20
 800991a:	4618      	mov	r0, r3
 800991c:	f7fe fe64 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	637b      	str	r3, [r7, #52]	@ 0x34
 8009924:	e047      	b.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8009926:	4b97      	ldr	r3, [pc, #604]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800992e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009932:	d10b      	bne.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8009934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009936:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800993a:	d107      	bne.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800993c:	f107 0308 	add.w	r3, r7, #8
 8009940:	4618      	mov	r0, r3
 8009942:	f7fe ffbd 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	637b      	str	r3, [r7, #52]	@ 0x34
 800994a:	e034      	b.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800994c:	4b8d      	ldr	r3, [pc, #564]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 0302 	and.w	r3, r3, #2
 8009954:	2b02      	cmp	r3, #2
 8009956:	d10d      	bne.n	8009974 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8009958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800995e:	d109      	bne.n	8009974 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009960:	4b88      	ldr	r3, [pc, #544]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	08db      	lsrs	r3, r3, #3
 8009966:	f003 0303 	and.w	r3, r3, #3
 800996a:	4a87      	ldr	r2, [pc, #540]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800996c:	fa22 f303 	lsr.w	r3, r2, r3
 8009970:	637b      	str	r3, [r7, #52]	@ 0x34
 8009972:	e020      	b.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8009974:	4b83      	ldr	r3, [pc, #524]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800997c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009980:	d106      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8009982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009984:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009988:	d102      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800998a:	4b80      	ldr	r3, [pc, #512]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800998c:	637b      	str	r3, [r7, #52]	@ 0x34
 800998e:	e012      	b.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8009990:	4b7c      	ldr	r3, [pc, #496]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009992:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009996:	f003 0302 	and.w	r3, r3, #2
 800999a:	2b02      	cmp	r3, #2
 800999c:	d107      	bne.n	80099ae <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800999e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80099a4:	d103      	bne.n	80099ae <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 80099a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ac:	e003      	b.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 80099ae:	2300      	movs	r3, #0
 80099b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099b2:	f001 bc3c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099b6:	f001 bc3a 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 80099ba:	4b72      	ldr	r3, [pc, #456]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80099bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80099c0:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80099c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 80099c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d104      	bne.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80099cc:	f7fc fcd4 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 80099d0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 80099d2:	f001 bc2c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 80099d6:	4b6b      	ldr	r3, [pc, #428]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099e2:	d10b      	bne.n	80099fc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80099e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80099ea:	d107      	bne.n	80099fc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099ec:	f107 0314 	add.w	r3, r7, #20
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fe fdf9 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80099fa:	e047      	b.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80099fc:	4b61      	ldr	r3, [pc, #388]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a08:	d10b      	bne.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8009a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009a10:	d107      	bne.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a12:	f107 0308 	add.w	r3, r7, #8
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7fe ff52 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a20:	e034      	b.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8009a22:	4b58      	ldr	r3, [pc, #352]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f003 0302 	and.w	r3, r3, #2
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d10d      	bne.n	8009a4a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8009a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a30:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009a34:	d109      	bne.n	8009a4a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a36:	4b53      	ldr	r3, [pc, #332]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	08db      	lsrs	r3, r3, #3
 8009a3c:	f003 0303 	and.w	r3, r3, #3
 8009a40:	4a51      	ldr	r2, [pc, #324]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009a42:	fa22 f303 	lsr.w	r3, r2, r3
 8009a46:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a48:	e020      	b.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8009a4a:	4b4e      	ldr	r3, [pc, #312]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a56:	d106      	bne.n	8009a66 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8009a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009a5e:	d102      	bne.n	8009a66 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8009a60:	4b4a      	ldr	r3, [pc, #296]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a64:	e012      	b.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8009a66:	4b47      	ldr	r3, [pc, #284]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a6c:	f003 0302 	and.w	r3, r3, #2
 8009a70:	2b02      	cmp	r3, #2
 8009a72:	d107      	bne.n	8009a84 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8009a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a76:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009a7a:	d103      	bne.n	8009a84 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8009a7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a82:	e003      	b.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8009a84:	2300      	movs	r3, #0
 8009a86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a88:	f001 bbd1 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009a8c:	f001 bbcf 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8009a90:	4b3c      	ldr	r3, [pc, #240]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009a92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a96:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009a9a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8009a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d104      	bne.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009aa2:	f7fc fc69 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009aa6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8009aa8:	f001 bbc1 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8009aac:	4b35      	ldr	r3, [pc, #212]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ab8:	d10b      	bne.n	8009ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ac0:	d107      	bne.n	8009ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ac2:	f107 0314 	add.w	r3, r7, #20
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe fd8e 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ad0:	e047      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8009ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ade:	d10b      	bne.n	8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ae6:	d107      	bne.n	8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ae8:	f107 0308 	add.w	r3, r7, #8
 8009aec:	4618      	mov	r0, r3
 8009aee:	f7fe fee7 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af6:	e034      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8009af8:	4b22      	ldr	r3, [pc, #136]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f003 0302 	and.w	r3, r3, #2
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	d10d      	bne.n	8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8009b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b06:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009b0a:	d109      	bne.n	8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	08db      	lsrs	r3, r3, #3
 8009b12:	f003 0303 	and.w	r3, r3, #3
 8009b16:	4a1c      	ldr	r2, [pc, #112]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009b18:	fa22 f303 	lsr.w	r3, r2, r3
 8009b1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b1e:	e020      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8009b20:	4b18      	ldr	r3, [pc, #96]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b2c:	d106      	bne.n	8009b3c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8009b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b34:	d102      	bne.n	8009b3c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8009b36:	4b15      	ldr	r3, [pc, #84]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3a:	e012      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8009b3c:	4b11      	ldr	r3, [pc, #68]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009b3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b42:	f003 0302 	and.w	r3, r3, #2
 8009b46:	2b02      	cmp	r3, #2
 8009b48:	d107      	bne.n	8009b5a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009b50:	d103      	bne.n	8009b5a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8009b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b58:	e003      	b.n	8009b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b5e:	f001 bb66 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b62:	f001 bb64 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8009b66:	4b07      	ldr	r3, [pc, #28]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b6c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8009b70:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10b      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009b78:	f7fc fbfe 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009b7c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8009b7e:	f001 bb56 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b82:	bf00      	nop
 8009b84:	44020c00 	.word	0x44020c00
 8009b88:	03d09000 	.word	0x03d09000
 8009b8c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8009b90:	4ba1      	ldr	r3, [pc, #644]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b9c:	d10b      	bne.n	8009bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ba4:	d107      	bne.n	8009bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ba6:	f107 0314 	add.w	r3, r7, #20
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fe fd1c 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb4:	e047      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8009bb6:	4b98      	ldr	r3, [pc, #608]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bc2:	d10b      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bca:	d107      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bcc:	f107 0308 	add.w	r3, r7, #8
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7fe fe75 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bda:	e034      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8009bdc:	4b8e      	ldr	r3, [pc, #568]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0302 	and.w	r3, r3, #2
 8009be4:	2b02      	cmp	r3, #2
 8009be6:	d10d      	bne.n	8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8009be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bea:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8009bee:	d109      	bne.n	8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009bf0:	4b89      	ldr	r3, [pc, #548]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	08db      	lsrs	r3, r3, #3
 8009bf6:	f003 0303 	and.w	r3, r3, #3
 8009bfa:	4a88      	ldr	r2, [pc, #544]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8009c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c02:	e020      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8009c04:	4b84      	ldr	r3, [pc, #528]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	d106      	bne.n	8009c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8009c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c18:	d102      	bne.n	8009c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8009c1a:	4b81      	ldr	r3, [pc, #516]	@ (8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c1e:	e012      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8009c20:	4b7d      	ldr	r3, [pc, #500]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009c22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c26:	f003 0302 	and.w	r3, r3, #2
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d107      	bne.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c30:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8009c34:	d103      	bne.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8009c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c3c:	e003      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c42:	f001 baf4 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009c46:	f001 baf2 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8009c4a:	4b73      	ldr	r3, [pc, #460]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009c4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009c50:	f003 0307 	and.w	r3, r3, #7
 8009c54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d104      	bne.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009c5c:	f7fc fb8c 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009c60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8009c62:	f001 bae4 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8009c66:	4b6c      	ldr	r3, [pc, #432]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c72:	d10a      	bne.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8009c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d107      	bne.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c7a:	f107 0314 	add.w	r3, r7, #20
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7fe fcb2 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c84:	69bb      	ldr	r3, [r7, #24]
 8009c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c88:	e043      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8009c8a:	4b63      	ldr	r3, [pc, #396]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c96:	d10a      	bne.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d107      	bne.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c9e:	f107 0308 	add.w	r3, r7, #8
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fe fe0c 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cac:	e031      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8009cae:	4b5a      	ldr	r3, [pc, #360]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 0302 	and.w	r3, r3, #2
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d10c      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8009cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbc:	2b03      	cmp	r3, #3
 8009cbe:	d109      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009cc0:	4b55      	ldr	r3, [pc, #340]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	08db      	lsrs	r3, r3, #3
 8009cc6:	f003 0303 	and.w	r3, r3, #3
 8009cca:	4a54      	ldr	r2, [pc, #336]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8009cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd2:	e01e      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8009cd4:	4b50      	ldr	r3, [pc, #320]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ce0:	d105      	bne.n	8009cee <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8009ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce4:	2b04      	cmp	r3, #4
 8009ce6:	d102      	bne.n	8009cee <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8009ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009cea:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cec:	e011      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8009cee:	4b4a      	ldr	r3, [pc, #296]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d106      	bne.n	8009d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8009cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cfe:	2b05      	cmp	r3, #5
 8009d00:	d103      	bne.n	8009d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8009d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d06:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d08:	e003      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d0e:	f001 ba8e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d12:	f001 ba8c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8009d16:	4b40      	ldr	r3, [pc, #256]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009d18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009d1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009d20:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8009d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d104      	bne.n	8009d32 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009d28:	f7fc fb26 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009d2c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8009d2e:	f001 ba7e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8009d32:	4b39      	ldr	r3, [pc, #228]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d3e:	d10a      	bne.n	8009d56 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8009d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d42:	2b10      	cmp	r3, #16
 8009d44:	d107      	bne.n	8009d56 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d46:	f107 0314 	add.w	r3, r7, #20
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f7fe fc4c 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009d50:	69bb      	ldr	r3, [r7, #24]
 8009d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d54:	e043      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8009d56:	4b30      	ldr	r3, [pc, #192]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d62:	d10a      	bne.n	8009d7a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8009d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d66:	2b20      	cmp	r3, #32
 8009d68:	d107      	bne.n	8009d7a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d6a:	f107 0308 	add.w	r3, r7, #8
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe fda6 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d78:	e031      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8009d7a:	4b27      	ldr	r3, [pc, #156]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f003 0302 	and.w	r3, r3, #2
 8009d82:	2b02      	cmp	r3, #2
 8009d84:	d10c      	bne.n	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8009d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d88:	2b30      	cmp	r3, #48	@ 0x30
 8009d8a:	d109      	bne.n	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009d8c:	4b22      	ldr	r3, [pc, #136]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	08db      	lsrs	r3, r3, #3
 8009d92:	f003 0303 	and.w	r3, r3, #3
 8009d96:	4a21      	ldr	r2, [pc, #132]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009d98:	fa22 f303 	lsr.w	r3, r2, r3
 8009d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d9e:	e01e      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8009da0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dac:	d105      	bne.n	8009dba <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8009dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db0:	2b40      	cmp	r3, #64	@ 0x40
 8009db2:	d102      	bne.n	8009dba <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8009db4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009db6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009db8:	e011      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8009dba:	4b17      	ldr	r3, [pc, #92]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009dc0:	f003 0302 	and.w	r3, r3, #2
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d106      	bne.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8009dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dca:	2b50      	cmp	r3, #80	@ 0x50
 8009dcc:	d103      	bne.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8009dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dd4:	e003      	b.n	8009dde <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009dda:	f001 ba28 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009dde:	f001 ba26 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009de2:	4b0d      	ldr	r3, [pc, #52]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009de8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009dec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8009dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d104      	bne.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009df4:	f7fc faec 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 8009df8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009dfa:	f001 ba18 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e04:	d10e      	bne.n	8009e24 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e06:	f107 0314 	add.w	r3, r7, #20
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7fe fbec 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e14:	f001 ba0b 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e18:	44020c00 	.word	0x44020c00
 8009e1c:	03d09000 	.word	0x03d09000
 8009e20:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8009e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e2a:	d108      	bne.n	8009e3e <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e2c:	f107 0308 	add.w	r3, r7, #8
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7fe fd45 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e3a:	f001 b9f8 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8009e3e:	4ba4      	ldr	r3, [pc, #656]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f003 0302 	and.w	r3, r3, #2
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	d10d      	bne.n	8009e66 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8009e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009e50:	d109      	bne.n	8009e66 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e52:	4b9f      	ldr	r3, [pc, #636]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	08db      	lsrs	r3, r3, #3
 8009e58:	f003 0303 	and.w	r3, r3, #3
 8009e5c:	4a9d      	ldr	r2, [pc, #628]	@ (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8009e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e64:	e020      	b.n	8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8009e66:	4b9a      	ldr	r3, [pc, #616]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e72:	d106      	bne.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8009e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e7a:	d102      	bne.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8009e7c:	4b96      	ldr	r3, [pc, #600]	@ (800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e80:	e012      	b.n	8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8009e82:	4b93      	ldr	r3, [pc, #588]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e88:	f003 0302 	and.w	r3, r3, #2
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d107      	bne.n	8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8009e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e92:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009e96:	d103      	bne.n	8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8009e98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e9e:	e003      	b.n	8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ea4:	f001 b9c3 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ea8:	f001 b9c1 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8009eac:	4b88      	ldr	r3, [pc, #544]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009eae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009eb2:	f003 0307 	and.w	r3, r3, #7
 8009eb6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d104      	bne.n	8009ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8009ebe:	f7fc fa3f 	bl	8006340 <HAL_RCC_GetHCLKFreq>
 8009ec2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8009ec4:	f001 b9b3 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d104      	bne.n	8009ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8009ece:	f7fc f90b 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8009ed2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009ed4:	f001 b9ab 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d108      	bne.n	8009ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ede:	f107 0314 	add.w	r3, r7, #20
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7fe fb80 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009eec:	f001 b99f 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009ef0:	4b77      	ldr	r3, [pc, #476]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009efc:	d105      	bne.n	8009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8009efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f00:	2b03      	cmp	r3, #3
 8009f02:	d102      	bne.n	8009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009f04:	4b75      	ldr	r3, [pc, #468]	@ (800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f08:	e023      	b.n	8009f52 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009f0a:	4b71      	ldr	r3, [pc, #452]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0302 	and.w	r3, r3, #2
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d10c      	bne.n	8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8009f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f18:	2b04      	cmp	r3, #4
 8009f1a:	d109      	bne.n	8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f1c:	4b6c      	ldr	r3, [pc, #432]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	08db      	lsrs	r3, r3, #3
 8009f22:	f003 0303 	and.w	r3, r3, #3
 8009f26:	4a6b      	ldr	r2, [pc, #428]	@ (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009f28:	fa22 f303 	lsr.w	r3, r2, r3
 8009f2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f2e:	e010      	b.n	8009f52 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8009f30:	4b67      	ldr	r3, [pc, #412]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f3c:	d105      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8009f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f40:	2b05      	cmp	r3, #5
 8009f42:	d102      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8009f44:	4b64      	ldr	r3, [pc, #400]	@ (800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009f46:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f48:	e003      	b.n	8009f52 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f4e:	f001 b96e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009f52:	f001 b96c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8009f56:	4b5e      	ldr	r3, [pc, #376]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f5c:	f003 0308 	and.w	r3, r3, #8
 8009f60:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8009f62:	4b5b      	ldr	r3, [pc, #364]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009f68:	f003 0302 	and.w	r3, r3, #2
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d106      	bne.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8009f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d103      	bne.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8009f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f7c:	e012      	b.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8009f7e:	4b54      	ldr	r3, [pc, #336]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009f80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009f84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f8c:	d106      	bne.n	8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8009f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d103      	bne.n	8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8009f94:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009f98:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f9a:	e003      	b.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009fa0:	f001 b945 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009fa4:	f001 b943 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8009fa8:	4b49      	ldr	r3, [pc, #292]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009faa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009fae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009fb2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8009fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d104      	bne.n	8009fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009fba:	f7fc f9dd 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8009fbe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009fc0:	f001 b935 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8009fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fca:	d108      	bne.n	8009fde <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fcc:	f107 0308 	add.w	r3, r7, #8
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7fe fc75 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fda:	f001 b928 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8009fde:	4b3c      	ldr	r3, [pc, #240]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f003 0302 	and.w	r3, r3, #2
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	d10d      	bne.n	800a006 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8009fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ff0:	d109      	bne.n	800a006 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ff2:	4b37      	ldr	r3, [pc, #220]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	08db      	lsrs	r3, r3, #3
 8009ff8:	f003 0303 	and.w	r3, r3, #3
 8009ffc:	4a35      	ldr	r2, [pc, #212]	@ (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009ffe:	fa22 f303 	lsr.w	r3, r2, r3
 800a002:	637b      	str	r3, [r7, #52]	@ 0x34
 800a004:	e011      	b.n	800a02a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800a006:	4b32      	ldr	r3, [pc, #200]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a00e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a012:	d106      	bne.n	800a022 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800a014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a016:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a01a:	d102      	bne.n	800a022 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800a01c:	4b2e      	ldr	r3, [pc, #184]	@ (800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a01e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a020:	e003      	b.n	800a02a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a026:	f001 b902 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a02a:	f001 b900 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a02e:	4b28      	ldr	r3, [pc, #160]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a030:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a034:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800a038:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d104      	bne.n	800a04a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a040:	f7fc f99a 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800a044:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800a046:	f001 b8f2 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800a04a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a04c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a050:	d108      	bne.n	800a064 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a052:	f107 0308 	add.w	r3, r7, #8
 800a056:	4618      	mov	r0, r3
 800a058:	f7fe fc32 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a060:	f001 b8e5 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800a064:	4b1a      	ldr	r3, [pc, #104]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 0302 	and.w	r3, r3, #2
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	d10d      	bne.n	800a08c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800a070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a072:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a076:	d109      	bne.n	800a08c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a078:	4b15      	ldr	r3, [pc, #84]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	08db      	lsrs	r3, r3, #3
 800a07e:	f003 0303 	and.w	r3, r3, #3
 800a082:	4a14      	ldr	r2, [pc, #80]	@ (800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a084:	fa22 f303 	lsr.w	r3, r2, r3
 800a088:	637b      	str	r3, [r7, #52]	@ 0x34
 800a08a:	e011      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800a08c:	4b10      	ldr	r3, [pc, #64]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a098:	d106      	bne.n	800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800a09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a0a0:	d102      	bne.n	800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800a0a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a0a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0a6:	e003      	b.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0ac:	f001 b8bf 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0b0:	f001 b8bd 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a0b4:	4b06      	ldr	r3, [pc, #24]	@ (800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a0b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a0ba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800a0be:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800a0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10c      	bne.n	800a0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a0c6:	f7fc f983 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a0ca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800a0cc:	f001 b8af 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0d0:	44020c00 	.word	0x44020c00
 800a0d4:	03d09000 	.word	0x03d09000
 800a0d8:	003d0900 	.word	0x003d0900
 800a0dc:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0e6:	d108      	bne.n	800a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0e8:	f107 0308 	add.w	r3, r7, #8
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7fe fbe7 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0f6:	f001 b89a 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800a0fa:	4b9f      	ldr	r3, [pc, #636]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b02      	cmp	r3, #2
 800a104:	d10d      	bne.n	800a122 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800a106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a108:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a10c:	d109      	bne.n	800a122 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a10e:	4b9a      	ldr	r3, [pc, #616]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	08db      	lsrs	r3, r3, #3
 800a114:	f003 0303 	and.w	r3, r3, #3
 800a118:	4a98      	ldr	r2, [pc, #608]	@ (800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a11a:	fa22 f303 	lsr.w	r3, r2, r3
 800a11e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a120:	e011      	b.n	800a146 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800a122:	4b95      	ldr	r3, [pc, #596]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a12a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a12e:	d106      	bne.n	800a13e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800a130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a132:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a136:	d102      	bne.n	800a13e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800a138:	4b91      	ldr	r3, [pc, #580]	@ (800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a13a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13c:	e003      	b.n	800a146 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800a13e:	2300      	movs	r3, #0
 800a140:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a142:	f001 b874 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a146:	f001 b872 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a14a:	4b8b      	ldr	r3, [pc, #556]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a14c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a150:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800a154:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800a156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d104      	bne.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a15c:	f7fc f938 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a160:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800a162:	f001 b864 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800a166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a168:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a16c:	d108      	bne.n	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a16e:	f107 0308 	add.w	r3, r7, #8
 800a172:	4618      	mov	r0, r3
 800a174:	f7fe fba4 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a17c:	f001 b857 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a180:	4b7d      	ldr	r3, [pc, #500]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0302 	and.w	r3, r3, #2
 800a188:	2b02      	cmp	r3, #2
 800a18a:	d10d      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800a18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a192:	d109      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a194:	4b78      	ldr	r3, [pc, #480]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	08db      	lsrs	r3, r3, #3
 800a19a:	f003 0303 	and.w	r3, r3, #3
 800a19e:	4a77      	ldr	r2, [pc, #476]	@ (800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a1a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a1a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1a6:	e011      	b.n	800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800a1a8:	4b73      	ldr	r3, [pc, #460]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1b4:	d106      	bne.n	800a1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800a1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a1bc:	d102      	bne.n	800a1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800a1be:	4b70      	ldr	r3, [pc, #448]	@ (800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a1c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1c2:	e003      	b.n	800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a1c8:	f001 b831 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a1cc:	f001 b82f 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800a1d0:	4b69      	ldr	r3, [pc, #420]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a1d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a1d6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800a1da:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800a1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d104      	bne.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a1e2:	f7fc f8c9 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800a1e6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a1e8:	f001 b821 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800a1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a1f2:	d108      	bne.n	800a206 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1f4:	f107 0308 	add.w	r3, r7, #8
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7fe fb61 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a202:	f001 b814 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800a206:	4b5c      	ldr	r3, [pc, #368]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 0302 	and.w	r3, r3, #2
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d10e      	bne.n	800a230 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800a212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a214:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a218:	d10a      	bne.n	800a230 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a21a:	4b57      	ldr	r3, [pc, #348]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	08db      	lsrs	r3, r3, #3
 800a220:	f003 0303 	and.w	r3, r3, #3
 800a224:	4a55      	ldr	r2, [pc, #340]	@ (800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a226:	fa22 f303 	lsr.w	r3, r2, r3
 800a22a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a22c:	f000 bfff 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800a230:	2300      	movs	r3, #0
 800a232:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a234:	f000 bffb 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a238:	4b4f      	ldr	r3, [pc, #316]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a23a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a23e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a242:	633b      	str	r3, [r7, #48]	@ 0x30
 800a244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a246:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a24a:	d056      	beq.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800a24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a252:	f200 808b 	bhi.w	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a25c:	d03e      	beq.n	800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a264:	f200 8082 	bhi.w	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a26a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a26e:	d027      	beq.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800a270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a272:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a276:	d879      	bhi.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a27e:	d017      	beq.n	800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800a280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a286:	d871      	bhi.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d004      	beq.n	800a298 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800a28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a294:	d004      	beq.n	800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800a296:	e069      	b.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a298:	f7fc f89a 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a29c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a29e:	e068      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2a0:	f107 0314 	add.w	r3, r7, #20
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f7fe f99f 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2ae:	e060      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2b0:	f107 0308 	add.w	r3, r7, #8
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7fe fb03 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2be:	e058      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2c0:	4b2d      	ldr	r3, [pc, #180]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a2c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2c6:	f003 0302 	and.w	r3, r3, #2
 800a2ca:	2b02      	cmp	r3, #2
 800a2cc:	d103      	bne.n	800a2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800a2ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a2d4:	e04d      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2da:	e04a      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a2dc:	4b26      	ldr	r3, [pc, #152]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a2de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a2ea:	d103      	bne.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800a2ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a2f0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a2f2:	e03e      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2f8:	e03b      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a2fa:	4b1f      	ldr	r3, [pc, #124]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a2fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a300:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a304:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a306:	4b1c      	ldr	r3, [pc, #112]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f003 0302 	and.w	r3, r3, #2
 800a30e:	2b02      	cmp	r3, #2
 800a310:	d10c      	bne.n	800a32c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800a312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a314:	2b00      	cmp	r3, #0
 800a316:	d109      	bne.n	800a32c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a318:	4b17      	ldr	r3, [pc, #92]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	08db      	lsrs	r3, r3, #3
 800a31e:	f003 0303 	and.w	r3, r3, #3
 800a322:	4a16      	ldr	r2, [pc, #88]	@ (800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a324:	fa22 f303 	lsr.w	r3, r2, r3
 800a328:	637b      	str	r3, [r7, #52]	@ 0x34
 800a32a:	e01e      	b.n	800a36a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a32c:	4b12      	ldr	r3, [pc, #72]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a338:	d106      	bne.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800a33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a340:	d102      	bne.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a342:	4b0f      	ldr	r3, [pc, #60]	@ (800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a344:	637b      	str	r3, [r7, #52]	@ 0x34
 800a346:	e010      	b.n	800a36a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a348:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a354:	d106      	bne.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800a356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a358:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a35c:	d102      	bne.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a35e:	4b09      	ldr	r3, [pc, #36]	@ (800a384 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800a360:	637b      	str	r3, [r7, #52]	@ 0x34
 800a362:	e002      	b.n	800a36a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a364:	2300      	movs	r3, #0
 800a366:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a368:	e003      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800a36a:	e002      	b.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a370:	bf00      	nop
          }
        }
        break;
 800a372:	f000 bf5c 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a376:	bf00      	nop
 800a378:	44020c00 	.word	0x44020c00
 800a37c:	03d09000 	.word	0x03d09000
 800a380:	003d0900 	.word	0x003d0900
 800a384:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a388:	4b9e      	ldr	r3, [pc, #632]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a38a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a38e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a392:	633b      	str	r3, [r7, #48]	@ 0x30
 800a394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a396:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a39a:	d056      	beq.n	800a44a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800a39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a3a2:	f200 808b 	bhi.w	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a3ac:	d03e      	beq.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800a3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a3b4:	f200 8082 	bhi.w	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a3be:	d027      	beq.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a3c6:	d879      	bhi.n	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3ce:	d017      	beq.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3d6:	d871      	bhi.n	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d004      	beq.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800a3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3e4:	d004      	beq.n	800a3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800a3e6:	e069      	b.n	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800a3e8:	f7fb ffc6 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800a3ec:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a3ee:	e068      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3f0:	f107 0314 	add.w	r3, r7, #20
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7fe f8f7 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3fe:	e060      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a400:	f107 0308 	add.w	r3, r7, #8
 800a404:	4618      	mov	r0, r3
 800a406:	f7fe fa5b 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a40e:	e058      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a410:	4b7c      	ldr	r3, [pc, #496]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a412:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a416:	f003 0302 	and.w	r3, r3, #2
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	d103      	bne.n	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800a41e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a422:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a424:	e04d      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a426:	2300      	movs	r3, #0
 800a428:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a42a:	e04a      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a42c:	4b75      	ldr	r3, [pc, #468]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a42e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a432:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a436:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a43a:	d103      	bne.n	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800a43c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a440:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a442:	e03e      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a444:	2300      	movs	r3, #0
 800a446:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a448:	e03b      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a44a:	4b6e      	ldr	r3, [pc, #440]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a44c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a450:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a454:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a456:	4b6b      	ldr	r3, [pc, #428]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f003 0302 	and.w	r3, r3, #2
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d10c      	bne.n	800a47c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800a462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a464:	2b00      	cmp	r3, #0
 800a466:	d109      	bne.n	800a47c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a468:	4b66      	ldr	r3, [pc, #408]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	08db      	lsrs	r3, r3, #3
 800a46e:	f003 0303 	and.w	r3, r3, #3
 800a472:	4a65      	ldr	r2, [pc, #404]	@ (800a608 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a474:	fa22 f303 	lsr.w	r3, r2, r3
 800a478:	637b      	str	r3, [r7, #52]	@ 0x34
 800a47a:	e01e      	b.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a47c:	4b61      	ldr	r3, [pc, #388]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a488:	d106      	bne.n	800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800a48a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a48c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a490:	d102      	bne.n	800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a492:	4b5e      	ldr	r3, [pc, #376]	@ (800a60c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a494:	637b      	str	r3, [r7, #52]	@ 0x34
 800a496:	e010      	b.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a498:	4b5a      	ldr	r3, [pc, #360]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4a4:	d106      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800a4a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4ac:	d102      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a4ae:	4b58      	ldr	r3, [pc, #352]	@ (800a610 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a4b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4b2:	e002      	b.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a4b8:	e003      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800a4ba:	e002      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a4c0:	bf00      	nop
          }
        }
        break;
 800a4c2:	f000 beb4 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800a4c6:	4b4f      	ldr	r3, [pc, #316]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a4c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a4cc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a4d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a4d8:	d056      	beq.n	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a4e0:	f200 808b 	bhi.w	800a5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a4ea:	d03e      	beq.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800a4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a4f2:	f200 8082 	bhi.w	800a5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a4fc:	d027      	beq.n	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800a4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a500:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a504:	d879      	bhi.n	800a5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a508:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a50c:	d017      	beq.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800a50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a510:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a514:	d871      	bhi.n	800a5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d004      	beq.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800a51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a51e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a522:	d004      	beq.n	800a52e <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800a524:	e069      	b.n	800a5fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a526:	f7fb ff53 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a52a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a52c:	e068      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a52e:	f107 0314 	add.w	r3, r7, #20
 800a532:	4618      	mov	r0, r3
 800a534:	f7fe f858 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a53c:	e060      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a53e:	f107 0308 	add.w	r3, r7, #8
 800a542:	4618      	mov	r0, r3
 800a544:	f7fe f9bc 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a54c:	e058      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a54e:	4b2d      	ldr	r3, [pc, #180]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a554:	f003 0302 	and.w	r3, r3, #2
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d103      	bne.n	800a564 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800a55c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a560:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a562:	e04d      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a564:	2300      	movs	r3, #0
 800a566:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a568:	e04a      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a56a:	4b26      	ldr	r3, [pc, #152]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a56c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a578:	d103      	bne.n	800a582 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800a57a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a57e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a580:	e03e      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a582:	2300      	movs	r3, #0
 800a584:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a586:	e03b      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a588:	4b1e      	ldr	r3, [pc, #120]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a58a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a58e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a592:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a594:	4b1b      	ldr	r3, [pc, #108]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f003 0302 	and.w	r3, r3, #2
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d10c      	bne.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800a5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d109      	bne.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a5a6:	4b17      	ldr	r3, [pc, #92]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	08db      	lsrs	r3, r3, #3
 800a5ac:	f003 0303 	and.w	r3, r3, #3
 800a5b0:	4a15      	ldr	r2, [pc, #84]	@ (800a608 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a5b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a5b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5b8:	e01e      	b.n	800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a5ba:	4b12      	ldr	r3, [pc, #72]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5c6:	d106      	bne.n	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800a5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ce:	d102      	bne.n	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a5d0:	4b0e      	ldr	r3, [pc, #56]	@ (800a60c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a5d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5d4:	e010      	b.n	800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a5d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5e2:	d106      	bne.n	800a5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800a5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5ea:	d102      	bne.n	800a5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a5ec:	4b08      	ldr	r3, [pc, #32]	@ (800a610 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a5ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5f0:	e002      	b.n	800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a5f6:	e003      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800a5f8:	e002      	b.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a5fe:	bf00      	nop
          }
        }
        break;
 800a600:	f000 be15 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a604:	44020c00 	.word	0x44020c00
 800a608:	03d09000 	.word	0x03d09000
 800a60c:	003d0900 	.word	0x003d0900
 800a610:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800a614:	4b9e      	ldr	r3, [pc, #632]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a616:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a61a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800a61e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a622:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a626:	d056      	beq.n	800a6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800a628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a62e:	f200 808b 	bhi.w	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a634:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a638:	d03e      	beq.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800a63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a640:	f200 8082 	bhi.w	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a646:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a64a:	d027      	beq.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a652:	d879      	bhi.n	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a656:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a65a:	d017      	beq.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800a65c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a662:	d871      	bhi.n	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	2b00      	cmp	r3, #0
 800a668:	d004      	beq.n	800a674 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800a66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a670:	d004      	beq.n	800a67c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800a672:	e069      	b.n	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a674:	f7fb feac 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a678:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a67a:	e068      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a67c:	f107 0314 	add.w	r3, r7, #20
 800a680:	4618      	mov	r0, r3
 800a682:	f7fd ffb1 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a68a:	e060      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a68c:	f107 0308 	add.w	r3, r7, #8
 800a690:	4618      	mov	r0, r3
 800a692:	f7fe f915 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a69a:	e058      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a69c:	4b7c      	ldr	r3, [pc, #496]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a69e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6a2:	f003 0302 	and.w	r3, r3, #2
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d103      	bne.n	800a6b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800a6aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a6b0:	e04d      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6b6:	e04a      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a6b8:	4b75      	ldr	r3, [pc, #468]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a6ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6c6:	d103      	bne.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800a6c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a6cc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a6ce:	e03e      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6d4:	e03b      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a6d6:	4b6e      	ldr	r3, [pc, #440]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a6d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a6dc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6e2:	4b6b      	ldr	r3, [pc, #428]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f003 0302 	and.w	r3, r3, #2
 800a6ea:	2b02      	cmp	r3, #2
 800a6ec:	d10c      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800a6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d109      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a6f4:	4b66      	ldr	r3, [pc, #408]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	08db      	lsrs	r3, r3, #3
 800a6fa:	f003 0303 	and.w	r3, r3, #3
 800a6fe:	4a65      	ldr	r2, [pc, #404]	@ (800a894 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a700:	fa22 f303 	lsr.w	r3, r2, r3
 800a704:	637b      	str	r3, [r7, #52]	@ 0x34
 800a706:	e01e      	b.n	800a746 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a708:	4b61      	ldr	r3, [pc, #388]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a714:	d106      	bne.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800a716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a71c:	d102      	bne.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a71e:	4b5e      	ldr	r3, [pc, #376]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a720:	637b      	str	r3, [r7, #52]	@ 0x34
 800a722:	e010      	b.n	800a746 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a724:	4b5a      	ldr	r3, [pc, #360]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a72c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a730:	d106      	bne.n	800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800a732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a734:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a738:	d102      	bne.n	800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a73a:	4b58      	ldr	r3, [pc, #352]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a73c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a73e:	e002      	b.n	800a746 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a740:	2300      	movs	r3, #0
 800a742:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a744:	e003      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800a746:	e002      	b.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800a748:	2300      	movs	r3, #0
 800a74a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a74c:	bf00      	nop
          }
        }
        break;
 800a74e:	f000 bd6e 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800a752:	4b4f      	ldr	r3, [pc, #316]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a754:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a758:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a75c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a764:	d056      	beq.n	800a814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800a766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a768:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a76c:	f200 808b 	bhi.w	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a772:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a776:	d03e      	beq.n	800a7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800a778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a77e:	f200 8082 	bhi.w	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a784:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a788:	d027      	beq.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800a78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a78c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a790:	d879      	bhi.n	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a794:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a798:	d017      	beq.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800a79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7a0:	d871      	bhi.n	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d004      	beq.n	800a7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7ae:	d004      	beq.n	800a7ba <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800a7b0:	e069      	b.n	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a7b2:	f7fb fe0d 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a7b6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a7b8:	e068      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7ba:	f107 0314 	add.w	r3, r7, #20
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7fd ff12 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7c8:	e060      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7ca:	f107 0308 	add.w	r3, r7, #8
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f7fe f876 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7d8:	e058      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a7da:	4b2d      	ldr	r3, [pc, #180]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a7dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a7e0:	f003 0302 	and.w	r3, r3, #2
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	d103      	bne.n	800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800a7e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a7ee:	e04d      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7f4:	e04a      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a7f6:	4b26      	ldr	r3, [pc, #152]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a7f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a7fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a800:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a804:	d103      	bne.n	800a80e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800a806:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a80a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a80c:	e03e      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a80e:	2300      	movs	r3, #0
 800a810:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a812:	e03b      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a814:	4b1e      	ldr	r3, [pc, #120]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a816:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a81a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a81e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a820:	4b1b      	ldr	r3, [pc, #108]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 0302 	and.w	r3, r3, #2
 800a828:	2b02      	cmp	r3, #2
 800a82a:	d10c      	bne.n	800a846 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800a82c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d109      	bne.n	800a846 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a832:	4b17      	ldr	r3, [pc, #92]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	08db      	lsrs	r3, r3, #3
 800a838:	f003 0303 	and.w	r3, r3, #3
 800a83c:	4a15      	ldr	r2, [pc, #84]	@ (800a894 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a83e:	fa22 f303 	lsr.w	r3, r2, r3
 800a842:	637b      	str	r3, [r7, #52]	@ 0x34
 800a844:	e01e      	b.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a846:	4b12      	ldr	r3, [pc, #72]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a84e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a852:	d106      	bne.n	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800a854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a85a:	d102      	bne.n	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a85c:	4b0e      	ldr	r3, [pc, #56]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a85e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a860:	e010      	b.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a862:	4b0b      	ldr	r3, [pc, #44]	@ (800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a86a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a86e:	d106      	bne.n	800a87e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800a870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a872:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a876:	d102      	bne.n	800a87e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a878:	4b08      	ldr	r3, [pc, #32]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a87a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a87c:	e002      	b.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a87e:	2300      	movs	r3, #0
 800a880:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a882:	e003      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800a884:	e002      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800a886:	2300      	movs	r3, #0
 800a888:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a88a:	bf00      	nop
          }
        }
        break;
 800a88c:	f000 bccf 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a890:	44020c00 	.word	0x44020c00
 800a894:	03d09000 	.word	0x03d09000
 800a898:	003d0900 	.word	0x003d0900
 800a89c:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800a8a0:	4b9e      	ldr	r3, [pc, #632]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a8a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a8a6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a8aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8b2:	d056      	beq.n	800a962 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800a8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8ba:	f200 808b 	bhi.w	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8c4:	d03e      	beq.n	800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8cc:	f200 8082 	bhi.w	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a8d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8d6:	d027      	beq.n	800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800a8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8de:	d879      	bhi.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8e6:	d017      	beq.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800a8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ee:	d871      	bhi.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d004      	beq.n	800a900 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800a8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8fc:	d004      	beq.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800a8fe:	e069      	b.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a900:	f7fb fd66 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800a904:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a906:	e068      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a908:	f107 0314 	add.w	r3, r7, #20
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7fd fe6b 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a916:	e060      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a918:	f107 0308 	add.w	r3, r7, #8
 800a91c:	4618      	mov	r0, r3
 800a91e:	f7fd ffcf 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a926:	e058      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a928:	4b7c      	ldr	r3, [pc, #496]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a92a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a92e:	f003 0302 	and.w	r3, r3, #2
 800a932:	2b02      	cmp	r3, #2
 800a934:	d103      	bne.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800a936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a93a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a93c:	e04d      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a942:	e04a      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a944:	4b75      	ldr	r3, [pc, #468]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a94a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a94e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a952:	d103      	bne.n	800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800a954:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a958:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a95a:	e03e      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a95c:	2300      	movs	r3, #0
 800a95e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a960:	e03b      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a962:	4b6e      	ldr	r3, [pc, #440]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a964:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a968:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a96c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a96e:	4b6b      	ldr	r3, [pc, #428]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f003 0302 	and.w	r3, r3, #2
 800a976:	2b02      	cmp	r3, #2
 800a978:	d10c      	bne.n	800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800a97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d109      	bne.n	800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a980:	4b66      	ldr	r3, [pc, #408]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	08db      	lsrs	r3, r3, #3
 800a986:	f003 0303 	and.w	r3, r3, #3
 800a98a:	4a65      	ldr	r2, [pc, #404]	@ (800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800a98c:	fa22 f303 	lsr.w	r3, r2, r3
 800a990:	637b      	str	r3, [r7, #52]	@ 0x34
 800a992:	e01e      	b.n	800a9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a994:	4b61      	ldr	r3, [pc, #388]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a99c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9a0:	d106      	bne.n	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800a9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9a8:	d102      	bne.n	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a9aa:	4b5e      	ldr	r3, [pc, #376]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800a9ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9ae:	e010      	b.n	800a9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9b0:	4b5a      	ldr	r3, [pc, #360]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9bc:	d106      	bne.n	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800a9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9c4:	d102      	bne.n	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a9c6:	4b58      	ldr	r3, [pc, #352]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a9c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9ca:	e002      	b.n	800a9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a9d0:	e003      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800a9d2:	e002      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a9d8:	bf00      	nop
          }
        }
        break;
 800a9da:	f000 bc28 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a9de:	4b4f      	ldr	r3, [pc, #316]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a9e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a9e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9e8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800a9ea:	4b4c      	ldr	r3, [pc, #304]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9f6:	d106      	bne.n	800aa06 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800a9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d103      	bne.n	800aa06 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800a9fe:	4b4a      	ldr	r3, [pc, #296]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800aa00:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800aa02:	f000 bc14 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800aa06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa0c:	d108      	bne.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa0e:	f107 0320 	add.w	r3, r7, #32
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7fd fc7c 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa1c:	f000 bc07 	b.w	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800aa20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa26:	d107      	bne.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa28:	f107 0314 	add.w	r3, r7, #20
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fd fddb 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa36:	e3fa      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa3c:	e3f7      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800aa3e:	4b37      	ldr	r3, [pc, #220]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aa40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aa44:	f003 0307 	and.w	r3, r3, #7
 800aa48:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4c:	2b04      	cmp	r3, #4
 800aa4e:	d861      	bhi.n	800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800aa50:	a201      	add	r2, pc, #4	@ (adr r2, 800aa58 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800aa52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa56:	bf00      	nop
 800aa58:	0800aa6d 	.word	0x0800aa6d
 800aa5c:	0800aa7d 	.word	0x0800aa7d
 800aa60:	0800aa8d 	.word	0x0800aa8d
 800aa64:	0800aa9d 	.word	0x0800aa9d
 800aa68:	0800aaa3 	.word	0x0800aaa3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa6c:	f107 0320 	add.w	r3, r7, #32
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7fd fc4d 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa7a:	e04e      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa7c:	f107 0314 	add.w	r3, r7, #20
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7fd fdb1 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa8a:	e046      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa8c:	f107 0308 	add.w	r3, r7, #8
 800aa90:	4618      	mov	r0, r3
 800aa92:	f7fd ff15 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa9a:	e03e      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800aa9c:	4b23      	ldr	r3, [pc, #140]	@ (800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800aa9e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aaa0:	e03b      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaa2:	4b1e      	ldr	r3, [pc, #120]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aaa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aaa8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800aaac:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aaae:	4b1b      	ldr	r3, [pc, #108]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f003 0302 	and.w	r3, r3, #2
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d10c      	bne.n	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800aaba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d109      	bne.n	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aac0:	4b16      	ldr	r3, [pc, #88]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	08db      	lsrs	r3, r3, #3
 800aac6:	f003 0303 	and.w	r3, r3, #3
 800aaca:	4a15      	ldr	r2, [pc, #84]	@ (800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800aacc:	fa22 f303 	lsr.w	r3, r2, r3
 800aad0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aad2:	e01e      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aad4:	4b11      	ldr	r3, [pc, #68]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aadc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aae0:	d106      	bne.n	800aaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800aae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aae8:	d102      	bne.n	800aaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800aaea:	4b0e      	ldr	r3, [pc, #56]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800aaec:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaee:	e010      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aafc:	d106      	bne.n	800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800aafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab04:	d102      	bne.n	800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ab06:	4b08      	ldr	r3, [pc, #32]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800ab08:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab0a:	e002      	b.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ab10:	e003      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800ab12:	e002      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800ab14:	2300      	movs	r3, #0
 800ab16:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ab18:	bf00      	nop
          }
        }
        break;
 800ab1a:	e388      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ab1c:	44020c00 	.word	0x44020c00
 800ab20:	03d09000 	.word	0x03d09000
 800ab24:	003d0900 	.word	0x003d0900
 800ab28:	007a1200 	.word	0x007a1200
 800ab2c:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800ab30:	4ba9      	ldr	r3, [pc, #676]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ab32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ab36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ab3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3e:	2b20      	cmp	r3, #32
 800ab40:	f200 809a 	bhi.w	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800ab44:	a201      	add	r2, pc, #4	@ (adr r2, 800ab4c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800ab46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4a:	bf00      	nop
 800ab4c:	0800abd1 	.word	0x0800abd1
 800ab50:	0800ac79 	.word	0x0800ac79
 800ab54:	0800ac79 	.word	0x0800ac79
 800ab58:	0800ac79 	.word	0x0800ac79
 800ab5c:	0800ac79 	.word	0x0800ac79
 800ab60:	0800ac79 	.word	0x0800ac79
 800ab64:	0800ac79 	.word	0x0800ac79
 800ab68:	0800ac79 	.word	0x0800ac79
 800ab6c:	0800abe1 	.word	0x0800abe1
 800ab70:	0800ac79 	.word	0x0800ac79
 800ab74:	0800ac79 	.word	0x0800ac79
 800ab78:	0800ac79 	.word	0x0800ac79
 800ab7c:	0800ac79 	.word	0x0800ac79
 800ab80:	0800ac79 	.word	0x0800ac79
 800ab84:	0800ac79 	.word	0x0800ac79
 800ab88:	0800ac79 	.word	0x0800ac79
 800ab8c:	0800abf1 	.word	0x0800abf1
 800ab90:	0800ac79 	.word	0x0800ac79
 800ab94:	0800ac79 	.word	0x0800ac79
 800ab98:	0800ac79 	.word	0x0800ac79
 800ab9c:	0800ac79 	.word	0x0800ac79
 800aba0:	0800ac79 	.word	0x0800ac79
 800aba4:	0800ac79 	.word	0x0800ac79
 800aba8:	0800ac79 	.word	0x0800ac79
 800abac:	0800ac01 	.word	0x0800ac01
 800abb0:	0800ac79 	.word	0x0800ac79
 800abb4:	0800ac79 	.word	0x0800ac79
 800abb8:	0800ac79 	.word	0x0800ac79
 800abbc:	0800ac79 	.word	0x0800ac79
 800abc0:	0800ac79 	.word	0x0800ac79
 800abc4:	0800ac79 	.word	0x0800ac79
 800abc8:	0800ac79 	.word	0x0800ac79
 800abcc:	0800ac07 	.word	0x0800ac07
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abd0:	f107 0320 	add.w	r3, r7, #32
 800abd4:	4618      	mov	r0, r3
 800abd6:	f7fd fb9b 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800abda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abdc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abde:	e04e      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abe0:	f107 0314 	add.w	r3, r7, #20
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7fd fcff 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abee:	e046      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abf0:	f107 0308 	add.w	r3, r7, #8
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fd fe63 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abfe:	e03e      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800ac00:	4b76      	ldr	r3, [pc, #472]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800ac02:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ac04:	e03b      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac06:	4b74      	ldr	r3, [pc, #464]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ac0c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ac10:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac12:	4b71      	ldr	r3, [pc, #452]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f003 0302 	and.w	r3, r3, #2
 800ac1a:	2b02      	cmp	r3, #2
 800ac1c:	d10c      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800ac1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d109      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac24:	4b6c      	ldr	r3, [pc, #432]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	08db      	lsrs	r3, r3, #3
 800ac2a:	f003 0303 	and.w	r3, r3, #3
 800ac2e:	4a6c      	ldr	r2, [pc, #432]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800ac30:	fa22 f303 	lsr.w	r3, r2, r3
 800ac34:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac36:	e01e      	b.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac38:	4b67      	ldr	r3, [pc, #412]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac44:	d106      	bne.n	800ac54 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800ac46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac4c:	d102      	bne.n	800ac54 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ac4e:	4b65      	ldr	r3, [pc, #404]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800ac50:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac52:	e010      	b.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac54:	4b60      	ldr	r3, [pc, #384]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac60:	d106      	bne.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800ac62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac68:	d102      	bne.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ac6a:	4b5f      	ldr	r3, [pc, #380]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800ac6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac6e:	e002      	b.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ac70:	2300      	movs	r3, #0
 800ac72:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ac74:	e003      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800ac76:	e002      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ac7c:	bf00      	nop
          }
        }
        break;
 800ac7e:	e2d6      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ac80:	4b55      	ldr	r3, [pc, #340]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ac82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ac86:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800ac8a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac92:	d031      	beq.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800ac94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac9a:	d866      	bhi.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800ac9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9e:	2bc0      	cmp	r3, #192	@ 0xc0
 800aca0:	d027      	beq.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800aca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca4:	2bc0      	cmp	r3, #192	@ 0xc0
 800aca6:	d860      	bhi.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800aca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acaa:	2b80      	cmp	r3, #128	@ 0x80
 800acac:	d019      	beq.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800acae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb0:	2b80      	cmp	r3, #128	@ 0x80
 800acb2:	d85a      	bhi.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800acb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d003      	beq.n	800acc2 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	2b40      	cmp	r3, #64	@ 0x40
 800acbe:	d008      	beq.n	800acd2 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800acc0:	e053      	b.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acc2:	f107 0320 	add.w	r3, r7, #32
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7fd fb22 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800accc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800acd0:	e04e      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acd2:	f107 0314 	add.w	r3, r7, #20
 800acd6:	4618      	mov	r0, r3
 800acd8:	f7fd fc86 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ace0:	e046      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ace2:	f107 0308 	add.w	r3, r7, #8
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fd fdea 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800acf0:	e03e      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800acf2:	4b3a      	ldr	r3, [pc, #232]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800acf4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800acf6:	e03b      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800acf8:	4b37      	ldr	r3, [pc, #220]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800acfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800acfe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ad02:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad04:	4b34      	ldr	r3, [pc, #208]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 0302 	and.w	r3, r3, #2
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	d10c      	bne.n	800ad2a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800ad10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d109      	bne.n	800ad2a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad16:	4b30      	ldr	r3, [pc, #192]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	08db      	lsrs	r3, r3, #3
 800ad1c:	f003 0303 	and.w	r3, r3, #3
 800ad20:	4a2f      	ldr	r2, [pc, #188]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800ad22:	fa22 f303 	lsr.w	r3, r2, r3
 800ad26:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad28:	e01e      	b.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad2a:	4b2b      	ldr	r3, [pc, #172]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad36:	d106      	bne.n	800ad46 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800ad38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad3e:	d102      	bne.n	800ad46 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ad40:	4b28      	ldr	r3, [pc, #160]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800ad42:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad44:	e010      	b.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad46:	4b24      	ldr	r3, [pc, #144]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad52:	d106      	bne.n	800ad62 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800ad54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad5a:	d102      	bne.n	800ad62 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ad5c:	4b22      	ldr	r3, [pc, #136]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800ad5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad60:	e002      	b.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ad66:	e003      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800ad68:	e002      	b.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad6e:	bf00      	nop
          }
        }
        break;
 800ad70:	e25d      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800ad72:	4b19      	ldr	r3, [pc, #100]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ad78:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800ad7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800ad7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d103      	bne.n	800ad8c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800ad84:	f7fb fb0e 	bl	80063a4 <HAL_RCC_GetPCLK2Freq>
 800ad88:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ad8a:	e250      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800ad8c:	4b12      	ldr	r3, [pc, #72]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad98:	d10b      	bne.n	800adb2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800ad9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ada0:	d107      	bne.n	800adb2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ada2:	f107 0314 	add.w	r3, r7, #20
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7fd fc1e 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800adac:	69bb      	ldr	r3, [r7, #24]
 800adae:	637b      	str	r3, [r7, #52]	@ 0x34
 800adb0:	e04f      	b.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800adb2:	4b09      	ldr	r3, [pc, #36]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800adba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adbe:	d115      	bne.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800adc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adc6:	d111      	bne.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adc8:	f107 0308 	add.w	r3, r7, #8
 800adcc:	4618      	mov	r0, r3
 800adce:	f7fd fd77 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	637b      	str	r3, [r7, #52]	@ 0x34
 800add6:	e03c      	b.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800add8:	44020c00 	.word	0x44020c00
 800addc:	00bb8000 	.word	0x00bb8000
 800ade0:	03d09000 	.word	0x03d09000
 800ade4:	003d0900 	.word	0x003d0900
 800ade8:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800adec:	4b94      	ldr	r3, [pc, #592]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f003 0302 	and.w	r3, r3, #2
 800adf4:	2b02      	cmp	r3, #2
 800adf6:	d10d      	bne.n	800ae14 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800adfe:	d109      	bne.n	800ae14 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ae00:	4b8f      	ldr	r3, [pc, #572]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	08db      	lsrs	r3, r3, #3
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	4a8e      	ldr	r2, [pc, #568]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800ae0c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae10:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae12:	e01e      	b.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800ae14:	4b8a      	ldr	r3, [pc, #552]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae20:	d106      	bne.n	800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800ae22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae28:	d102      	bne.n	800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800ae2a:	4b87      	ldr	r3, [pc, #540]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ae2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae2e:	e010      	b.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800ae30:	4b83      	ldr	r3, [pc, #524]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae3c:	d106      	bne.n	800ae4c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800ae3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae40:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800ae44:	d102      	bne.n	800ae4c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800ae46:	4b81      	ldr	r3, [pc, #516]	@ (800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800ae48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae4a:	e002      	b.n	800ae52 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae50:	e1ed      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ae52:	e1ec      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800ae54:	4b7a      	ldr	r3, [pc, #488]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae5a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ae5e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800ae60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d103      	bne.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800ae66:	f7fb fab3 	bl	80063d0 <HAL_RCC_GetPCLK3Freq>
 800ae6a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ae6c:	e1df      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800ae6e:	4b74      	ldr	r3, [pc, #464]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae7a:	d10b      	bne.n	800ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800ae7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae82:	d107      	bne.n	800ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae84:	f107 0314 	add.w	r3, r7, #20
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7fd fbad 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae92:	e045      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800ae94:	4b6a      	ldr	r3, [pc, #424]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aea0:	d10b      	bne.n	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800aea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aea8:	d107      	bne.n	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aeaa:	f107 0308 	add.w	r3, r7, #8
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f7fd fd06 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeb8:	e032      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800aeba:	4b61      	ldr	r3, [pc, #388]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f003 0302 	and.w	r3, r3, #2
 800aec2:	2b02      	cmp	r3, #2
 800aec4:	d10d      	bne.n	800aee2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800aec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800aecc:	d109      	bne.n	800aee2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aece:	4b5c      	ldr	r3, [pc, #368]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	08db      	lsrs	r3, r3, #3
 800aed4:	f003 0303 	and.w	r3, r3, #3
 800aed8:	4a5a      	ldr	r2, [pc, #360]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800aeda:	fa22 f303 	lsr.w	r3, r2, r3
 800aede:	637b      	str	r3, [r7, #52]	@ 0x34
 800aee0:	e01e      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800aee2:	4b57      	ldr	r3, [pc, #348]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aeea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aeee:	d106      	bne.n	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800aef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aef6:	d102      	bne.n	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800aef8:	4b53      	ldr	r3, [pc, #332]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800aefa:	637b      	str	r3, [r7, #52]	@ 0x34
 800aefc:	e010      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800aefe:	4b50      	ldr	r3, [pc, #320]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af0a:	d106      	bne.n	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800af0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800af12:	d102      	bne.n	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800af14:	4b4d      	ldr	r3, [pc, #308]	@ (800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800af16:	637b      	str	r3, [r7, #52]	@ 0x34
 800af18:	e002      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800af1a:	2300      	movs	r3, #0
 800af1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af1e:	e186      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800af20:	e185      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800af22:	4b47      	ldr	r3, [pc, #284]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af28:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800af2c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800af2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af30:	2b00      	cmp	r3, #0
 800af32:	d103      	bne.n	800af3c <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800af34:	f7fb fa36 	bl	80063a4 <HAL_RCC_GetPCLK2Freq>
 800af38:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800af3a:	e178      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800af3c:	4b40      	ldr	r3, [pc, #256]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af48:	d10b      	bne.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800af4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af50:	d107      	bne.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af52:	f107 0314 	add.w	r3, r7, #20
 800af56:	4618      	mov	r0, r3
 800af58:	f7fd fb46 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800af60:	e045      	b.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800af62:	4b37      	ldr	r3, [pc, #220]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af6e:	d10b      	bne.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800af70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af76:	d107      	bne.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af78:	f107 0308 	add.w	r3, r7, #8
 800af7c:	4618      	mov	r0, r3
 800af7e:	f7fd fc9f 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	637b      	str	r3, [r7, #52]	@ 0x34
 800af86:	e032      	b.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800af88:	4b2d      	ldr	r3, [pc, #180]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0302 	and.w	r3, r3, #2
 800af90:	2b02      	cmp	r3, #2
 800af92:	d10d      	bne.n	800afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800af94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af96:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800af9a:	d109      	bne.n	800afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800af9c:	4b28      	ldr	r3, [pc, #160]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	08db      	lsrs	r3, r3, #3
 800afa2:	f003 0303 	and.w	r3, r3, #3
 800afa6:	4a27      	ldr	r2, [pc, #156]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800afa8:	fa22 f303 	lsr.w	r3, r2, r3
 800afac:	637b      	str	r3, [r7, #52]	@ 0x34
 800afae:	e01e      	b.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800afb0:	4b23      	ldr	r3, [pc, #140]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800afb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afbc:	d106      	bne.n	800afcc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800afbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800afc4:	d102      	bne.n	800afcc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800afc6:	4b20      	ldr	r3, [pc, #128]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800afc8:	637b      	str	r3, [r7, #52]	@ 0x34
 800afca:	e010      	b.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800afcc:	4b1c      	ldr	r3, [pc, #112]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800afd8:	d106      	bne.n	800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800afda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afdc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800afe0:	d102      	bne.n	800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800afe2:	4b1a      	ldr	r3, [pc, #104]	@ (800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800afe4:	637b      	str	r3, [r7, #52]	@ 0x34
 800afe6:	e002      	b.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800afe8:	2300      	movs	r3, #0
 800afea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800afec:	e11f      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800afee:	e11e      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800aff0:	4b13      	ldr	r3, [pc, #76]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aff2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aff6:	f003 0303 	and.w	r3, r3, #3
 800affa:	633b      	str	r3, [r7, #48]	@ 0x30
 800affc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800affe:	2b03      	cmp	r3, #3
 800b000:	d85f      	bhi.n	800b0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800b002:	a201      	add	r2, pc, #4	@ (adr r2, 800b008 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800b004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b008:	0800b019 	.word	0x0800b019
 800b00c:	0800b021 	.word	0x0800b021
 800b010:	0800b031 	.word	0x0800b031
 800b014:	0800b051 	.word	0x0800b051

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800b018:	f7fb f992 	bl	8006340 <HAL_RCC_GetHCLKFreq>
 800b01c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b01e:	e053      	b.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b020:	f107 0320 	add.w	r3, r7, #32
 800b024:	4618      	mov	r0, r3
 800b026:	f7fd f973 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b02c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b02e:	e04b      	b.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b030:	f107 0314 	add.w	r3, r7, #20
 800b034:	4618      	mov	r0, r3
 800b036:	f7fd fad7 	bl	80085e8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800b03a:	69fb      	ldr	r3, [r7, #28]
 800b03c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b03e:	e043      	b.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b040:	44020c00 	.word	0x44020c00
 800b044:	03d09000 	.word	0x03d09000
 800b048:	003d0900 	.word	0x003d0900
 800b04c:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b050:	4b79      	ldr	r3, [pc, #484]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b052:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b056:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b05a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b05c:	4b76      	ldr	r3, [pc, #472]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f003 0302 	and.w	r3, r3, #2
 800b064:	2b02      	cmp	r3, #2
 800b066:	d10c      	bne.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800b068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d109      	bne.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b06e:	4b72      	ldr	r3, [pc, #456]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	08db      	lsrs	r3, r3, #3
 800b074:	f003 0303 	and.w	r3, r3, #3
 800b078:	4a70      	ldr	r2, [pc, #448]	@ (800b23c <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800b07a:	fa22 f303 	lsr.w	r3, r2, r3
 800b07e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b080:	e01e      	b.n	800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b082:	4b6d      	ldr	r3, [pc, #436]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b08a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b08e:	d106      	bne.n	800b09e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800b090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b096:	d102      	bne.n	800b09e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b098:	4b69      	ldr	r3, [pc, #420]	@ (800b240 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800b09a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b09c:	e010      	b.n	800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b09e:	4b66      	ldr	r3, [pc, #408]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0aa:	d106      	bne.n	800b0ba <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0b2:	d102      	bne.n	800b0ba <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b0b4:	4b63      	ldr	r3, [pc, #396]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800b0b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0b8:	e002      	b.n	800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b0be:	e003      	b.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b0c0:	e002      	b.n	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b0c6:	bf00      	nop
          }
        }
        break;
 800b0c8:	e0b1      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800b0ca:	4b5b      	ldr	r3, [pc, #364]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b0cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b0d0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b0d4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800b0d6:	4b58      	ldr	r3, [pc, #352]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b0d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0dc:	f003 0302 	and.w	r3, r3, #2
 800b0e0:	2b02      	cmp	r3, #2
 800b0e2:	d106      	bne.n	800b0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d103      	bne.n	800b0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800b0ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0f0:	e01f      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800b0f2:	4b51      	ldr	r3, [pc, #324]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b0f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b100:	d106      	bne.n	800b110 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800b102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b104:	2b40      	cmp	r3, #64	@ 0x40
 800b106:	d103      	bne.n	800b110 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800b108:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b10c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b10e:	e010      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800b110:	4b49      	ldr	r3, [pc, #292]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b11c:	d106      	bne.n	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800b11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b120:	2b80      	cmp	r3, #128	@ 0x80
 800b122:	d103      	bne.n	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800b124:	f248 0312 	movw	r3, #32786	@ 0x8012
 800b128:	637b      	str	r3, [r7, #52]	@ 0x34
 800b12a:	e002      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800b12c:	2300      	movs	r3, #0
 800b12e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b130:	e07d      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b132:	e07c      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800b134:	4b40      	ldr	r3, [pc, #256]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b136:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b13a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b13e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800b140:	4b3d      	ldr	r3, [pc, #244]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b14c:	d105      	bne.n	800b15a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800b14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b150:	2b00      	cmp	r3, #0
 800b152:	d102      	bne.n	800b15a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800b154:	4b3c      	ldr	r3, [pc, #240]	@ (800b248 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b156:	637b      	str	r3, [r7, #52]	@ 0x34
 800b158:	e031      	b.n	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800b15a:	4b37      	ldr	r3, [pc, #220]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b162:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b166:	d10a      	bne.n	800b17e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800b168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b16a:	2b10      	cmp	r3, #16
 800b16c:	d107      	bne.n	800b17e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b16e:	f107 0320 	add.w	r3, r7, #32
 800b172:	4618      	mov	r0, r3
 800b174:	f7fd f8cc 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b17a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b17c:	e01f      	b.n	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800b17e:	4b2e      	ldr	r3, [pc, #184]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b184:	f003 0302 	and.w	r3, r3, #2
 800b188:	2b02      	cmp	r3, #2
 800b18a:	d106      	bne.n	800b19a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800b18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b18e:	2b20      	cmp	r3, #32
 800b190:	d103      	bne.n	800b19a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800b192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b196:	637b      	str	r3, [r7, #52]	@ 0x34
 800b198:	e011      	b.n	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800b19a:	4b27      	ldr	r3, [pc, #156]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b19c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b1a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b1a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1a8:	d106      	bne.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800b1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ac:	2b30      	cmp	r3, #48	@ 0x30
 800b1ae:	d103      	bne.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800b1b0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b1b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1b6:	e002      	b.n	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b1bc:	e037      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b1be:	e036      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800b1c0:	4b1d      	ldr	r3, [pc, #116]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b1c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b1c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b1ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800b1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ce:	2b10      	cmp	r3, #16
 800b1d0:	d107      	bne.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b1d2:	f107 0320 	add.w	r3, r7, #32
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7fd f89a 	bl	8008310 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1de:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800b1e0:	e025      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800b1e2:	4b15      	ldr	r3, [pc, #84]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b1ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1ee:	d10a      	bne.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800b1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f2:	2b20      	cmp	r3, #32
 800b1f4:	d107      	bne.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1f6:	f107 0308 	add.w	r3, r7, #8
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7fd fb60 	bl	80088c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	637b      	str	r3, [r7, #52]	@ 0x34
 800b204:	e00f      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800b206:	4b0c      	ldr	r3, [pc, #48]	@ (800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b20e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b212:	d105      	bne.n	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800b214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b216:	2b30      	cmp	r3, #48	@ 0x30
 800b218:	d102      	bne.n	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800b21a:	4b0b      	ldr	r3, [pc, #44]	@ (800b248 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b21c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b21e:	e002      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800b220:	2300      	movs	r3, #0
 800b222:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800b224:	e003      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b226:	e002      	b.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800b228:	2300      	movs	r3, #0
 800b22a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b22c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800b22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b230:	4618      	mov	r0, r3
 800b232:	373c      	adds	r7, #60	@ 0x3c
 800b234:	46bd      	mov	sp, r7
 800b236:	bd90      	pop	{r4, r7, pc}
 800b238:	44020c00 	.word	0x44020c00
 800b23c:	03d09000 	.word	0x03d09000
 800b240:	003d0900 	.word	0x003d0900
 800b244:	007a1200 	.word	0x007a1200
 800b248:	02dc6c00 	.word	0x02dc6c00

0800b24c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800b254:	4b48      	ldr	r3, [pc, #288]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4a47      	ldr	r2, [pc, #284]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b25a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b25e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b260:	f7f8 ff5e 	bl	8004120 <HAL_GetTick>
 800b264:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b266:	e008      	b.n	800b27a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b268:	f7f8 ff5a 	bl	8004120 <HAL_GetTick>
 800b26c:	4602      	mov	r2, r0
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	2b02      	cmp	r3, #2
 800b274:	d901      	bls.n	800b27a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e07a      	b.n	800b370 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b27a:	4b3f      	ldr	r3, [pc, #252]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b282:	2b00      	cmp	r3, #0
 800b284:	d1f0      	bne.n	800b268 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800b286:	4b3c      	ldr	r3, [pc, #240]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b28a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b28e:	f023 0303 	bic.w	r3, r3, #3
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	6811      	ldr	r1, [r2, #0]
 800b296:	687a      	ldr	r2, [r7, #4]
 800b298:	6852      	ldr	r2, [r2, #4]
 800b29a:	0212      	lsls	r2, r2, #8
 800b29c:	430a      	orrs	r2, r1
 800b29e:	4936      	ldr	r1, [pc, #216]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	3b01      	subs	r3, #1
 800b2b4:	025b      	lsls	r3, r3, #9
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	431a      	orrs	r2, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	691b      	ldr	r3, [r3, #16]
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	041b      	lsls	r3, r3, #16
 800b2c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b2c6:	431a      	orrs	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	695b      	ldr	r3, [r3, #20]
 800b2cc:	3b01      	subs	r3, #1
 800b2ce:	061b      	lsls	r3, r3, #24
 800b2d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b2d4:	4928      	ldr	r1, [pc, #160]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800b2da:	4b27      	ldr	r3, [pc, #156]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2de:	f023 020c 	bic.w	r2, r3, #12
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	4924      	ldr	r1, [pc, #144]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800b2ec:	4b22      	ldr	r3, [pc, #136]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2f0:	f023 0220 	bic.w	r2, r3, #32
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	69db      	ldr	r3, [r3, #28]
 800b2f8:	491f      	ldr	r1, [pc, #124]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800b2fe:	4b1e      	ldr	r3, [pc, #120]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b306:	491c      	ldr	r1, [pc, #112]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b308:	4313      	orrs	r3, r2
 800b30a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800b30c:	4b1a      	ldr	r3, [pc, #104]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b310:	4a19      	ldr	r2, [pc, #100]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b312:	f023 0310 	bic.w	r3, r3, #16
 800b316:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800b318:	4b17      	ldr	r3, [pc, #92]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b31a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b31c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b320:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	6a12      	ldr	r2, [r2, #32]
 800b328:	00d2      	lsls	r2, r2, #3
 800b32a:	4913      	ldr	r1, [pc, #76]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b32c:	4313      	orrs	r3, r2
 800b32e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800b330:	4b11      	ldr	r3, [pc, #68]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b334:	4a10      	ldr	r2, [pc, #64]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b336:	f043 0310 	orr.w	r3, r3, #16
 800b33a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800b33c:	4b0e      	ldr	r3, [pc, #56]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a0d      	ldr	r2, [pc, #52]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b342:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b346:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b348:	f7f8 feea 	bl	8004120 <HAL_GetTick>
 800b34c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b34e:	e008      	b.n	800b362 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b350:	f7f8 fee6 	bl	8004120 <HAL_GetTick>
 800b354:	4602      	mov	r2, r0
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	1ad3      	subs	r3, r2, r3
 800b35a:	2b02      	cmp	r3, #2
 800b35c:	d901      	bls.n	800b362 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b35e:	2303      	movs	r3, #3
 800b360:	e006      	b.n	800b370 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b362:	4b05      	ldr	r3, [pc, #20]	@ (800b378 <RCCEx_PLL2_Config+0x12c>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d0f0      	beq.n	800b350 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800b36e:	2300      	movs	r3, #0

}
 800b370:	4618      	mov	r0, r3
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}
 800b378:	44020c00 	.word	0x44020c00

0800b37c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800b384:	4b48      	ldr	r3, [pc, #288]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a47      	ldr	r2, [pc, #284]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b38a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b38e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b390:	f7f8 fec6 	bl	8004120 <HAL_GetTick>
 800b394:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b396:	e008      	b.n	800b3aa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b398:	f7f8 fec2 	bl	8004120 <HAL_GetTick>
 800b39c:	4602      	mov	r2, r0
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	1ad3      	subs	r3, r2, r3
 800b3a2:	2b02      	cmp	r3, #2
 800b3a4:	d901      	bls.n	800b3aa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	e07a      	b.n	800b4a0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b3aa:	4b3f      	ldr	r3, [pc, #252]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d1f0      	bne.n	800b398 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800b3b6:	4b3c      	ldr	r3, [pc, #240]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b3b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b3be:	f023 0303 	bic.w	r3, r3, #3
 800b3c2:	687a      	ldr	r2, [r7, #4]
 800b3c4:	6811      	ldr	r1, [r2, #0]
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	6852      	ldr	r2, [r2, #4]
 800b3ca:	0212      	lsls	r2, r2, #8
 800b3cc:	430a      	orrs	r2, r1
 800b3ce:	4936      	ldr	r1, [pc, #216]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	630b      	str	r3, [r1, #48]	@ 0x30
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	689b      	ldr	r3, [r3, #8]
 800b3d8:	3b01      	subs	r3, #1
 800b3da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	3b01      	subs	r3, #1
 800b3e4:	025b      	lsls	r3, r3, #9
 800b3e6:	b29b      	uxth	r3, r3
 800b3e8:	431a      	orrs	r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	691b      	ldr	r3, [r3, #16]
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	041b      	lsls	r3, r3, #16
 800b3f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b3f6:	431a      	orrs	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	695b      	ldr	r3, [r3, #20]
 800b3fc:	3b01      	subs	r3, #1
 800b3fe:	061b      	lsls	r3, r3, #24
 800b400:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b404:	4928      	ldr	r1, [pc, #160]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b406:	4313      	orrs	r3, r2
 800b408:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b40a:	4b27      	ldr	r3, [pc, #156]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b40c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b40e:	f023 020c 	bic.w	r2, r3, #12
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	699b      	ldr	r3, [r3, #24]
 800b416:	4924      	ldr	r1, [pc, #144]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b418:	4313      	orrs	r3, r2
 800b41a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800b41c:	4b22      	ldr	r3, [pc, #136]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b41e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b420:	f023 0220 	bic.w	r2, r3, #32
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	69db      	ldr	r3, [r3, #28]
 800b428:	491f      	ldr	r1, [pc, #124]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b42a:	4313      	orrs	r3, r2
 800b42c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800b42e:	4b1e      	ldr	r3, [pc, #120]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b436:	491c      	ldr	r1, [pc, #112]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b438:	4313      	orrs	r3, r2
 800b43a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800b43c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b43e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b440:	4a19      	ldr	r2, [pc, #100]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b442:	f023 0310 	bic.w	r3, r3, #16
 800b446:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800b448:	4b17      	ldr	r3, [pc, #92]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b44a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b44c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b450:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b454:	687a      	ldr	r2, [r7, #4]
 800b456:	6a12      	ldr	r2, [r2, #32]
 800b458:	00d2      	lsls	r2, r2, #3
 800b45a:	4913      	ldr	r1, [pc, #76]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b45c:	4313      	orrs	r3, r2
 800b45e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800b460:	4b11      	ldr	r3, [pc, #68]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b464:	4a10      	ldr	r2, [pc, #64]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b466:	f043 0310 	orr.w	r3, r3, #16
 800b46a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800b46c:	4b0e      	ldr	r3, [pc, #56]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a0d      	ldr	r2, [pc, #52]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b476:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b478:	f7f8 fe52 	bl	8004120 <HAL_GetTick>
 800b47c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b47e:	e008      	b.n	800b492 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b480:	f7f8 fe4e 	bl	8004120 <HAL_GetTick>
 800b484:	4602      	mov	r2, r0
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	2b02      	cmp	r3, #2
 800b48c:	d901      	bls.n	800b492 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b48e:	2303      	movs	r3, #3
 800b490:	e006      	b.n	800b4a0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b492:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <RCCEx_PLL3_Config+0x12c>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d0f0      	beq.n	800b480 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800b49e:	2300      	movs	r3, #0
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3710      	adds	r7, #16
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	44020c00 	.word	0x44020c00

0800b4ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d101      	bne.n	800b4be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	e049      	b.n	800b552 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d106      	bne.n	800b4d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f7f8 fb44 	bl	8003b60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2202      	movs	r2, #2
 800b4dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	3304      	adds	r3, #4
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	4610      	mov	r0, r2
 800b4ec:	f000 f94a 	bl	800b784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2201      	movs	r2, #1
 800b504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2201      	movs	r2, #1
 800b50c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2201      	movs	r2, #1
 800b514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2201      	movs	r2, #1
 800b51c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2201      	movs	r2, #1
 800b524:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2201      	movs	r2, #1
 800b52c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2201      	movs	r2, #1
 800b534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2201      	movs	r2, #1
 800b53c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2201      	movs	r2, #1
 800b544:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2201      	movs	r2, #1
 800b54c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b550:	2300      	movs	r3, #0
}
 800b552:	4618      	mov	r0, r3
 800b554:	3708      	adds	r7, #8
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
	...

0800b55c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	60f8      	str	r0, [r7, #12]
 800b564:	60b9      	str	r1, [r7, #8]
 800b566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b568:	2300      	movs	r3, #0
 800b56a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b572:	2b01      	cmp	r3, #1
 800b574:	d101      	bne.n	800b57a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b576:	2302      	movs	r3, #2
 800b578:	e0ff      	b.n	800b77a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2201      	movs	r2, #1
 800b57e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2b14      	cmp	r3, #20
 800b586:	f200 80f0 	bhi.w	800b76a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b58a:	a201      	add	r2, pc, #4	@ (adr r2, 800b590 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b590:	0800b5e5 	.word	0x0800b5e5
 800b594:	0800b76b 	.word	0x0800b76b
 800b598:	0800b76b 	.word	0x0800b76b
 800b59c:	0800b76b 	.word	0x0800b76b
 800b5a0:	0800b625 	.word	0x0800b625
 800b5a4:	0800b76b 	.word	0x0800b76b
 800b5a8:	0800b76b 	.word	0x0800b76b
 800b5ac:	0800b76b 	.word	0x0800b76b
 800b5b0:	0800b667 	.word	0x0800b667
 800b5b4:	0800b76b 	.word	0x0800b76b
 800b5b8:	0800b76b 	.word	0x0800b76b
 800b5bc:	0800b76b 	.word	0x0800b76b
 800b5c0:	0800b6a7 	.word	0x0800b6a7
 800b5c4:	0800b76b 	.word	0x0800b76b
 800b5c8:	0800b76b 	.word	0x0800b76b
 800b5cc:	0800b76b 	.word	0x0800b76b
 800b5d0:	0800b6e9 	.word	0x0800b6e9
 800b5d4:	0800b76b 	.word	0x0800b76b
 800b5d8:	0800b76b 	.word	0x0800b76b
 800b5dc:	0800b76b 	.word	0x0800b76b
 800b5e0:	0800b729 	.word	0x0800b729
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	68b9      	ldr	r1, [r7, #8]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f000 f9f4 	bl	800b9d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	699a      	ldr	r2, [r3, #24]
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f042 0208 	orr.w	r2, r2, #8
 800b5fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	699a      	ldr	r2, [r3, #24]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	f022 0204 	bic.w	r2, r2, #4
 800b60e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	6999      	ldr	r1, [r3, #24]
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	691a      	ldr	r2, [r3, #16]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	430a      	orrs	r2, r1
 800b620:	619a      	str	r2, [r3, #24]
      break;
 800b622:	e0a5      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	68b9      	ldr	r1, [r7, #8]
 800b62a:	4618      	mov	r0, r3
 800b62c:	f000 fa96 	bl	800bb5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	699a      	ldr	r2, [r3, #24]
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b63e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	699a      	ldr	r2, [r3, #24]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b64e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	6999      	ldr	r1, [r3, #24]
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	021a      	lsls	r2, r3, #8
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	430a      	orrs	r2, r1
 800b662:	619a      	str	r2, [r3, #24]
      break;
 800b664:	e084      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	68b9      	ldr	r1, [r7, #8]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f000 fb25 	bl	800bcbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	69da      	ldr	r2, [r3, #28]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f042 0208 	orr.w	r2, r2, #8
 800b680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	69da      	ldr	r2, [r3, #28]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f022 0204 	bic.w	r2, r2, #4
 800b690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	69d9      	ldr	r1, [r3, #28]
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	691a      	ldr	r2, [r3, #16]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	430a      	orrs	r2, r1
 800b6a2:	61da      	str	r2, [r3, #28]
      break;
 800b6a4:	e064      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	68b9      	ldr	r1, [r7, #8]
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f000 fbb3 	bl	800be18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	69da      	ldr	r2, [r3, #28]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b6c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	69da      	ldr	r2, [r3, #28]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	69d9      	ldr	r1, [r3, #28]
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	691b      	ldr	r3, [r3, #16]
 800b6dc:	021a      	lsls	r2, r3, #8
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	430a      	orrs	r2, r1
 800b6e4:	61da      	str	r2, [r3, #28]
      break;
 800b6e6:	e043      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	68b9      	ldr	r1, [r7, #8]
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f000 fc42 	bl	800bf78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f042 0208 	orr.w	r2, r2, #8
 800b702:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f022 0204 	bic.w	r2, r2, #4
 800b712:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	691a      	ldr	r2, [r3, #16]
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	430a      	orrs	r2, r1
 800b724:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b726:	e023      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	68b9      	ldr	r1, [r7, #8]
 800b72e:	4618      	mov	r0, r3
 800b730:	f000 fca4 	bl	800c07c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b742:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b752:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	021a      	lsls	r2, r3, #8
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	430a      	orrs	r2, r1
 800b766:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b768:	e002      	b.n	800b770 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b76a:	2301      	movs	r3, #1
 800b76c:	75fb      	strb	r3, [r7, #23]
      break;
 800b76e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2200      	movs	r2, #0
 800b774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b778:	7dfb      	ldrb	r3, [r7, #23]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3718      	adds	r7, #24
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}
 800b782:	bf00      	nop

0800b784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b784:	b480      	push	{r7}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	4a7a      	ldr	r2, [pc, #488]	@ (800b980 <TIM_Base_SetConfig+0x1fc>)
 800b798:	4293      	cmp	r3, r2
 800b79a:	d02b      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	4a79      	ldr	r2, [pc, #484]	@ (800b984 <TIM_Base_SetConfig+0x200>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d027      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7aa:	d023      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7b2:	d01f      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	4a74      	ldr	r2, [pc, #464]	@ (800b988 <TIM_Base_SetConfig+0x204>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d01b      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	4a73      	ldr	r2, [pc, #460]	@ (800b98c <TIM_Base_SetConfig+0x208>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d017      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	4a72      	ldr	r2, [pc, #456]	@ (800b990 <TIM_Base_SetConfig+0x20c>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d013      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	4a71      	ldr	r2, [pc, #452]	@ (800b994 <TIM_Base_SetConfig+0x210>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d00f      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	4a70      	ldr	r2, [pc, #448]	@ (800b998 <TIM_Base_SetConfig+0x214>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d00b      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	4a6f      	ldr	r2, [pc, #444]	@ (800b99c <TIM_Base_SetConfig+0x218>)
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d007      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	4a6e      	ldr	r2, [pc, #440]	@ (800b9a0 <TIM_Base_SetConfig+0x21c>)
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	d003      	beq.n	800b7f4 <TIM_Base_SetConfig+0x70>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	4a6d      	ldr	r2, [pc, #436]	@ (800b9a4 <TIM_Base_SetConfig+0x220>)
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	d108      	bne.n	800b806 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	68fa      	ldr	r2, [r7, #12]
 800b802:	4313      	orrs	r3, r2
 800b804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	4a5d      	ldr	r2, [pc, #372]	@ (800b980 <TIM_Base_SetConfig+0x1fc>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d05b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	4a5c      	ldr	r2, [pc, #368]	@ (800b984 <TIM_Base_SetConfig+0x200>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d057      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b81c:	d053      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b824:	d04f      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	4a57      	ldr	r2, [pc, #348]	@ (800b988 <TIM_Base_SetConfig+0x204>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d04b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	4a56      	ldr	r2, [pc, #344]	@ (800b98c <TIM_Base_SetConfig+0x208>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d047      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	4a55      	ldr	r2, [pc, #340]	@ (800b990 <TIM_Base_SetConfig+0x20c>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d043      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4a54      	ldr	r2, [pc, #336]	@ (800b994 <TIM_Base_SetConfig+0x210>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d03f      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	4a53      	ldr	r2, [pc, #332]	@ (800b998 <TIM_Base_SetConfig+0x214>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d03b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	4a52      	ldr	r2, [pc, #328]	@ (800b99c <TIM_Base_SetConfig+0x218>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d037      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a51      	ldr	r2, [pc, #324]	@ (800b9a0 <TIM_Base_SetConfig+0x21c>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d033      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a50      	ldr	r2, [pc, #320]	@ (800b9a4 <TIM_Base_SetConfig+0x220>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d02f      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a4f      	ldr	r2, [pc, #316]	@ (800b9a8 <TIM_Base_SetConfig+0x224>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d02b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a4e      	ldr	r2, [pc, #312]	@ (800b9ac <TIM_Base_SetConfig+0x228>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d027      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a4d      	ldr	r2, [pc, #308]	@ (800b9b0 <TIM_Base_SetConfig+0x22c>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d023      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a4c      	ldr	r2, [pc, #304]	@ (800b9b4 <TIM_Base_SetConfig+0x230>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d01f      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a4b      	ldr	r2, [pc, #300]	@ (800b9b8 <TIM_Base_SetConfig+0x234>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d01b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	4a4a      	ldr	r2, [pc, #296]	@ (800b9bc <TIM_Base_SetConfig+0x238>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d017      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4a49      	ldr	r2, [pc, #292]	@ (800b9c0 <TIM_Base_SetConfig+0x23c>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d013      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	4a48      	ldr	r2, [pc, #288]	@ (800b9c4 <TIM_Base_SetConfig+0x240>)
 800b8a2:	4293      	cmp	r3, r2
 800b8a4:	d00f      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	4a47      	ldr	r2, [pc, #284]	@ (800b9c8 <TIM_Base_SetConfig+0x244>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d00b      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	4a46      	ldr	r2, [pc, #280]	@ (800b9cc <TIM_Base_SetConfig+0x248>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d007      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	4a45      	ldr	r2, [pc, #276]	@ (800b9d0 <TIM_Base_SetConfig+0x24c>)
 800b8ba:	4293      	cmp	r3, r2
 800b8bc:	d003      	beq.n	800b8c6 <TIM_Base_SetConfig+0x142>
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	4a44      	ldr	r2, [pc, #272]	@ (800b9d4 <TIM_Base_SetConfig+0x250>)
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d108      	bne.n	800b8d8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b8cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	68fa      	ldr	r2, [r7, #12]
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	695b      	ldr	r3, [r3, #20]
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	68fa      	ldr	r2, [r7, #12]
 800b8ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	689a      	ldr	r2, [r3, #8]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	681a      	ldr	r2, [r3, #0]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	4a20      	ldr	r2, [pc, #128]	@ (800b980 <TIM_Base_SetConfig+0x1fc>)
 800b900:	4293      	cmp	r3, r2
 800b902:	d023      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	4a1f      	ldr	r2, [pc, #124]	@ (800b984 <TIM_Base_SetConfig+0x200>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d01f      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	4a24      	ldr	r2, [pc, #144]	@ (800b9a0 <TIM_Base_SetConfig+0x21c>)
 800b910:	4293      	cmp	r3, r2
 800b912:	d01b      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	4a23      	ldr	r2, [pc, #140]	@ (800b9a4 <TIM_Base_SetConfig+0x220>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d017      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	4a28      	ldr	r2, [pc, #160]	@ (800b9c0 <TIM_Base_SetConfig+0x23c>)
 800b920:	4293      	cmp	r3, r2
 800b922:	d013      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	4a27      	ldr	r2, [pc, #156]	@ (800b9c4 <TIM_Base_SetConfig+0x240>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d00f      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	4a26      	ldr	r2, [pc, #152]	@ (800b9c8 <TIM_Base_SetConfig+0x244>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d00b      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	4a25      	ldr	r2, [pc, #148]	@ (800b9cc <TIM_Base_SetConfig+0x248>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d007      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4a24      	ldr	r2, [pc, #144]	@ (800b9d0 <TIM_Base_SetConfig+0x24c>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d003      	beq.n	800b94c <TIM_Base_SetConfig+0x1c8>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a23      	ldr	r2, [pc, #140]	@ (800b9d4 <TIM_Base_SetConfig+0x250>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d103      	bne.n	800b954 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	691a      	ldr	r2, [r3, #16]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	f003 0301 	and.w	r3, r3, #1
 800b962:	2b01      	cmp	r3, #1
 800b964:	d105      	bne.n	800b972 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	691b      	ldr	r3, [r3, #16]
 800b96a:	f023 0201 	bic.w	r2, r3, #1
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	611a      	str	r2, [r3, #16]
  }
}
 800b972:	bf00      	nop
 800b974:	3714      	adds	r7, #20
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr
 800b97e:	bf00      	nop
 800b980:	40012c00 	.word	0x40012c00
 800b984:	50012c00 	.word	0x50012c00
 800b988:	40000400 	.word	0x40000400
 800b98c:	50000400 	.word	0x50000400
 800b990:	40000800 	.word	0x40000800
 800b994:	50000800 	.word	0x50000800
 800b998:	40000c00 	.word	0x40000c00
 800b99c:	50000c00 	.word	0x50000c00
 800b9a0:	40013400 	.word	0x40013400
 800b9a4:	50013400 	.word	0x50013400
 800b9a8:	40001800 	.word	0x40001800
 800b9ac:	50001800 	.word	0x50001800
 800b9b0:	40001c00 	.word	0x40001c00
 800b9b4:	50001c00 	.word	0x50001c00
 800b9b8:	40002000 	.word	0x40002000
 800b9bc:	50002000 	.word	0x50002000
 800b9c0:	40014000 	.word	0x40014000
 800b9c4:	50014000 	.word	0x50014000
 800b9c8:	40014400 	.word	0x40014400
 800b9cc:	50014400 	.word	0x50014400
 800b9d0:	40014800 	.word	0x40014800
 800b9d4:	50014800 	.word	0x50014800

0800b9d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b087      	sub	sp, #28
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
 800b9e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6a1b      	ldr	r3, [r3, #32]
 800b9e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6a1b      	ldr	r3, [r3, #32]
 800b9ec:	f023 0201 	bic.w	r2, r3, #1
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	685b      	ldr	r3, [r3, #4]
 800b9f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	699b      	ldr	r3, [r3, #24]
 800b9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f023 0303 	bic.w	r3, r3, #3
 800ba12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	68fa      	ldr	r2, [r7, #12]
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	f023 0302 	bic.w	r3, r3, #2
 800ba24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	697a      	ldr	r2, [r7, #20]
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4a40      	ldr	r2, [pc, #256]	@ (800bb34 <TIM_OC1_SetConfig+0x15c>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d023      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	4a3f      	ldr	r2, [pc, #252]	@ (800bb38 <TIM_OC1_SetConfig+0x160>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d01f      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	4a3e      	ldr	r2, [pc, #248]	@ (800bb3c <TIM_OC1_SetConfig+0x164>)
 800ba44:	4293      	cmp	r3, r2
 800ba46:	d01b      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	4a3d      	ldr	r2, [pc, #244]	@ (800bb40 <TIM_OC1_SetConfig+0x168>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d017      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	4a3c      	ldr	r2, [pc, #240]	@ (800bb44 <TIM_OC1_SetConfig+0x16c>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d013      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a3b      	ldr	r2, [pc, #236]	@ (800bb48 <TIM_OC1_SetConfig+0x170>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d00f      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	4a3a      	ldr	r2, [pc, #232]	@ (800bb4c <TIM_OC1_SetConfig+0x174>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d00b      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	4a39      	ldr	r2, [pc, #228]	@ (800bb50 <TIM_OC1_SetConfig+0x178>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d007      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	4a38      	ldr	r2, [pc, #224]	@ (800bb54 <TIM_OC1_SetConfig+0x17c>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d003      	beq.n	800ba80 <TIM_OC1_SetConfig+0xa8>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	4a37      	ldr	r2, [pc, #220]	@ (800bb58 <TIM_OC1_SetConfig+0x180>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d10c      	bne.n	800ba9a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	f023 0308 	bic.w	r3, r3, #8
 800ba86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	68db      	ldr	r3, [r3, #12]
 800ba8c:	697a      	ldr	r2, [r7, #20]
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	f023 0304 	bic.w	r3, r3, #4
 800ba98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a25      	ldr	r2, [pc, #148]	@ (800bb34 <TIM_OC1_SetConfig+0x15c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d023      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	4a24      	ldr	r2, [pc, #144]	@ (800bb38 <TIM_OC1_SetConfig+0x160>)
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d01f      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	4a23      	ldr	r2, [pc, #140]	@ (800bb3c <TIM_OC1_SetConfig+0x164>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d01b      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	4a22      	ldr	r2, [pc, #136]	@ (800bb40 <TIM_OC1_SetConfig+0x168>)
 800bab6:	4293      	cmp	r3, r2
 800bab8:	d017      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	4a21      	ldr	r2, [pc, #132]	@ (800bb44 <TIM_OC1_SetConfig+0x16c>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d013      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	4a20      	ldr	r2, [pc, #128]	@ (800bb48 <TIM_OC1_SetConfig+0x170>)
 800bac6:	4293      	cmp	r3, r2
 800bac8:	d00f      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	4a1f      	ldr	r2, [pc, #124]	@ (800bb4c <TIM_OC1_SetConfig+0x174>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	d00b      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	4a1e      	ldr	r2, [pc, #120]	@ (800bb50 <TIM_OC1_SetConfig+0x178>)
 800bad6:	4293      	cmp	r3, r2
 800bad8:	d007      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	4a1d      	ldr	r2, [pc, #116]	@ (800bb54 <TIM_OC1_SetConfig+0x17c>)
 800bade:	4293      	cmp	r3, r2
 800bae0:	d003      	beq.n	800baea <TIM_OC1_SetConfig+0x112>
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	4a1c      	ldr	r2, [pc, #112]	@ (800bb58 <TIM_OC1_SetConfig+0x180>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d111      	bne.n	800bb0e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800baf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800baf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	695b      	ldr	r3, [r3, #20]
 800bafe:	693a      	ldr	r2, [r7, #16]
 800bb00:	4313      	orrs	r3, r2
 800bb02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	699b      	ldr	r3, [r3, #24]
 800bb08:	693a      	ldr	r2, [r7, #16]
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	693a      	ldr	r2, [r7, #16]
 800bb12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	68fa      	ldr	r2, [r7, #12]
 800bb18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	685a      	ldr	r2, [r3, #4]
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	697a      	ldr	r2, [r7, #20]
 800bb26:	621a      	str	r2, [r3, #32]
}
 800bb28:	bf00      	nop
 800bb2a:	371c      	adds	r7, #28
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr
 800bb34:	40012c00 	.word	0x40012c00
 800bb38:	50012c00 	.word	0x50012c00
 800bb3c:	40013400 	.word	0x40013400
 800bb40:	50013400 	.word	0x50013400
 800bb44:	40014000 	.word	0x40014000
 800bb48:	50014000 	.word	0x50014000
 800bb4c:	40014400 	.word	0x40014400
 800bb50:	50014400 	.word	0x50014400
 800bb54:	40014800 	.word	0x40014800
 800bb58:	50014800 	.word	0x50014800

0800bb5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
 800bb64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6a1b      	ldr	r3, [r3, #32]
 800bb6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a1b      	ldr	r3, [r3, #32]
 800bb70:	f023 0210 	bic.w	r2, r3, #16
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	699b      	ldr	r3, [r3, #24]
 800bb82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	021b      	lsls	r3, r3, #8
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	4313      	orrs	r3, r2
 800bba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	f023 0320 	bic.w	r3, r3, #32
 800bbaa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	689b      	ldr	r3, [r3, #8]
 800bbb0:	011b      	lsls	r3, r3, #4
 800bbb2:	697a      	ldr	r2, [r7, #20]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	4a36      	ldr	r2, [pc, #216]	@ (800bc94 <TIM_OC2_SetConfig+0x138>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d00b      	beq.n	800bbd8 <TIM_OC2_SetConfig+0x7c>
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	4a35      	ldr	r2, [pc, #212]	@ (800bc98 <TIM_OC2_SetConfig+0x13c>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d007      	beq.n	800bbd8 <TIM_OC2_SetConfig+0x7c>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a34      	ldr	r2, [pc, #208]	@ (800bc9c <TIM_OC2_SetConfig+0x140>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d003      	beq.n	800bbd8 <TIM_OC2_SetConfig+0x7c>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a33      	ldr	r2, [pc, #204]	@ (800bca0 <TIM_OC2_SetConfig+0x144>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d10d      	bne.n	800bbf4 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	68db      	ldr	r3, [r3, #12]
 800bbe4:	011b      	lsls	r3, r3, #4
 800bbe6:	697a      	ldr	r2, [r7, #20]
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	4a27      	ldr	r2, [pc, #156]	@ (800bc94 <TIM_OC2_SetConfig+0x138>)
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d023      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	4a26      	ldr	r2, [pc, #152]	@ (800bc98 <TIM_OC2_SetConfig+0x13c>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d01f      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	4a25      	ldr	r2, [pc, #148]	@ (800bc9c <TIM_OC2_SetConfig+0x140>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	d01b      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	4a24      	ldr	r2, [pc, #144]	@ (800bca0 <TIM_OC2_SetConfig+0x144>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d017      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a23      	ldr	r2, [pc, #140]	@ (800bca4 <TIM_OC2_SetConfig+0x148>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d013      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a22      	ldr	r2, [pc, #136]	@ (800bca8 <TIM_OC2_SetConfig+0x14c>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d00f      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	4a21      	ldr	r2, [pc, #132]	@ (800bcac <TIM_OC2_SetConfig+0x150>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d00b      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a20      	ldr	r2, [pc, #128]	@ (800bcb0 <TIM_OC2_SetConfig+0x154>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d007      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	4a1f      	ldr	r2, [pc, #124]	@ (800bcb4 <TIM_OC2_SetConfig+0x158>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d003      	beq.n	800bc44 <TIM_OC2_SetConfig+0xe8>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	4a1e      	ldr	r2, [pc, #120]	@ (800bcb8 <TIM_OC2_SetConfig+0x15c>)
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d113      	bne.n	800bc6c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bc52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	695b      	ldr	r3, [r3, #20]
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	693a      	ldr	r2, [r7, #16]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	699b      	ldr	r3, [r3, #24]
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	693a      	ldr	r2, [r7, #16]
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	693a      	ldr	r2, [r7, #16]
 800bc70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	68fa      	ldr	r2, [r7, #12]
 800bc76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	685a      	ldr	r2, [r3, #4]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	697a      	ldr	r2, [r7, #20]
 800bc84:	621a      	str	r2, [r3, #32]
}
 800bc86:	bf00      	nop
 800bc88:	371c      	adds	r7, #28
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	40012c00 	.word	0x40012c00
 800bc98:	50012c00 	.word	0x50012c00
 800bc9c:	40013400 	.word	0x40013400
 800bca0:	50013400 	.word	0x50013400
 800bca4:	40014000 	.word	0x40014000
 800bca8:	50014000 	.word	0x50014000
 800bcac:	40014400 	.word	0x40014400
 800bcb0:	50014400 	.word	0x50014400
 800bcb4:	40014800 	.word	0x40014800
 800bcb8:	50014800 	.word	0x50014800

0800bcbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b087      	sub	sp, #28
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6a1b      	ldr	r3, [r3, #32]
 800bcca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6a1b      	ldr	r3, [r3, #32]
 800bcd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	685b      	ldr	r3, [r3, #4]
 800bcdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	69db      	ldr	r3, [r3, #28]
 800bce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bcea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f023 0303 	bic.w	r3, r3, #3
 800bcf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	68fa      	ldr	r2, [r7, #12]
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bd08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	021b      	lsls	r3, r3, #8
 800bd10:	697a      	ldr	r2, [r7, #20]
 800bd12:	4313      	orrs	r3, r2
 800bd14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	4a35      	ldr	r2, [pc, #212]	@ (800bdf0 <TIM_OC3_SetConfig+0x134>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d00b      	beq.n	800bd36 <TIM_OC3_SetConfig+0x7a>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	4a34      	ldr	r2, [pc, #208]	@ (800bdf4 <TIM_OC3_SetConfig+0x138>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d007      	beq.n	800bd36 <TIM_OC3_SetConfig+0x7a>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	4a33      	ldr	r2, [pc, #204]	@ (800bdf8 <TIM_OC3_SetConfig+0x13c>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d003      	beq.n	800bd36 <TIM_OC3_SetConfig+0x7a>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4a32      	ldr	r2, [pc, #200]	@ (800bdfc <TIM_OC3_SetConfig+0x140>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d10d      	bne.n	800bd52 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	68db      	ldr	r3, [r3, #12]
 800bd42:	021b      	lsls	r3, r3, #8
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	4313      	orrs	r3, r2
 800bd48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	4a26      	ldr	r2, [pc, #152]	@ (800bdf0 <TIM_OC3_SetConfig+0x134>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d023      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	4a25      	ldr	r2, [pc, #148]	@ (800bdf4 <TIM_OC3_SetConfig+0x138>)
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d01f      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	4a24      	ldr	r2, [pc, #144]	@ (800bdf8 <TIM_OC3_SetConfig+0x13c>)
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d01b      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	4a23      	ldr	r2, [pc, #140]	@ (800bdfc <TIM_OC3_SetConfig+0x140>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d017      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	4a22      	ldr	r2, [pc, #136]	@ (800be00 <TIM_OC3_SetConfig+0x144>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d013      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4a21      	ldr	r2, [pc, #132]	@ (800be04 <TIM_OC3_SetConfig+0x148>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d00f      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4a20      	ldr	r2, [pc, #128]	@ (800be08 <TIM_OC3_SetConfig+0x14c>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d00b      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	4a1f      	ldr	r2, [pc, #124]	@ (800be0c <TIM_OC3_SetConfig+0x150>)
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	d007      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	4a1e      	ldr	r2, [pc, #120]	@ (800be10 <TIM_OC3_SetConfig+0x154>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d003      	beq.n	800bda2 <TIM_OC3_SetConfig+0xe6>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	4a1d      	ldr	r2, [pc, #116]	@ (800be14 <TIM_OC3_SetConfig+0x158>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d113      	bne.n	800bdca <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bda8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bdb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	695b      	ldr	r3, [r3, #20]
 800bdb6:	011b      	lsls	r3, r3, #4
 800bdb8:	693a      	ldr	r2, [r7, #16]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	699b      	ldr	r3, [r3, #24]
 800bdc2:	011b      	lsls	r3, r3, #4
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	693a      	ldr	r2, [r7, #16]
 800bdce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	68fa      	ldr	r2, [r7, #12]
 800bdd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	685a      	ldr	r2, [r3, #4]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	697a      	ldr	r2, [r7, #20]
 800bde2:	621a      	str	r2, [r3, #32]
}
 800bde4:	bf00      	nop
 800bde6:	371c      	adds	r7, #28
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr
 800bdf0:	40012c00 	.word	0x40012c00
 800bdf4:	50012c00 	.word	0x50012c00
 800bdf8:	40013400 	.word	0x40013400
 800bdfc:	50013400 	.word	0x50013400
 800be00:	40014000 	.word	0x40014000
 800be04:	50014000 	.word	0x50014000
 800be08:	40014400 	.word	0x40014400
 800be0c:	50014400 	.word	0x50014400
 800be10:	40014800 	.word	0x40014800
 800be14:	50014800 	.word	0x50014800

0800be18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be18:	b480      	push	{r7}
 800be1a:	b087      	sub	sp, #28
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a1b      	ldr	r3, [r3, #32]
 800be26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6a1b      	ldr	r3, [r3, #32]
 800be2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	69db      	ldr	r3, [r3, #28]
 800be3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	021b      	lsls	r3, r3, #8
 800be5a:	68fa      	ldr	r2, [r7, #12]
 800be5c:	4313      	orrs	r3, r2
 800be5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	689b      	ldr	r3, [r3, #8]
 800be6c:	031b      	lsls	r3, r3, #12
 800be6e:	697a      	ldr	r2, [r7, #20]
 800be70:	4313      	orrs	r3, r2
 800be72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	4a36      	ldr	r2, [pc, #216]	@ (800bf50 <TIM_OC4_SetConfig+0x138>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d00b      	beq.n	800be94 <TIM_OC4_SetConfig+0x7c>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	4a35      	ldr	r2, [pc, #212]	@ (800bf54 <TIM_OC4_SetConfig+0x13c>)
 800be80:	4293      	cmp	r3, r2
 800be82:	d007      	beq.n	800be94 <TIM_OC4_SetConfig+0x7c>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	4a34      	ldr	r2, [pc, #208]	@ (800bf58 <TIM_OC4_SetConfig+0x140>)
 800be88:	4293      	cmp	r3, r2
 800be8a:	d003      	beq.n	800be94 <TIM_OC4_SetConfig+0x7c>
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	4a33      	ldr	r2, [pc, #204]	@ (800bf5c <TIM_OC4_SetConfig+0x144>)
 800be90:	4293      	cmp	r3, r2
 800be92:	d10d      	bne.n	800beb0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800be9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	68db      	ldr	r3, [r3, #12]
 800bea0:	031b      	lsls	r3, r3, #12
 800bea2:	697a      	ldr	r2, [r7, #20]
 800bea4:	4313      	orrs	r3, r2
 800bea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bea8:	697b      	ldr	r3, [r7, #20]
 800beaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800beae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4a27      	ldr	r2, [pc, #156]	@ (800bf50 <TIM_OC4_SetConfig+0x138>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d023      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	4a26      	ldr	r2, [pc, #152]	@ (800bf54 <TIM_OC4_SetConfig+0x13c>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d01f      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	4a25      	ldr	r2, [pc, #148]	@ (800bf58 <TIM_OC4_SetConfig+0x140>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d01b      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a24      	ldr	r2, [pc, #144]	@ (800bf5c <TIM_OC4_SetConfig+0x144>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d017      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	4a23      	ldr	r2, [pc, #140]	@ (800bf60 <TIM_OC4_SetConfig+0x148>)
 800bed4:	4293      	cmp	r3, r2
 800bed6:	d013      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	4a22      	ldr	r2, [pc, #136]	@ (800bf64 <TIM_OC4_SetConfig+0x14c>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d00f      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	4a21      	ldr	r2, [pc, #132]	@ (800bf68 <TIM_OC4_SetConfig+0x150>)
 800bee4:	4293      	cmp	r3, r2
 800bee6:	d00b      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	4a20      	ldr	r2, [pc, #128]	@ (800bf6c <TIM_OC4_SetConfig+0x154>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d007      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	4a1f      	ldr	r2, [pc, #124]	@ (800bf70 <TIM_OC4_SetConfig+0x158>)
 800bef4:	4293      	cmp	r3, r2
 800bef6:	d003      	beq.n	800bf00 <TIM_OC4_SetConfig+0xe8>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	4a1e      	ldr	r2, [pc, #120]	@ (800bf74 <TIM_OC4_SetConfig+0x15c>)
 800befc:	4293      	cmp	r3, r2
 800befe:	d113      	bne.n	800bf28 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bf00:	693b      	ldr	r3, [r7, #16]
 800bf02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bf06:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bf0e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	695b      	ldr	r3, [r3, #20]
 800bf14:	019b      	lsls	r3, r3, #6
 800bf16:	693a      	ldr	r2, [r7, #16]
 800bf18:	4313      	orrs	r3, r2
 800bf1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	699b      	ldr	r3, [r3, #24]
 800bf20:	019b      	lsls	r3, r3, #6
 800bf22:	693a      	ldr	r2, [r7, #16]
 800bf24:	4313      	orrs	r3, r2
 800bf26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	693a      	ldr	r2, [r7, #16]
 800bf2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	68fa      	ldr	r2, [r7, #12]
 800bf32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	685a      	ldr	r2, [r3, #4]
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	697a      	ldr	r2, [r7, #20]
 800bf40:	621a      	str	r2, [r3, #32]
}
 800bf42:	bf00      	nop
 800bf44:	371c      	adds	r7, #28
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	40012c00 	.word	0x40012c00
 800bf54:	50012c00 	.word	0x50012c00
 800bf58:	40013400 	.word	0x40013400
 800bf5c:	50013400 	.word	0x50013400
 800bf60:	40014000 	.word	0x40014000
 800bf64:	50014000 	.word	0x50014000
 800bf68:	40014400 	.word	0x40014400
 800bf6c:	50014400 	.word	0x50014400
 800bf70:	40014800 	.word	0x40014800
 800bf74:	50014800 	.word	0x50014800

0800bf78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b087      	sub	sp, #28
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6a1b      	ldr	r3, [r3, #32]
 800bf86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6a1b      	ldr	r3, [r3, #32]
 800bf8c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bfa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	68fa      	ldr	r2, [r7, #12]
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bfbc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	041b      	lsls	r3, r3, #16
 800bfc4:	693a      	ldr	r2, [r7, #16]
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	4a21      	ldr	r2, [pc, #132]	@ (800c054 <TIM_OC5_SetConfig+0xdc>)
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	d023      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	4a20      	ldr	r2, [pc, #128]	@ (800c058 <TIM_OC5_SetConfig+0xe0>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d01f      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	4a1f      	ldr	r2, [pc, #124]	@ (800c05c <TIM_OC5_SetConfig+0xe4>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d01b      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	4a1e      	ldr	r2, [pc, #120]	@ (800c060 <TIM_OC5_SetConfig+0xe8>)
 800bfe6:	4293      	cmp	r3, r2
 800bfe8:	d017      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	4a1d      	ldr	r2, [pc, #116]	@ (800c064 <TIM_OC5_SetConfig+0xec>)
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d013      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	4a1c      	ldr	r2, [pc, #112]	@ (800c068 <TIM_OC5_SetConfig+0xf0>)
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d00f      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	4a1b      	ldr	r2, [pc, #108]	@ (800c06c <TIM_OC5_SetConfig+0xf4>)
 800bffe:	4293      	cmp	r3, r2
 800c000:	d00b      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	4a1a      	ldr	r2, [pc, #104]	@ (800c070 <TIM_OC5_SetConfig+0xf8>)
 800c006:	4293      	cmp	r3, r2
 800c008:	d007      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	4a19      	ldr	r2, [pc, #100]	@ (800c074 <TIM_OC5_SetConfig+0xfc>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d003      	beq.n	800c01a <TIM_OC5_SetConfig+0xa2>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	4a18      	ldr	r2, [pc, #96]	@ (800c078 <TIM_OC5_SetConfig+0x100>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d109      	bne.n	800c02e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c020:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	695b      	ldr	r3, [r3, #20]
 800c026:	021b      	lsls	r3, r3, #8
 800c028:	697a      	ldr	r2, [r7, #20]
 800c02a:	4313      	orrs	r3, r2
 800c02c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	697a      	ldr	r2, [r7, #20]
 800c032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	685a      	ldr	r2, [r3, #4]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	693a      	ldr	r2, [r7, #16]
 800c046:	621a      	str	r2, [r3, #32]
}
 800c048:	bf00      	nop
 800c04a:	371c      	adds	r7, #28
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	40012c00 	.word	0x40012c00
 800c058:	50012c00 	.word	0x50012c00
 800c05c:	40013400 	.word	0x40013400
 800c060:	50013400 	.word	0x50013400
 800c064:	40014000 	.word	0x40014000
 800c068:	50014000 	.word	0x50014000
 800c06c:	40014400 	.word	0x40014400
 800c070:	50014400 	.word	0x50014400
 800c074:	40014800 	.word	0x40014800
 800c078:	50014800 	.word	0x50014800

0800c07c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b087      	sub	sp, #28
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6a1b      	ldr	r3, [r3, #32]
 800c08a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6a1b      	ldr	r3, [r3, #32]
 800c090:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	685b      	ldr	r3, [r3, #4]
 800c09c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	021b      	lsls	r3, r3, #8
 800c0b6:	68fa      	ldr	r2, [r7, #12]
 800c0b8:	4313      	orrs	r3, r2
 800c0ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c0c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	689b      	ldr	r3, [r3, #8]
 800c0c8:	051b      	lsls	r3, r3, #20
 800c0ca:	693a      	ldr	r2, [r7, #16]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	4a22      	ldr	r2, [pc, #136]	@ (800c15c <TIM_OC6_SetConfig+0xe0>)
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	d023      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	4a21      	ldr	r2, [pc, #132]	@ (800c160 <TIM_OC6_SetConfig+0xe4>)
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d01f      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	4a20      	ldr	r2, [pc, #128]	@ (800c164 <TIM_OC6_SetConfig+0xe8>)
 800c0e4:	4293      	cmp	r3, r2
 800c0e6:	d01b      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	4a1f      	ldr	r2, [pc, #124]	@ (800c168 <TIM_OC6_SetConfig+0xec>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d017      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	4a1e      	ldr	r2, [pc, #120]	@ (800c16c <TIM_OC6_SetConfig+0xf0>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d013      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	4a1d      	ldr	r2, [pc, #116]	@ (800c170 <TIM_OC6_SetConfig+0xf4>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d00f      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	4a1c      	ldr	r2, [pc, #112]	@ (800c174 <TIM_OC6_SetConfig+0xf8>)
 800c104:	4293      	cmp	r3, r2
 800c106:	d00b      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	4a1b      	ldr	r2, [pc, #108]	@ (800c178 <TIM_OC6_SetConfig+0xfc>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d007      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	4a1a      	ldr	r2, [pc, #104]	@ (800c17c <TIM_OC6_SetConfig+0x100>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d003      	beq.n	800c120 <TIM_OC6_SetConfig+0xa4>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	4a19      	ldr	r2, [pc, #100]	@ (800c180 <TIM_OC6_SetConfig+0x104>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d109      	bne.n	800c134 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c126:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	695b      	ldr	r3, [r3, #20]
 800c12c:	029b      	lsls	r3, r3, #10
 800c12e:	697a      	ldr	r2, [r7, #20]
 800c130:	4313      	orrs	r3, r2
 800c132:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	697a      	ldr	r2, [r7, #20]
 800c138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	68fa      	ldr	r2, [r7, #12]
 800c13e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	685a      	ldr	r2, [r3, #4]
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	693a      	ldr	r2, [r7, #16]
 800c14c:	621a      	str	r2, [r3, #32]
}
 800c14e:	bf00      	nop
 800c150:	371c      	adds	r7, #28
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr
 800c15a:	bf00      	nop
 800c15c:	40012c00 	.word	0x40012c00
 800c160:	50012c00 	.word	0x50012c00
 800c164:	40013400 	.word	0x40013400
 800c168:	50013400 	.word	0x50013400
 800c16c:	40014000 	.word	0x40014000
 800c170:	50014000 	.word	0x50014000
 800c174:	40014400 	.word	0x40014400
 800c178:	50014400 	.word	0x50014400
 800c17c:	40014800 	.word	0x40014800
 800c180:	50014800 	.word	0x50014800

0800c184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c184:	b480      	push	{r7}
 800c186:	b085      	sub	sp, #20
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c194:	2b01      	cmp	r3, #1
 800c196:	d101      	bne.n	800c19c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c198:	2302      	movs	r3, #2
 800c19a:	e0a1      	b.n	800c2e0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2201      	movs	r2, #1
 800c1a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2202      	movs	r2, #2
 800c1a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	4a4a      	ldr	r2, [pc, #296]	@ (800c2ec <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	d00e      	beq.n	800c1e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4a49      	ldr	r2, [pc, #292]	@ (800c2f0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d009      	beq.n	800c1e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	4a47      	ldr	r2, [pc, #284]	@ (800c2f4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d004      	beq.n	800c1e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	4a46      	ldr	r2, [pc, #280]	@ (800c2f8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d108      	bne.n	800c1f6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c1ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	685b      	ldr	r3, [r3, #4]
 800c1f0:	68fa      	ldr	r2, [r7, #12]
 800c1f2:	4313      	orrs	r3, r2
 800c1f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c1fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c200:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	4313      	orrs	r3, r2
 800c20a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	4a34      	ldr	r2, [pc, #208]	@ (800c2ec <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d04a      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	4a33      	ldr	r2, [pc, #204]	@ (800c2f0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d045      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c230:	d040      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c23a:	d03b      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a2e      	ldr	r2, [pc, #184]	@ (800c2fc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d036      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a2d      	ldr	r2, [pc, #180]	@ (800c300 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d031      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a2b      	ldr	r2, [pc, #172]	@ (800c304 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d02c      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a2a      	ldr	r2, [pc, #168]	@ (800c308 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d027      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a28      	ldr	r2, [pc, #160]	@ (800c30c <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d022      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a27      	ldr	r2, [pc, #156]	@ (800c310 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d01d      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a1d      	ldr	r2, [pc, #116]	@ (800c2f4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d018      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a1c      	ldr	r2, [pc, #112]	@ (800c2f8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d013      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a20      	ldr	r2, [pc, #128]	@ (800c314 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d00e      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a1f      	ldr	r2, [pc, #124]	@ (800c318 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d009      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	4a1d      	ldr	r2, [pc, #116]	@ (800c31c <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d004      	beq.n	800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	4a1c      	ldr	r2, [pc, #112]	@ (800c320 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800c2b0:	4293      	cmp	r3, r2
 800c2b2:	d10c      	bne.n	800c2ce <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c2ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	689b      	ldr	r3, [r3, #8]
 800c2c0:	68ba      	ldr	r2, [r7, #8]
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	68ba      	ldr	r2, [r7, #8]
 800c2cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c2de:	2300      	movs	r3, #0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3714      	adds	r7, #20
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr
 800c2ec:	40012c00 	.word	0x40012c00
 800c2f0:	50012c00 	.word	0x50012c00
 800c2f4:	40013400 	.word	0x40013400
 800c2f8:	50013400 	.word	0x50013400
 800c2fc:	40000400 	.word	0x40000400
 800c300:	50000400 	.word	0x50000400
 800c304:	40000800 	.word	0x40000800
 800c308:	50000800 	.word	0x50000800
 800c30c:	40000c00 	.word	0x40000c00
 800c310:	50000c00 	.word	0x50000c00
 800c314:	40001800 	.word	0x40001800
 800c318:	50001800 	.word	0x50001800
 800c31c:	40014000 	.word	0x40014000
 800c320:	50014000 	.word	0x50014000

0800c324 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c324:	b480      	push	{r7}
 800c326:	b085      	sub	sp, #20
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c32e:	2300      	movs	r3, #0
 800c330:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c338:	2b01      	cmp	r3, #1
 800c33a:	d101      	bne.n	800c340 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c33c:	2302      	movs	r3, #2
 800c33e:	e07d      	b.n	800c43c <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2201      	movs	r2, #1
 800c344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	68db      	ldr	r3, [r3, #12]
 800c352:	4313      	orrs	r3, r2
 800c354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	689b      	ldr	r3, [r3, #8]
 800c360:	4313      	orrs	r3, r2
 800c362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	685b      	ldr	r3, [r3, #4]
 800c36e:	4313      	orrs	r3, r2
 800c370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	4313      	orrs	r3, r2
 800c37e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	691b      	ldr	r3, [r3, #16]
 800c38a:	4313      	orrs	r3, r2
 800c38c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	695b      	ldr	r3, [r3, #20]
 800c398:	4313      	orrs	r3, r2
 800c39a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	699b      	ldr	r3, [r3, #24]
 800c3b4:	041b      	lsls	r3, r3, #16
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	69db      	ldr	r3, [r3, #28]
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a1e      	ldr	r2, [pc, #120]	@ (800c448 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d00e      	beq.n	800c3f0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a1d      	ldr	r2, [pc, #116]	@ (800c44c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d009      	beq.n	800c3f0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a1b      	ldr	r2, [pc, #108]	@ (800c450 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d004      	beq.n	800c3f0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	4a1a      	ldr	r2, [pc, #104]	@ (800c454 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d11c      	bne.n	800c42a <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3fa:	051b      	lsls	r3, r3, #20
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	6a1b      	ldr	r3, [r3, #32]
 800c40a:	4313      	orrs	r3, r2
 800c40c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c418:	4313      	orrs	r3, r2
 800c41a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c426:	4313      	orrs	r3, r2
 800c428:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	68fa      	ldr	r2, [r7, #12]
 800c430:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c43a:	2300      	movs	r3, #0
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3714      	adds	r7, #20
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr
 800c448:	40012c00 	.word	0x40012c00
 800c44c:	50012c00 	.word	0x50012c00
 800c450:	40013400 	.word	0x40013400
 800c454:	50013400 	.word	0x50013400

0800c458 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d101      	bne.n	800c46a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c466:	2301      	movs	r3, #1
 800c468:	e042      	b.n	800c4f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c470:	2b00      	cmp	r3, #0
 800c472:	d106      	bne.n	800c482 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2200      	movs	r2, #0
 800c478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f7f7 fbcd 	bl	8003c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2224      	movs	r2, #36	@ 0x24
 800c486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	681a      	ldr	r2, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f022 0201 	bic.w	r2, r2, #1
 800c498:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d002      	beq.n	800c4a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f000 fe24 	bl	800d0f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f000 fc33 	bl	800cd14 <UART_SetConfig>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	d101      	bne.n	800c4b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e01b      	b.n	800c4f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	685a      	ldr	r2, [r3, #4]
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c4c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	689a      	ldr	r2, [r3, #8]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c4d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	681a      	ldr	r2, [r3, #0]
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	f042 0201 	orr.w	r2, r2, #1
 800c4e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f000 fea3 	bl	800d234 <UART_CheckIdleState>
 800c4ee:	4603      	mov	r3, r0
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3708      	adds	r7, #8
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b08a      	sub	sp, #40	@ 0x28
 800c4fc:	af02      	add	r7, sp, #8
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	603b      	str	r3, [r7, #0]
 800c504:	4613      	mov	r3, r2
 800c506:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c50e:	2b20      	cmp	r3, #32
 800c510:	f040 808b 	bne.w	800c62a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d002      	beq.n	800c520 <HAL_UART_Transmit+0x28>
 800c51a:	88fb      	ldrh	r3, [r7, #6]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d101      	bne.n	800c524 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c520:	2301      	movs	r3, #1
 800c522:	e083      	b.n	800c62c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	689b      	ldr	r3, [r3, #8]
 800c52a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c52e:	2b80      	cmp	r3, #128	@ 0x80
 800c530:	d107      	bne.n	800c542 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	689a      	ldr	r2, [r3, #8]
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c540:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2200      	movs	r2, #0
 800c546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	2221      	movs	r2, #33	@ 0x21
 800c54e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c552:	f7f7 fde5 	bl	8004120 <HAL_GetTick>
 800c556:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	88fa      	ldrh	r2, [r7, #6]
 800c55c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	88fa      	ldrh	r2, [r7, #6]
 800c564:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	689b      	ldr	r3, [r3, #8]
 800c56c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c570:	d108      	bne.n	800c584 <HAL_UART_Transmit+0x8c>
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	691b      	ldr	r3, [r3, #16]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d104      	bne.n	800c584 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800c57a:	2300      	movs	r3, #0
 800c57c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	61bb      	str	r3, [r7, #24]
 800c582:	e003      	b.n	800c58c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c588:	2300      	movs	r3, #0
 800c58a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c58c:	e030      	b.n	800c5f0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	9300      	str	r3, [sp, #0]
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	2200      	movs	r2, #0
 800c596:	2180      	movs	r1, #128	@ 0x80
 800c598:	68f8      	ldr	r0, [r7, #12]
 800c59a:	f000 fef5 	bl	800d388 <UART_WaitOnFlagUntilTimeout>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d005      	beq.n	800c5b0 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2220      	movs	r2, #32
 800c5a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c5ac:	2303      	movs	r3, #3
 800c5ae:	e03d      	b.n	800c62c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800c5b0:	69fb      	ldr	r3, [r7, #28]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d10b      	bne.n	800c5ce <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	881b      	ldrh	r3, [r3, #0]
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c5c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c5c6:	69bb      	ldr	r3, [r7, #24]
 800c5c8:	3302      	adds	r3, #2
 800c5ca:	61bb      	str	r3, [r7, #24]
 800c5cc:	e007      	b.n	800c5de <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	781a      	ldrb	r2, [r3, #0]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c5d8:	69fb      	ldr	r3, [r7, #28]
 800c5da:	3301      	adds	r3, #1
 800c5dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	3b01      	subs	r3, #1
 800c5e8:	b29a      	uxth	r2, r3
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d1c8      	bne.n	800c58e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	9300      	str	r3, [sp, #0]
 800c600:	697b      	ldr	r3, [r7, #20]
 800c602:	2200      	movs	r2, #0
 800c604:	2140      	movs	r1, #64	@ 0x40
 800c606:	68f8      	ldr	r0, [r7, #12]
 800c608:	f000 febe 	bl	800d388 <UART_WaitOnFlagUntilTimeout>
 800c60c:	4603      	mov	r3, r0
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d005      	beq.n	800c61e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2220      	movs	r2, #32
 800c616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c61a:	2303      	movs	r3, #3
 800c61c:	e006      	b.n	800c62c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	2220      	movs	r2, #32
 800c622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c626:	2300      	movs	r3, #0
 800c628:	e000      	b.n	800c62c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800c62a:	2302      	movs	r3, #2
  }
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3720      	adds	r7, #32
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b08a      	sub	sp, #40	@ 0x28
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	4613      	mov	r3, r2
 800c640:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c648:	2b20      	cmp	r3, #32
 800c64a:	d14b      	bne.n	800c6e4 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d002      	beq.n	800c658 <HAL_UART_Receive_IT+0x24>
 800c652:	88fb      	ldrh	r3, [r7, #6]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d101      	bne.n	800c65c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c658:	2301      	movs	r3, #1
 800c65a:	e044      	b.n	800c6e6 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	2200      	movs	r2, #0
 800c660:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c66c:	2b40      	cmp	r3, #64	@ 0x40
 800c66e:	d107      	bne.n	800c680 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	689a      	ldr	r2, [r3, #8]
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c67e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4a1a      	ldr	r2, [pc, #104]	@ (800c6f0 <HAL_UART_Receive_IT+0xbc>)
 800c686:	4293      	cmp	r3, r2
 800c688:	d024      	beq.n	800c6d4 <HAL_UART_Receive_IT+0xa0>
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	4a19      	ldr	r2, [pc, #100]	@ (800c6f4 <HAL_UART_Receive_IT+0xc0>)
 800c690:	4293      	cmp	r3, r2
 800c692:	d01f      	beq.n	800c6d4 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d018      	beq.n	800c6d4 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	e853 3f00 	ldrex	r3, [r3]
 800c6ae:	613b      	str	r3, [r7, #16]
   return(result);
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c6b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	461a      	mov	r2, r3
 800c6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c0:	623b      	str	r3, [r7, #32]
 800c6c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6c4:	69f9      	ldr	r1, [r7, #28]
 800c6c6:	6a3a      	ldr	r2, [r7, #32]
 800c6c8:	e841 2300 	strex	r3, r2, [r1]
 800c6cc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d1e6      	bne.n	800c6a2 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c6d4:	88fb      	ldrh	r3, [r7, #6]
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	68b9      	ldr	r1, [r7, #8]
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f000 fec2 	bl	800d464 <UART_Start_Receive_IT>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	e000      	b.n	800c6e6 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800c6e4:	2302      	movs	r3, #2
  }
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3728      	adds	r7, #40	@ 0x28
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	44002400 	.word	0x44002400
 800c6f4:	54002400 	.word	0x54002400

0800c6f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b0ae      	sub	sp, #184	@ 0xb8
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	69db      	ldr	r3, [r3, #28]
 800c706:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c71e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c722:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c726:	4013      	ands	r3, r2
 800c728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800c72c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c730:	2b00      	cmp	r3, #0
 800c732:	d11b      	bne.n	800c76c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c734:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c738:	f003 0320 	and.w	r3, r3, #32
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d015      	beq.n	800c76c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c744:	f003 0320 	and.w	r3, r3, #32
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d105      	bne.n	800c758 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c74c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c754:	2b00      	cmp	r3, #0
 800c756:	d009      	beq.n	800c76c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f000 82ac 	beq.w	800ccba <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	4798      	blx	r3
      }
      return;
 800c76a:	e2a6      	b.n	800ccba <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c76c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c770:	2b00      	cmp	r3, #0
 800c772:	f000 80fd 	beq.w	800c970 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c776:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c77a:	4b7a      	ldr	r3, [pc, #488]	@ (800c964 <HAL_UART_IRQHandler+0x26c>)
 800c77c:	4013      	ands	r3, r2
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d106      	bne.n	800c790 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c782:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c786:	4b78      	ldr	r3, [pc, #480]	@ (800c968 <HAL_UART_IRQHandler+0x270>)
 800c788:	4013      	ands	r3, r2
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	f000 80f0 	beq.w	800c970 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c790:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c794:	f003 0301 	and.w	r3, r3, #1
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d011      	beq.n	800c7c0 <HAL_UART_IRQHandler+0xc8>
 800c79c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c7a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d00b      	beq.n	800c7c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	2201      	movs	r2, #1
 800c7ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7b6:	f043 0201 	orr.w	r2, r3, #1
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c7c4:	f003 0302 	and.w	r3, r3, #2
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d011      	beq.n	800c7f0 <HAL_UART_IRQHandler+0xf8>
 800c7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7d0:	f003 0301 	and.w	r3, r3, #1
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00b      	beq.n	800c7f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	2202      	movs	r2, #2
 800c7de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7e6:	f043 0204 	orr.w	r2, r3, #4
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c7f4:	f003 0304 	and.w	r3, r3, #4
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d011      	beq.n	800c820 <HAL_UART_IRQHandler+0x128>
 800c7fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c800:	f003 0301 	and.w	r3, r3, #1
 800c804:	2b00      	cmp	r3, #0
 800c806:	d00b      	beq.n	800c820 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2204      	movs	r2, #4
 800c80e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c816:	f043 0202 	orr.w	r2, r3, #2
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c820:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c824:	f003 0308 	and.w	r3, r3, #8
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d017      	beq.n	800c85c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c82c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c830:	f003 0320 	and.w	r3, r3, #32
 800c834:	2b00      	cmp	r3, #0
 800c836:	d105      	bne.n	800c844 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c838:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c83c:	4b49      	ldr	r3, [pc, #292]	@ (800c964 <HAL_UART_IRQHandler+0x26c>)
 800c83e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c840:	2b00      	cmp	r3, #0
 800c842:	d00b      	beq.n	800c85c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2208      	movs	r2, #8
 800c84a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c852:	f043 0208 	orr.w	r2, r3, #8
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c85c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c860:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c864:	2b00      	cmp	r3, #0
 800c866:	d012      	beq.n	800c88e <HAL_UART_IRQHandler+0x196>
 800c868:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c86c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c870:	2b00      	cmp	r3, #0
 800c872:	d00c      	beq.n	800c88e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c87c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c884:	f043 0220 	orr.w	r2, r3, #32
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c894:	2b00      	cmp	r3, #0
 800c896:	f000 8212 	beq.w	800ccbe <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c89a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c89e:	f003 0320 	and.w	r3, r3, #32
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d013      	beq.n	800c8ce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c8a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c8aa:	f003 0320 	and.w	r3, r3, #32
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d105      	bne.n	800c8be <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c8b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d007      	beq.n	800c8ce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d003      	beq.n	800c8ce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	689b      	ldr	r3, [r3, #8]
 800c8de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8e2:	2b40      	cmp	r3, #64	@ 0x40
 800c8e4:	d005      	beq.n	800c8f2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c8e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c8ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d02e      	beq.n	800c950 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 fed8 	bl	800d6a8 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	689b      	ldr	r3, [r3, #8]
 800c8fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c902:	2b40      	cmp	r3, #64	@ 0x40
 800c904:	d120      	bne.n	800c948 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d017      	beq.n	800c940 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c916:	4a15      	ldr	r2, [pc, #84]	@ (800c96c <HAL_UART_IRQHandler+0x274>)
 800c918:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c920:	4618      	mov	r0, r3
 800c922:	f7f7 fe39 	bl	8004598 <HAL_DMA_Abort_IT>
 800c926:	4603      	mov	r3, r0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d019      	beq.n	800c960 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c93a:	4610      	mov	r0, r2
 800c93c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c93e:	e00f      	b.n	800c960 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f000 f9d1 	bl	800cce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c946:	e00b      	b.n	800c960 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f000 f9cd 	bl	800cce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c94e:	e007      	b.n	800c960 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 f9c9 	bl	800cce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2200      	movs	r2, #0
 800c95a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c95e:	e1ae      	b.n	800ccbe <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c960:	bf00      	nop
    return;
 800c962:	e1ac      	b.n	800ccbe <HAL_UART_IRQHandler+0x5c6>
 800c964:	10000001 	.word	0x10000001
 800c968:	04000120 	.word	0x04000120
 800c96c:	0800d775 	.word	0x0800d775

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c974:	2b01      	cmp	r3, #1
 800c976:	f040 8142 	bne.w	800cbfe <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c97a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c97e:	f003 0310 	and.w	r3, r3, #16
 800c982:	2b00      	cmp	r3, #0
 800c984:	f000 813b 	beq.w	800cbfe <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c988:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c98c:	f003 0310 	and.w	r3, r3, #16
 800c990:	2b00      	cmp	r3, #0
 800c992:	f000 8134 	beq.w	800cbfe <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2210      	movs	r2, #16
 800c99c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	689b      	ldr	r3, [r3, #8]
 800c9a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9a8:	2b40      	cmp	r3, #64	@ 0x40
 800c9aa:	f040 80aa 	bne.w	800cb02 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9b8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800c9bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	f000 8084 	beq.w	800cace <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9cc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d27c      	bcs.n	800cace <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800c9da:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9e6:	2b81      	cmp	r3, #129	@ 0x81
 800c9e8:	d060      	beq.n	800caac <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9f2:	e853 3f00 	ldrex	r3, [r3]
 800c9f6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c9f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c9fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c9fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	461a      	mov	r2, r3
 800ca08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ca0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca10:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ca14:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ca18:	e841 2300 	strex	r3, r2, [r1]
 800ca1c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ca1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d1e2      	bne.n	800c9ea <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	3308      	adds	r3, #8
 800ca2a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca2e:	e853 3f00 	ldrex	r3, [r3]
 800ca32:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ca34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca36:	f023 0301 	bic.w	r3, r3, #1
 800ca3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	3308      	adds	r3, #8
 800ca44:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ca48:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ca4a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca4c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ca4e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ca50:	e841 2300 	strex	r3, r2, [r1]
 800ca54:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ca56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d1e3      	bne.n	800ca24 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2220      	movs	r2, #32
 800ca60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2200      	movs	r2, #0
 800ca68:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca72:	e853 3f00 	ldrex	r3, [r3]
 800ca76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca7a:	f023 0310 	bic.w	r3, r3, #16
 800ca7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	461a      	mov	r2, r3
 800ca88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ca92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca94:	e841 2300 	strex	r3, r2, [r1]
 800ca98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ca9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d1e4      	bne.n	800ca6a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7f7 fcfa 	bl	80044a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2202      	movs	r2, #2
 800cab0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cabe:	b29b      	uxth	r3, r3
 800cac0:	1ad3      	subs	r3, r2, r3
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	4619      	mov	r1, r3
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f000 f918 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cacc:	e0f9      	b.n	800ccc2 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cad4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800cad8:	429a      	cmp	r2, r3
 800cada:	f040 80f2 	bne.w	800ccc2 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cae6:	2b81      	cmp	r3, #129	@ 0x81
 800cae8:	f040 80eb 	bne.w	800ccc2 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2202      	movs	r2, #2
 800caf0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800caf8:	4619      	mov	r1, r3
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f000 f8fe 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
      return;
 800cb00:	e0df      	b.n	800ccc2 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	1ad3      	subs	r3, r2, r3
 800cb12:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb1c:	b29b      	uxth	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	f000 80d1 	beq.w	800ccc6 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800cb24:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	f000 80cc 	beq.w	800ccc6 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb36:	e853 3f00 	ldrex	r3, [r3]
 800cb3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cb50:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb58:	e841 2300 	strex	r3, r2, [r1]
 800cb5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d1e4      	bne.n	800cb2e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	3308      	adds	r3, #8
 800cb6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6e:	e853 3f00 	ldrex	r3, [r3]
 800cb72:	623b      	str	r3, [r7, #32]
   return(result);
 800cb74:	6a3b      	ldr	r3, [r7, #32]
 800cb76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cb7a:	f023 0301 	bic.w	r3, r3, #1
 800cb7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	3308      	adds	r3, #8
 800cb88:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800cb8c:	633a      	str	r2, [r7, #48]	@ 0x30
 800cb8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb94:	e841 2300 	strex	r3, r2, [r1]
 800cb98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d1e1      	bne.n	800cb64 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2220      	movs	r2, #32
 800cba4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	2200      	movs	r2, #0
 800cbac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbba:	693b      	ldr	r3, [r7, #16]
 800cbbc:	e853 3f00 	ldrex	r3, [r3]
 800cbc0:	60fb      	str	r3, [r7, #12]
   return(result);
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	f023 0310 	bic.w	r3, r3, #16
 800cbc8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	461a      	mov	r2, r3
 800cbd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cbd6:	61fb      	str	r3, [r7, #28]
 800cbd8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbda:	69b9      	ldr	r1, [r7, #24]
 800cbdc:	69fa      	ldr	r2, [r7, #28]
 800cbde:	e841 2300 	strex	r3, r2, [r1]
 800cbe2:	617b      	str	r3, [r7, #20]
   return(result);
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1e4      	bne.n	800cbb4 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2202      	movs	r2, #2
 800cbee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cbf0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f000 f880 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cbfc:	e063      	b.n	800ccc6 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cbfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d00e      	beq.n	800cc28 <HAL_UART_IRQHandler+0x530>
 800cc0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d008      	beq.n	800cc28 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cc1e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cc20:	6878      	ldr	r0, [r7, #4]
 800cc22:	f001 fb1d 	bl	800e260 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc26:	e051      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d014      	beq.n	800cc5e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cc38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d105      	bne.n	800cc4c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d008      	beq.n	800cc5e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d03a      	beq.n	800ccca <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	4798      	blx	r3
    }
    return;
 800cc5c:	e035      	b.n	800ccca <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d009      	beq.n	800cc7e <HAL_UART_IRQHandler+0x586>
 800cc6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d003      	beq.n	800cc7e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 fd8e 	bl	800d798 <UART_EndTransmit_IT>
    return;
 800cc7c:	e026      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cc7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d009      	beq.n	800cc9e <HAL_UART_IRQHandler+0x5a6>
 800cc8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cc8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d003      	beq.n	800cc9e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cc96:	6878      	ldr	r0, [r7, #4]
 800cc98:	f001 faf6 	bl	800e288 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc9c:	e016      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cc9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d010      	beq.n	800cccc <HAL_UART_IRQHandler+0x5d4>
 800ccaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	da0c      	bge.n	800cccc <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ccb2:	6878      	ldr	r0, [r7, #4]
 800ccb4:	f001 fade 	bl	800e274 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccb8:	e008      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
      return;
 800ccba:	bf00      	nop
 800ccbc:	e006      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
    return;
 800ccbe:	bf00      	nop
 800ccc0:	e004      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
      return;
 800ccc2:	bf00      	nop
 800ccc4:	e002      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
      return;
 800ccc6:	bf00      	nop
 800ccc8:	e000      	b.n	800cccc <HAL_UART_IRQHandler+0x5d4>
    return;
 800ccca:	bf00      	nop
  }
}
 800cccc:	37b8      	adds	r7, #184	@ 0xb8
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}
 800ccd2:	bf00      	nop

0800ccd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b083      	sub	sp, #12
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ccf0:	bf00      	nop
 800ccf2:	370c      	adds	r7, #12
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	460b      	mov	r3, r1
 800cd06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd18:	b094      	sub	sp, #80	@ 0x50
 800cd1a:	af00      	add	r7, sp, #0
 800cd1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800cd24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd26:	681a      	ldr	r2, [r3, #0]
 800cd28:	4b78      	ldr	r3, [pc, #480]	@ (800cf0c <UART_SetConfig+0x1f8>)
 800cd2a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2e:	689a      	ldr	r2, [r3, #8]
 800cd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd32:	691b      	ldr	r3, [r3, #16]
 800cd34:	431a      	orrs	r2, r3
 800cd36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd38:	695b      	ldr	r3, [r3, #20]
 800cd3a:	431a      	orrs	r2, r3
 800cd3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd3e:	69db      	ldr	r3, [r3, #28]
 800cd40:	4313      	orrs	r3, r2
 800cd42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	4971      	ldr	r1, [pc, #452]	@ (800cf10 <UART_SetConfig+0x1fc>)
 800cd4c:	4019      	ands	r1, r3
 800cd4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd54:	430b      	orrs	r3, r1
 800cd56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800cd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd64:	68d9      	ldr	r1, [r3, #12]
 800cd66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd68:	681a      	ldr	r2, [r3, #0]
 800cd6a:	ea40 0301 	orr.w	r3, r0, r1
 800cd6e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd72:	699b      	ldr	r3, [r3, #24]
 800cd74:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	4b64      	ldr	r3, [pc, #400]	@ (800cf0c <UART_SetConfig+0x1f8>)
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d009      	beq.n	800cd94 <UART_SetConfig+0x80>
 800cd80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd82:	681a      	ldr	r2, [r3, #0]
 800cd84:	4b63      	ldr	r3, [pc, #396]	@ (800cf14 <UART_SetConfig+0x200>)
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d004      	beq.n	800cd94 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd8c:	6a1a      	ldr	r2, [r3, #32]
 800cd8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd90:	4313      	orrs	r3, r2
 800cd92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	689b      	ldr	r3, [r3, #8]
 800cd9a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800cd9e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800cda2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cda8:	430b      	orrs	r3, r1
 800cdaa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cdac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb2:	f023 000f 	bic.w	r0, r3, #15
 800cdb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdb8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800cdba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	ea40 0301 	orr.w	r3, r0, r1
 800cdc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cdc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc6:	681a      	ldr	r2, [r3, #0]
 800cdc8:	4b53      	ldr	r3, [pc, #332]	@ (800cf18 <UART_SetConfig+0x204>)
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d102      	bne.n	800cdd4 <UART_SetConfig+0xc0>
 800cdce:	2301      	movs	r3, #1
 800cdd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdd2:	e066      	b.n	800cea2 <UART_SetConfig+0x18e>
 800cdd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd6:	681a      	ldr	r2, [r3, #0]
 800cdd8:	4b50      	ldr	r3, [pc, #320]	@ (800cf1c <UART_SetConfig+0x208>)
 800cdda:	429a      	cmp	r2, r3
 800cddc:	d102      	bne.n	800cde4 <UART_SetConfig+0xd0>
 800cdde:	2302      	movs	r3, #2
 800cde0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cde2:	e05e      	b.n	800cea2 <UART_SetConfig+0x18e>
 800cde4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde6:	681a      	ldr	r2, [r3, #0]
 800cde8:	4b4d      	ldr	r3, [pc, #308]	@ (800cf20 <UART_SetConfig+0x20c>)
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d102      	bne.n	800cdf4 <UART_SetConfig+0xe0>
 800cdee:	2304      	movs	r3, #4
 800cdf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdf2:	e056      	b.n	800cea2 <UART_SetConfig+0x18e>
 800cdf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	4b4a      	ldr	r3, [pc, #296]	@ (800cf24 <UART_SetConfig+0x210>)
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	d102      	bne.n	800ce04 <UART_SetConfig+0xf0>
 800cdfe:	2308      	movs	r3, #8
 800ce00:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce02:	e04e      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce06:	681a      	ldr	r2, [r3, #0]
 800ce08:	4b47      	ldr	r3, [pc, #284]	@ (800cf28 <UART_SetConfig+0x214>)
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d102      	bne.n	800ce14 <UART_SetConfig+0x100>
 800ce0e:	2310      	movs	r3, #16
 800ce10:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce12:	e046      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	4b44      	ldr	r3, [pc, #272]	@ (800cf2c <UART_SetConfig+0x218>)
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d102      	bne.n	800ce24 <UART_SetConfig+0x110>
 800ce1e:	2320      	movs	r3, #32
 800ce20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce22:	e03e      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce26:	681a      	ldr	r2, [r3, #0]
 800ce28:	4b41      	ldr	r3, [pc, #260]	@ (800cf30 <UART_SetConfig+0x21c>)
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d102      	bne.n	800ce34 <UART_SetConfig+0x120>
 800ce2e:	2340      	movs	r3, #64	@ 0x40
 800ce30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce32:	e036      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce36:	681a      	ldr	r2, [r3, #0]
 800ce38:	4b3e      	ldr	r3, [pc, #248]	@ (800cf34 <UART_SetConfig+0x220>)
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d102      	bne.n	800ce44 <UART_SetConfig+0x130>
 800ce3e:	2380      	movs	r3, #128	@ 0x80
 800ce40:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce42:	e02e      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	4b3b      	ldr	r3, [pc, #236]	@ (800cf38 <UART_SetConfig+0x224>)
 800ce4a:	429a      	cmp	r2, r3
 800ce4c:	d103      	bne.n	800ce56 <UART_SetConfig+0x142>
 800ce4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ce52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce54:	e025      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	4b38      	ldr	r3, [pc, #224]	@ (800cf3c <UART_SetConfig+0x228>)
 800ce5c:	429a      	cmp	r2, r3
 800ce5e:	d103      	bne.n	800ce68 <UART_SetConfig+0x154>
 800ce60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce64:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce66:	e01c      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce6a:	681a      	ldr	r2, [r3, #0]
 800ce6c:	4b34      	ldr	r3, [pc, #208]	@ (800cf40 <UART_SetConfig+0x22c>)
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d103      	bne.n	800ce7a <UART_SetConfig+0x166>
 800ce72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce76:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce78:	e013      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce7c:	681a      	ldr	r2, [r3, #0]
 800ce7e:	4b31      	ldr	r3, [pc, #196]	@ (800cf44 <UART_SetConfig+0x230>)
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d103      	bne.n	800ce8c <UART_SetConfig+0x178>
 800ce84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ce88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce8a:	e00a      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce8e:	681a      	ldr	r2, [r3, #0]
 800ce90:	4b1e      	ldr	r3, [pc, #120]	@ (800cf0c <UART_SetConfig+0x1f8>)
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d103      	bne.n	800ce9e <UART_SetConfig+0x18a>
 800ce96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ce9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce9c:	e001      	b.n	800cea2 <UART_SetConfig+0x18e>
 800ce9e:	2300      	movs	r3, #0
 800cea0:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cea4:	681a      	ldr	r2, [r3, #0]
 800cea6:	4b19      	ldr	r3, [pc, #100]	@ (800cf0c <UART_SetConfig+0x1f8>)
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d005      	beq.n	800ceb8 <UART_SetConfig+0x1a4>
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	4b18      	ldr	r3, [pc, #96]	@ (800cf14 <UART_SetConfig+0x200>)
 800ceb2:	429a      	cmp	r2, r3
 800ceb4:	f040 8094 	bne.w	800cfe0 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ceb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ceba:	2200      	movs	r2, #0
 800cebc:	623b      	str	r3, [r7, #32]
 800cebe:	627a      	str	r2, [r7, #36]	@ 0x24
 800cec0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800cec4:	f7fb fe68 	bl	8008b98 <HAL_RCCEx_GetPeriphCLKFreq>
 800cec8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800ceca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cecc:	2b00      	cmp	r3, #0
 800cece:	f000 80f7 	beq.w	800d0c0 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ced2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ced6:	4a1c      	ldr	r2, [pc, #112]	@ (800cf48 <UART_SetConfig+0x234>)
 800ced8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cedc:	461a      	mov	r2, r3
 800cede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cee0:	fbb3 f3f2 	udiv	r3, r3, r2
 800cee4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cee8:	685a      	ldr	r2, [r3, #4]
 800ceea:	4613      	mov	r3, r2
 800ceec:	005b      	lsls	r3, r3, #1
 800ceee:	4413      	add	r3, r2
 800cef0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d305      	bcc.n	800cf02 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cefc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d924      	bls.n	800cf4c <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800cf02:	2301      	movs	r3, #1
 800cf04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800cf08:	e069      	b.n	800cfde <UART_SetConfig+0x2ca>
 800cf0a:	bf00      	nop
 800cf0c:	44002400 	.word	0x44002400
 800cf10:	cfff69f3 	.word	0xcfff69f3
 800cf14:	54002400 	.word	0x54002400
 800cf18:	40013800 	.word	0x40013800
 800cf1c:	40004400 	.word	0x40004400
 800cf20:	40004800 	.word	0x40004800
 800cf24:	40004c00 	.word	0x40004c00
 800cf28:	40005000 	.word	0x40005000
 800cf2c:	40006400 	.word	0x40006400
 800cf30:	40007800 	.word	0x40007800
 800cf34:	40007c00 	.word	0x40007c00
 800cf38:	40008000 	.word	0x40008000
 800cf3c:	40006800 	.word	0x40006800
 800cf40:	40006c00 	.word	0x40006c00
 800cf44:	40008400 	.word	0x40008400
 800cf48:	0800ec10 	.word	0x0800ec10
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf4e:	2200      	movs	r2, #0
 800cf50:	61bb      	str	r3, [r7, #24]
 800cf52:	61fa      	str	r2, [r7, #28]
 800cf54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf58:	4a64      	ldr	r2, [pc, #400]	@ (800d0ec <UART_SetConfig+0x3d8>)
 800cf5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf5e:	b29b      	uxth	r3, r3
 800cf60:	2200      	movs	r2, #0
 800cf62:	613b      	str	r3, [r7, #16]
 800cf64:	617a      	str	r2, [r7, #20]
 800cf66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cf6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800cf6e:	f7f3 fe5d 	bl	8000c2c <__aeabi_uldivmod>
 800cf72:	4602      	mov	r2, r0
 800cf74:	460b      	mov	r3, r1
 800cf76:	4610      	mov	r0, r2
 800cf78:	4619      	mov	r1, r3
 800cf7a:	f04f 0200 	mov.w	r2, #0
 800cf7e:	f04f 0300 	mov.w	r3, #0
 800cf82:	020b      	lsls	r3, r1, #8
 800cf84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cf88:	0202      	lsls	r2, r0, #8
 800cf8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf8c:	6849      	ldr	r1, [r1, #4]
 800cf8e:	0849      	lsrs	r1, r1, #1
 800cf90:	2000      	movs	r0, #0
 800cf92:	460c      	mov	r4, r1
 800cf94:	4605      	mov	r5, r0
 800cf96:	eb12 0804 	adds.w	r8, r2, r4
 800cf9a:	eb43 0905 	adc.w	r9, r3, r5
 800cf9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	60bb      	str	r3, [r7, #8]
 800cfa6:	60fa      	str	r2, [r7, #12]
 800cfa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cfac:	4640      	mov	r0, r8
 800cfae:	4649      	mov	r1, r9
 800cfb0:	f7f3 fe3c 	bl	8000c2c <__aeabi_uldivmod>
 800cfb4:	4602      	mov	r2, r0
 800cfb6:	460b      	mov	r3, r1
 800cfb8:	4613      	mov	r3, r2
 800cfba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cfbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cfc2:	d308      	bcc.n	800cfd6 <UART_SetConfig+0x2c2>
 800cfc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cfca:	d204      	bcs.n	800cfd6 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800cfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cfd2:	60da      	str	r2, [r3, #12]
 800cfd4:	e003      	b.n	800cfde <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800cfdc:	e070      	b.n	800d0c0 <UART_SetConfig+0x3ac>
 800cfde:	e06f      	b.n	800d0c0 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe2:	69db      	ldr	r3, [r3, #28]
 800cfe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cfe8:	d13c      	bne.n	800d064 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cfea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfec:	2200      	movs	r2, #0
 800cfee:	603b      	str	r3, [r7, #0]
 800cff0:	607a      	str	r2, [r7, #4]
 800cff2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cff6:	f7fb fdcf 	bl	8008b98 <HAL_RCCEx_GetPeriphCLKFreq>
 800cffa:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d05e      	beq.n	800d0c0 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d006:	4a39      	ldr	r2, [pc, #228]	@ (800d0ec <UART_SetConfig+0x3d8>)
 800d008:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d00c:	461a      	mov	r2, r3
 800d00e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d010:	fbb3 f3f2 	udiv	r3, r3, r2
 800d014:	005a      	lsls	r2, r3, #1
 800d016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	085b      	lsrs	r3, r3, #1
 800d01c:	441a      	add	r2, r3
 800d01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d020:	685b      	ldr	r3, [r3, #4]
 800d022:	fbb2 f3f3 	udiv	r3, r2, r3
 800d026:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d02a:	2b0f      	cmp	r3, #15
 800d02c:	d916      	bls.n	800d05c <UART_SetConfig+0x348>
 800d02e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d034:	d212      	bcs.n	800d05c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d038:	b29b      	uxth	r3, r3
 800d03a:	f023 030f 	bic.w	r3, r3, #15
 800d03e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d042:	085b      	lsrs	r3, r3, #1
 800d044:	b29b      	uxth	r3, r3
 800d046:	f003 0307 	and.w	r3, r3, #7
 800d04a:	b29a      	uxth	r2, r3
 800d04c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800d04e:	4313      	orrs	r3, r2
 800d050:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800d052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800d058:	60da      	str	r2, [r3, #12]
 800d05a:	e031      	b.n	800d0c0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d05c:	2301      	movs	r3, #1
 800d05e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d062:	e02d      	b.n	800d0c0 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d064:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d066:	2200      	movs	r2, #0
 800d068:	469a      	mov	sl, r3
 800d06a:	4693      	mov	fp, r2
 800d06c:	4650      	mov	r0, sl
 800d06e:	4659      	mov	r1, fp
 800d070:	f7fb fd92 	bl	8008b98 <HAL_RCCEx_GetPeriphCLKFreq>
 800d074:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800d076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d021      	beq.n	800d0c0 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d07e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d080:	4a1a      	ldr	r2, [pc, #104]	@ (800d0ec <UART_SetConfig+0x3d8>)
 800d082:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d086:	461a      	mov	r2, r3
 800d088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d08a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d08e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d090:	685b      	ldr	r3, [r3, #4]
 800d092:	085b      	lsrs	r3, r3, #1
 800d094:	441a      	add	r2, r3
 800d096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d0a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a2:	2b0f      	cmp	r3, #15
 800d0a4:	d909      	bls.n	800d0ba <UART_SetConfig+0x3a6>
 800d0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0ac:	d205      	bcs.n	800d0ba <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d0ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0b0:	b29a      	uxth	r2, r3
 800d0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	60da      	str	r2, [r3, #12]
 800d0b8:	e002      	b.n	800d0c0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d0d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0d8:	2200      	movs	r2, #0
 800d0da:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d0dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3750      	adds	r7, #80	@ 0x50
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d0ea:	bf00      	nop
 800d0ec:	0800ec10 	.word	0x0800ec10

0800d0f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0fc:	f003 0308 	and.w	r3, r3, #8
 800d100:	2b00      	cmp	r3, #0
 800d102:	d00a      	beq.n	800d11a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	430a      	orrs	r2, r1
 800d118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d11e:	f003 0301 	and.w	r3, r3, #1
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00a      	beq.n	800d13c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	685b      	ldr	r3, [r3, #4]
 800d12c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	430a      	orrs	r2, r1
 800d13a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d140:	f003 0302 	and.w	r3, r3, #2
 800d144:	2b00      	cmp	r3, #0
 800d146:	d00a      	beq.n	800d15e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	430a      	orrs	r2, r1
 800d15c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d162:	f003 0304 	and.w	r3, r3, #4
 800d166:	2b00      	cmp	r3, #0
 800d168:	d00a      	beq.n	800d180 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	430a      	orrs	r2, r1
 800d17e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d184:	f003 0310 	and.w	r3, r3, #16
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d00a      	beq.n	800d1a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	689b      	ldr	r3, [r3, #8]
 800d192:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	430a      	orrs	r2, r1
 800d1a0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1a6:	f003 0320 	and.w	r3, r3, #32
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d00a      	beq.n	800d1c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	689b      	ldr	r3, [r3, #8]
 800d1b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	430a      	orrs	r2, r1
 800d1c2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d01a      	beq.n	800d206 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	685b      	ldr	r3, [r3, #4]
 800d1d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	430a      	orrs	r2, r1
 800d1e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d1ee:	d10a      	bne.n	800d206 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	685b      	ldr	r3, [r3, #4]
 800d1f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	430a      	orrs	r2, r1
 800d204:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d20a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d00a      	beq.n	800d228 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	430a      	orrs	r2, r1
 800d226:	605a      	str	r2, [r3, #4]
  }
}
 800d228:	bf00      	nop
 800d22a:	370c      	adds	r7, #12
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr

0800d234 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b098      	sub	sp, #96	@ 0x60
 800d238:	af02      	add	r7, sp, #8
 800d23a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2200      	movs	r2, #0
 800d240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d244:	f7f6 ff6c 	bl	8004120 <HAL_GetTick>
 800d248:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f003 0308 	and.w	r3, r3, #8
 800d254:	2b08      	cmp	r3, #8
 800d256:	d12f      	bne.n	800d2b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d258:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d25c:	9300      	str	r3, [sp, #0]
 800d25e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d260:	2200      	movs	r2, #0
 800d262:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f000 f88e 	bl	800d388 <UART_WaitOnFlagUntilTimeout>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d022      	beq.n	800d2b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d27a:	e853 3f00 	ldrex	r3, [r3]
 800d27e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d282:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d286:	653b      	str	r3, [r7, #80]	@ 0x50
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	461a      	mov	r2, r3
 800d28e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d290:	647b      	str	r3, [r7, #68]	@ 0x44
 800d292:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d294:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d296:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d298:	e841 2300 	strex	r3, r2, [r1]
 800d29c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d29e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d1e6      	bne.n	800d272 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2220      	movs	r2, #32
 800d2a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d2b4:	2303      	movs	r3, #3
 800d2b6:	e063      	b.n	800d380 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f003 0304 	and.w	r3, r3, #4
 800d2c2:	2b04      	cmp	r3, #4
 800d2c4:	d149      	bne.n	800d35a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d2c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d2ca:	9300      	str	r3, [sp, #0]
 800d2cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f000 f857 	bl	800d388 <UART_WaitOnFlagUntilTimeout>
 800d2da:	4603      	mov	r3, r0
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d03c      	beq.n	800d35a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e8:	e853 3f00 	ldrex	r3, [r3]
 800d2ec:	623b      	str	r3, [r7, #32]
   return(result);
 800d2ee:	6a3b      	ldr	r3, [r7, #32]
 800d2f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d2f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	461a      	mov	r2, r3
 800d2fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2fe:	633b      	str	r3, [r7, #48]	@ 0x30
 800d300:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d306:	e841 2300 	strex	r3, r2, [r1]
 800d30a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1e6      	bne.n	800d2e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	3308      	adds	r3, #8
 800d318:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	e853 3f00 	ldrex	r3, [r3]
 800d320:	60fb      	str	r3, [r7, #12]
   return(result);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	f023 0301 	bic.w	r3, r3, #1
 800d328:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	3308      	adds	r3, #8
 800d330:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d332:	61fa      	str	r2, [r7, #28]
 800d334:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d336:	69b9      	ldr	r1, [r7, #24]
 800d338:	69fa      	ldr	r2, [r7, #28]
 800d33a:	e841 2300 	strex	r3, r2, [r1]
 800d33e:	617b      	str	r3, [r7, #20]
   return(result);
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d1e5      	bne.n	800d312 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2220      	movs	r2, #32
 800d34a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2200      	movs	r2, #0
 800d352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d356:	2303      	movs	r3, #3
 800d358:	e012      	b.n	800d380 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2220      	movs	r2, #32
 800d35e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2220      	movs	r2, #32
 800d366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2200      	movs	r2, #0
 800d36e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2200      	movs	r2, #0
 800d37a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d37e:	2300      	movs	r3, #0
}
 800d380:	4618      	mov	r0, r3
 800d382:	3758      	adds	r7, #88	@ 0x58
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b084      	sub	sp, #16
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	60f8      	str	r0, [r7, #12]
 800d390:	60b9      	str	r1, [r7, #8]
 800d392:	603b      	str	r3, [r7, #0]
 800d394:	4613      	mov	r3, r2
 800d396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d398:	e04f      	b.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d39a:	69bb      	ldr	r3, [r7, #24]
 800d39c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3a0:	d04b      	beq.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d3a2:	f7f6 febd 	bl	8004120 <HAL_GetTick>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	1ad3      	subs	r3, r2, r3
 800d3ac:	69ba      	ldr	r2, [r7, #24]
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	d302      	bcc.n	800d3b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800d3b2:	69bb      	ldr	r3, [r7, #24]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d101      	bne.n	800d3bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d3b8:	2303      	movs	r3, #3
 800d3ba:	e04e      	b.n	800d45a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	f003 0304 	and.w	r3, r3, #4
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d037      	beq.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	2b80      	cmp	r3, #128	@ 0x80
 800d3ce:	d034      	beq.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	2b40      	cmp	r3, #64	@ 0x40
 800d3d4:	d031      	beq.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	69db      	ldr	r3, [r3, #28]
 800d3dc:	f003 0308 	and.w	r3, r3, #8
 800d3e0:	2b08      	cmp	r3, #8
 800d3e2:	d110      	bne.n	800d406 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2208      	movs	r2, #8
 800d3ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d3ec:	68f8      	ldr	r0, [r7, #12]
 800d3ee:	f000 f95b 	bl	800d6a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2208      	movs	r2, #8
 800d3f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d402:	2301      	movs	r3, #1
 800d404:	e029      	b.n	800d45a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	69db      	ldr	r3, [r3, #28]
 800d40c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d410:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d414:	d111      	bne.n	800d43a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d41e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d420:	68f8      	ldr	r0, [r7, #12]
 800d422:	f000 f941 	bl	800d6a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2220      	movs	r2, #32
 800d42a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2200      	movs	r2, #0
 800d432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d436:	2303      	movs	r3, #3
 800d438:	e00f      	b.n	800d45a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	69da      	ldr	r2, [r3, #28]
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	4013      	ands	r3, r2
 800d444:	68ba      	ldr	r2, [r7, #8]
 800d446:	429a      	cmp	r2, r3
 800d448:	bf0c      	ite	eq
 800d44a:	2301      	moveq	r3, #1
 800d44c:	2300      	movne	r3, #0
 800d44e:	b2db      	uxtb	r3, r3
 800d450:	461a      	mov	r2, r3
 800d452:	79fb      	ldrb	r3, [r7, #7]
 800d454:	429a      	cmp	r2, r3
 800d456:	d0a0      	beq.n	800d39a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d458:	2300      	movs	r3, #0
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}
	...

0800d464 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d464:	b480      	push	{r7}
 800d466:	b0a3      	sub	sp, #140	@ 0x8c
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	4613      	mov	r3, r2
 800d470:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	68ba      	ldr	r2, [r7, #8]
 800d476:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	88fa      	ldrh	r2, [r7, #6]
 800d47c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	88fa      	ldrh	r2, [r7, #6]
 800d484:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2200      	movs	r2, #0
 800d48c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	689b      	ldr	r3, [r3, #8]
 800d492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d496:	d10e      	bne.n	800d4b6 <UART_Start_Receive_IT+0x52>
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	691b      	ldr	r3, [r3, #16]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d105      	bne.n	800d4ac <UART_Start_Receive_IT+0x48>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d4a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4aa:	e02d      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	22ff      	movs	r2, #255	@ 0xff
 800d4b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4b4:	e028      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	689b      	ldr	r3, [r3, #8]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d10d      	bne.n	800d4da <UART_Start_Receive_IT+0x76>
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	691b      	ldr	r3, [r3, #16]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d104      	bne.n	800d4d0 <UART_Start_Receive_IT+0x6c>
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	22ff      	movs	r2, #255	@ 0xff
 800d4ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4ce:	e01b      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	227f      	movs	r2, #127	@ 0x7f
 800d4d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4d8:	e016      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	689b      	ldr	r3, [r3, #8]
 800d4de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4e2:	d10d      	bne.n	800d500 <UART_Start_Receive_IT+0x9c>
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	691b      	ldr	r3, [r3, #16]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d104      	bne.n	800d4f6 <UART_Start_Receive_IT+0x92>
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	227f      	movs	r2, #127	@ 0x7f
 800d4f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4f4:	e008      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	223f      	movs	r2, #63	@ 0x3f
 800d4fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4fe:	e003      	b.n	800d508 <UART_Start_Receive_IT+0xa4>
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2200      	movs	r2, #0
 800d504:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	2200      	movs	r2, #0
 800d50c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	2222      	movs	r2, #34	@ 0x22
 800d514:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	3308      	adds	r3, #8
 800d51e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d522:	e853 3f00 	ldrex	r3, [r3]
 800d526:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d52a:	f043 0301 	orr.w	r3, r3, #1
 800d52e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	3308      	adds	r3, #8
 800d538:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d53c:	673a      	str	r2, [r7, #112]	@ 0x70
 800d53e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d540:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d542:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d544:	e841 2300 	strex	r3, r2, [r1]
 800d548:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d54a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d1e3      	bne.n	800d518 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d558:	d14f      	bne.n	800d5fa <UART_Start_Receive_IT+0x196>
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d560:	88fa      	ldrh	r2, [r7, #6]
 800d562:	429a      	cmp	r2, r3
 800d564:	d349      	bcc.n	800d5fa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	689b      	ldr	r3, [r3, #8]
 800d56a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d56e:	d107      	bne.n	800d580 <UART_Start_Receive_IT+0x11c>
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	691b      	ldr	r3, [r3, #16]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d103      	bne.n	800d580 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	4a47      	ldr	r2, [pc, #284]	@ (800d698 <UART_Start_Receive_IT+0x234>)
 800d57c:	675a      	str	r2, [r3, #116]	@ 0x74
 800d57e:	e002      	b.n	800d586 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	4a46      	ldr	r2, [pc, #280]	@ (800d69c <UART_Start_Receive_IT+0x238>)
 800d584:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	691b      	ldr	r3, [r3, #16]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d01a      	beq.n	800d5c4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d594:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d596:	e853 3f00 	ldrex	r3, [r3]
 800d59a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d59c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d59e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d5a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	461a      	mov	r2, r3
 800d5ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d5b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5b2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5b4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d5b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d5b8:	e841 2300 	strex	r3, r2, [r1]
 800d5bc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d5be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d1e4      	bne.n	800d58e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	3308      	adds	r3, #8
 800d5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5ce:	e853 3f00 	ldrex	r3, [r3]
 800d5d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d5da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	3308      	adds	r3, #8
 800d5e2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d5e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d5e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d5ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5ec:	e841 2300 	strex	r3, r2, [r1]
 800d5f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d5f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d1e5      	bne.n	800d5c4 <UART_Start_Receive_IT+0x160>
 800d5f8:	e046      	b.n	800d688 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	689b      	ldr	r3, [r3, #8]
 800d5fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d602:	d107      	bne.n	800d614 <UART_Start_Receive_IT+0x1b0>
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d103      	bne.n	800d614 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	4a24      	ldr	r2, [pc, #144]	@ (800d6a0 <UART_Start_Receive_IT+0x23c>)
 800d610:	675a      	str	r2, [r3, #116]	@ 0x74
 800d612:	e002      	b.n	800d61a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	4a23      	ldr	r2, [pc, #140]	@ (800d6a4 <UART_Start_Receive_IT+0x240>)
 800d618:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	691b      	ldr	r3, [r3, #16]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d019      	beq.n	800d656 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d62a:	e853 3f00 	ldrex	r3, [r3]
 800d62e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d632:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d636:	677b      	str	r3, [r7, #116]	@ 0x74
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	461a      	mov	r2, r3
 800d63e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d640:	637b      	str	r3, [r7, #52]	@ 0x34
 800d642:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d644:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d646:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d648:	e841 2300 	strex	r3, r2, [r1]
 800d64c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d64e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d650:	2b00      	cmp	r3, #0
 800d652:	d1e6      	bne.n	800d622 <UART_Start_Receive_IT+0x1be>
 800d654:	e018      	b.n	800d688 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	e853 3f00 	ldrex	r3, [r3]
 800d662:	613b      	str	r3, [r7, #16]
   return(result);
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	f043 0320 	orr.w	r3, r3, #32
 800d66a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	461a      	mov	r2, r3
 800d672:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d674:	623b      	str	r3, [r7, #32]
 800d676:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d678:	69f9      	ldr	r1, [r7, #28]
 800d67a:	6a3a      	ldr	r2, [r7, #32]
 800d67c:	e841 2300 	strex	r3, r2, [r1]
 800d680:	61bb      	str	r3, [r7, #24]
   return(result);
 800d682:	69bb      	ldr	r3, [r7, #24]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d1e6      	bne.n	800d656 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	378c      	adds	r7, #140	@ 0x8c
 800d68e:	46bd      	mov	sp, r7
 800d690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d694:	4770      	bx	lr
 800d696:	bf00      	nop
 800d698:	0800dee9 	.word	0x0800dee9
 800d69c:	0800db79 	.word	0x0800db79
 800d6a0:	0800d9b5 	.word	0x0800d9b5
 800d6a4:	0800d7f1 	.word	0x0800d7f1

0800d6a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b095      	sub	sp, #84	@ 0x54
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6b8:	e853 3f00 	ldrex	r3, [r3]
 800d6bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d6c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	461a      	mov	r2, r3
 800d6cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d6d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d6d6:	e841 2300 	strex	r3, r2, [r1]
 800d6da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d1e6      	bne.n	800d6b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	3308      	adds	r3, #8
 800d6e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6ea:	6a3b      	ldr	r3, [r7, #32]
 800d6ec:	e853 3f00 	ldrex	r3, [r3]
 800d6f0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d6f2:	69fb      	ldr	r3, [r7, #28]
 800d6f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d6f8:	f023 0301 	bic.w	r3, r3, #1
 800d6fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	3308      	adds	r3, #8
 800d704:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d706:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d708:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d70a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d70c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d70e:	e841 2300 	strex	r3, r2, [r1]
 800d712:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d716:	2b00      	cmp	r3, #0
 800d718:	d1e3      	bne.n	800d6e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d71e:	2b01      	cmp	r3, #1
 800d720:	d118      	bne.n	800d754 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	e853 3f00 	ldrex	r3, [r3]
 800d72e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	f023 0310 	bic.w	r3, r3, #16
 800d736:	647b      	str	r3, [r7, #68]	@ 0x44
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	461a      	mov	r2, r3
 800d73e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d740:	61bb      	str	r3, [r7, #24]
 800d742:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d744:	6979      	ldr	r1, [r7, #20]
 800d746:	69ba      	ldr	r2, [r7, #24]
 800d748:	e841 2300 	strex	r3, r2, [r1]
 800d74c:	613b      	str	r3, [r7, #16]
   return(result);
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d1e6      	bne.n	800d722 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2220      	movs	r2, #32
 800d758:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	2200      	movs	r2, #0
 800d760:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2200      	movs	r2, #0
 800d766:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d768:	bf00      	nop
 800d76a:	3754      	adds	r7, #84	@ 0x54
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d780:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	2200      	movs	r2, #0
 800d786:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d78a:	68f8      	ldr	r0, [r7, #12]
 800d78c:	f7ff faac 	bl	800cce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d790:	bf00      	nop
 800d792:	3710      	adds	r7, #16
 800d794:	46bd      	mov	sp, r7
 800d796:	bd80      	pop	{r7, pc}

0800d798 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b088      	sub	sp, #32
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	e853 3f00 	ldrex	r3, [r3]
 800d7ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7b4:	61fb      	str	r3, [r7, #28]
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	69fb      	ldr	r3, [r7, #28]
 800d7be:	61bb      	str	r3, [r7, #24]
 800d7c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7c2:	6979      	ldr	r1, [r7, #20]
 800d7c4:	69ba      	ldr	r2, [r7, #24]
 800d7c6:	e841 2300 	strex	r3, r2, [r1]
 800d7ca:	613b      	str	r3, [r7, #16]
   return(result);
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d1e6      	bne.n	800d7a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2220      	movs	r2, #32
 800d7d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f7ff fa77 	bl	800ccd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d7e6:	bf00      	nop
 800d7e8:	3720      	adds	r7, #32
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
	...

0800d7f0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b09c      	sub	sp, #112	@ 0x70
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d7fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d808:	2b22      	cmp	r3, #34	@ 0x22
 800d80a:	f040 80c3 	bne.w	800d994 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d814:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d818:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d81c:	b2d9      	uxtb	r1, r3
 800d81e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d822:	b2da      	uxtb	r2, r3
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d828:	400a      	ands	r2, r1
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d832:	1c5a      	adds	r2, r3, #1
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d83e:	b29b      	uxth	r3, r3
 800d840:	3b01      	subs	r3, #1
 800d842:	b29a      	uxth	r2, r3
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d850:	b29b      	uxth	r3, r3
 800d852:	2b00      	cmp	r3, #0
 800d854:	f040 80a6 	bne.w	800d9a4 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d85e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d860:	e853 3f00 	ldrex	r3, [r3]
 800d864:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d86c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	461a      	mov	r2, r3
 800d874:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d876:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d878:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d87a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d87c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d87e:	e841 2300 	strex	r3, r2, [r1]
 800d882:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d884:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d886:	2b00      	cmp	r3, #0
 800d888:	d1e6      	bne.n	800d858 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	3308      	adds	r3, #8
 800d890:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d894:	e853 3f00 	ldrex	r3, [r3]
 800d898:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89c:	f023 0301 	bic.w	r3, r3, #1
 800d8a0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	3308      	adds	r3, #8
 800d8a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d8aa:	647a      	str	r2, [r7, #68]	@ 0x44
 800d8ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d8b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d8b2:	e841 2300 	strex	r3, r2, [r1]
 800d8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d8b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d1e5      	bne.n	800d88a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2220      	movs	r2, #32
 800d8c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	4a35      	ldr	r2, [pc, #212]	@ (800d9ac <UART_RxISR_8BIT+0x1bc>)
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d024      	beq.n	800d926 <UART_RxISR_8BIT+0x136>
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	4a33      	ldr	r2, [pc, #204]	@ (800d9b0 <UART_RxISR_8BIT+0x1c0>)
 800d8e2:	4293      	cmp	r3, r2
 800d8e4:	d01f      	beq.n	800d926 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	685b      	ldr	r3, [r3, #4]
 800d8ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d018      	beq.n	800d926 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fc:	e853 3f00 	ldrex	r3, [r3]
 800d900:	623b      	str	r3, [r7, #32]
   return(result);
 800d902:	6a3b      	ldr	r3, [r7, #32]
 800d904:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d908:	663b      	str	r3, [r7, #96]	@ 0x60
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	461a      	mov	r2, r3
 800d910:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d912:	633b      	str	r3, [r7, #48]	@ 0x30
 800d914:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d91a:	e841 2300 	strex	r3, r2, [r1]
 800d91e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d922:	2b00      	cmp	r3, #0
 800d924:	d1e6      	bne.n	800d8f4 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d92a:	2b01      	cmp	r3, #1
 800d92c:	d12e      	bne.n	800d98c <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	2200      	movs	r2, #0
 800d932:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	e853 3f00 	ldrex	r3, [r3]
 800d940:	60fb      	str	r3, [r7, #12]
   return(result);
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	f023 0310 	bic.w	r3, r3, #16
 800d948:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	461a      	mov	r2, r3
 800d950:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d952:	61fb      	str	r3, [r7, #28]
 800d954:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d956:	69b9      	ldr	r1, [r7, #24]
 800d958:	69fa      	ldr	r2, [r7, #28]
 800d95a:	e841 2300 	strex	r3, r2, [r1]
 800d95e:	617b      	str	r3, [r7, #20]
   return(result);
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d1e6      	bne.n	800d934 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	69db      	ldr	r3, [r3, #28]
 800d96c:	f003 0310 	and.w	r3, r3, #16
 800d970:	2b10      	cmp	r3, #16
 800d972:	d103      	bne.n	800d97c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2210      	movs	r2, #16
 800d97a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d982:	4619      	mov	r1, r3
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f7ff f9b9 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d98a:	e00b      	b.n	800d9a4 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f7f4 fa3d 	bl	8001e0c <HAL_UART_RxCpltCallback>
}
 800d992:	e007      	b.n	800d9a4 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	699a      	ldr	r2, [r3, #24]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f042 0208 	orr.w	r2, r2, #8
 800d9a2:	619a      	str	r2, [r3, #24]
}
 800d9a4:	bf00      	nop
 800d9a6:	3770      	adds	r7, #112	@ 0x70
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	44002400 	.word	0x44002400
 800d9b0:	54002400 	.word	0x54002400

0800d9b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b09c      	sub	sp, #112	@ 0x70
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d9c2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9cc:	2b22      	cmp	r3, #34	@ 0x22
 800d9ce:	f040 80c3 	bne.w	800db58 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d9e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d9e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d9ea:	4013      	ands	r3, r2
 800d9ec:	b29a      	uxth	r2, r3
 800d9ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d9f0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9f6:	1c9a      	adds	r2, r3, #2
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800da02:	b29b      	uxth	r3, r3
 800da04:	3b01      	subs	r3, #1
 800da06:	b29a      	uxth	r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800da14:	b29b      	uxth	r3, r3
 800da16:	2b00      	cmp	r3, #0
 800da18:	f040 80a6 	bne.w	800db68 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da24:	e853 3f00 	ldrex	r3, [r3]
 800da28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800da2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da30:	667b      	str	r3, [r7, #100]	@ 0x64
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	461a      	mov	r2, r3
 800da38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800da3a:	657b      	str	r3, [r7, #84]	@ 0x54
 800da3c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800da40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800da42:	e841 2300 	strex	r3, r2, [r1]
 800da46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800da48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d1e6      	bne.n	800da1c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	3308      	adds	r3, #8
 800da54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da58:	e853 3f00 	ldrex	r3, [r3]
 800da5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800da5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da60:	f023 0301 	bic.w	r3, r3, #1
 800da64:	663b      	str	r3, [r7, #96]	@ 0x60
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	3308      	adds	r3, #8
 800da6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da6e:	643a      	str	r2, [r7, #64]	@ 0x40
 800da70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800da74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800da76:	e841 2300 	strex	r3, r2, [r1]
 800da7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800da7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d1e5      	bne.n	800da4e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2220      	movs	r2, #32
 800da86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2200      	movs	r2, #0
 800da8e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a35      	ldr	r2, [pc, #212]	@ (800db70 <UART_RxISR_16BIT+0x1bc>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d024      	beq.n	800daea <UART_RxISR_16BIT+0x136>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a33      	ldr	r2, [pc, #204]	@ (800db74 <UART_RxISR_16BIT+0x1c0>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d01f      	beq.n	800daea <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d018      	beq.n	800daea <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dabe:	6a3b      	ldr	r3, [r7, #32]
 800dac0:	e853 3f00 	ldrex	r3, [r3]
 800dac4:	61fb      	str	r3, [r7, #28]
   return(result);
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dacc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	461a      	mov	r2, r3
 800dad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dad8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dadc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dade:	e841 2300 	strex	r3, r2, [r1]
 800dae2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d1e6      	bne.n	800dab8 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800daee:	2b01      	cmp	r3, #1
 800daf0:	d12e      	bne.n	800db50 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2200      	movs	r2, #0
 800daf6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	e853 3f00 	ldrex	r3, [r3]
 800db04:	60bb      	str	r3, [r7, #8]
   return(result);
 800db06:	68bb      	ldr	r3, [r7, #8]
 800db08:	f023 0310 	bic.w	r3, r3, #16
 800db0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	461a      	mov	r2, r3
 800db14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db16:	61bb      	str	r3, [r7, #24]
 800db18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db1a:	6979      	ldr	r1, [r7, #20]
 800db1c:	69ba      	ldr	r2, [r7, #24]
 800db1e:	e841 2300 	strex	r3, r2, [r1]
 800db22:	613b      	str	r3, [r7, #16]
   return(result);
 800db24:	693b      	ldr	r3, [r7, #16]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d1e6      	bne.n	800daf8 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	69db      	ldr	r3, [r3, #28]
 800db30:	f003 0310 	and.w	r3, r3, #16
 800db34:	2b10      	cmp	r3, #16
 800db36:	d103      	bne.n	800db40 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	2210      	movs	r2, #16
 800db3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db46:	4619      	mov	r1, r3
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f7ff f8d7 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800db4e:	e00b      	b.n	800db68 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f7f4 f95b 	bl	8001e0c <HAL_UART_RxCpltCallback>
}
 800db56:	e007      	b.n	800db68 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	699a      	ldr	r2, [r3, #24]
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f042 0208 	orr.w	r2, r2, #8
 800db66:	619a      	str	r2, [r3, #24]
}
 800db68:	bf00      	nop
 800db6a:	3770      	adds	r7, #112	@ 0x70
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}
 800db70:	44002400 	.word	0x44002400
 800db74:	54002400 	.word	0x54002400

0800db78 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b0ac      	sub	sp, #176	@ 0xb0
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800db86:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	69db      	ldr	r3, [r3, #28]
 800db90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	689b      	ldr	r3, [r3, #8]
 800dba4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dbae:	2b22      	cmp	r3, #34	@ 0x22
 800dbb0:	f040 8188 	bne.w	800dec4 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dbba:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dbbe:	e12b      	b.n	800de18 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbc6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dbca:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800dbce:	b2d9      	uxtb	r1, r3
 800dbd0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800dbd4:	b2da      	uxtb	r2, r3
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbda:	400a      	ands	r2, r1
 800dbdc:	b2d2      	uxtb	r2, r2
 800dbde:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbe4:	1c5a      	adds	r2, r3, #1
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	3b01      	subs	r3, #1
 800dbf4:	b29a      	uxth	r2, r3
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	69db      	ldr	r3, [r3, #28]
 800dc02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800dc06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc0a:	f003 0307 	and.w	r3, r3, #7
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d053      	beq.n	800dcba <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dc12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc16:	f003 0301 	and.w	r3, r3, #1
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d011      	beq.n	800dc42 <UART_RxISR_8BIT_FIFOEN+0xca>
 800dc1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dc22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d00b      	beq.n	800dc42 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	2201      	movs	r2, #1
 800dc30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc38:	f043 0201 	orr.w	r2, r3, #1
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc46:	f003 0302 	and.w	r3, r3, #2
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d011      	beq.n	800dc72 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800dc4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dc52:	f003 0301 	and.w	r3, r3, #1
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00b      	beq.n	800dc72 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	2202      	movs	r2, #2
 800dc60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc68:	f043 0204 	orr.w	r2, r3, #4
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc76:	f003 0304 	and.w	r3, r3, #4
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d011      	beq.n	800dca2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800dc7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dc82:	f003 0301 	and.w	r3, r3, #1
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d00b      	beq.n	800dca2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	2204      	movs	r2, #4
 800dc90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc98:	f043 0202 	orr.w	r2, r3, #2
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d006      	beq.n	800dcba <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f7ff f81b 	bl	800cce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dcc0:	b29b      	uxth	r3, r3
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f040 80a8 	bne.w	800de18 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dcd0:	e853 3f00 	ldrex	r3, [r3]
 800dcd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800dcd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dcdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	461a      	mov	r2, r3
 800dce6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dcea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dcec:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcee:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800dcf0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dcf2:	e841 2300 	strex	r3, r2, [r1]
 800dcf6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800dcf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d1e4      	bne.n	800dcc8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	3308      	adds	r3, #8
 800dd04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd08:	e853 3f00 	ldrex	r3, [r3]
 800dd0c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800dd0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd14:	f023 0301 	bic.w	r3, r3, #1
 800dd18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	3308      	adds	r3, #8
 800dd22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dd26:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dd28:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd2a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dd2c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dd34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e1      	bne.n	800dcfe <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2220      	movs	r2, #32
 800dd3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	4a62      	ldr	r2, [pc, #392]	@ (800dedc <UART_RxISR_8BIT_FIFOEN+0x364>)
 800dd54:	4293      	cmp	r3, r2
 800dd56:	d026      	beq.n	800dda6 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	4a60      	ldr	r2, [pc, #384]	@ (800dee0 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800dd5e:	4293      	cmp	r3, r2
 800dd60:	d021      	beq.n	800dda6 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	685b      	ldr	r3, [r3, #4]
 800dd68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d01a      	beq.n	800dda6 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd78:	e853 3f00 	ldrex	r3, [r3]
 800dd7c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dd7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd80:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dd84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	461a      	mov	r2, r3
 800dd8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd92:	657b      	str	r3, [r7, #84]	@ 0x54
 800dd94:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dd98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dd9a:	e841 2300 	strex	r3, r2, [r1]
 800dd9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dda0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d1e4      	bne.n	800dd70 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddaa:	2b01      	cmp	r3, #1
 800ddac:	d130      	bne.n	800de10 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddbc:	e853 3f00 	ldrex	r3, [r3]
 800ddc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ddc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc4:	f023 0310 	bic.w	r3, r3, #16
 800ddc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ddd6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dddc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ddde:	e841 2300 	strex	r3, r2, [r1]
 800dde2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d1e4      	bne.n	800ddb4 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	69db      	ldr	r3, [r3, #28]
 800ddf0:	f003 0310 	and.w	r3, r3, #16
 800ddf4:	2b10      	cmp	r3, #16
 800ddf6:	d103      	bne.n	800de00 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	2210      	movs	r2, #16
 800ddfe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800de06:	4619      	mov	r1, r3
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f7fe ff77 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800de0e:	e00e      	b.n	800de2e <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f7f3 fffb 	bl	8001e0c <HAL_UART_RxCpltCallback>
        break;
 800de16:	e00a      	b.n	800de2e <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800de18:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d006      	beq.n	800de2e <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800de20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de24:	f003 0320 	and.w	r3, r3, #32
 800de28:	2b00      	cmp	r3, #0
 800de2a:	f47f aec9 	bne.w	800dbc0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de34:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800de38:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d049      	beq.n	800ded4 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800de46:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d242      	bcs.n	800ded4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	3308      	adds	r3, #8
 800de54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de56:	6a3b      	ldr	r3, [r7, #32]
 800de58:	e853 3f00 	ldrex	r3, [r3]
 800de5c:	61fb      	str	r3, [r7, #28]
   return(result);
 800de5e:	69fb      	ldr	r3, [r7, #28]
 800de60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	3308      	adds	r3, #8
 800de6e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800de72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800de74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800de78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de7a:	e841 2300 	strex	r3, r2, [r1]
 800de7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800de80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1e3      	bne.n	800de4e <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4a16      	ldr	r2, [pc, #88]	@ (800dee4 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800de8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	e853 3f00 	ldrex	r3, [r3]
 800de98:	60bb      	str	r3, [r7, #8]
   return(result);
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	f043 0320 	orr.w	r3, r3, #32
 800dea0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	461a      	mov	r2, r3
 800deaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800deae:	61bb      	str	r3, [r7, #24]
 800deb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deb2:	6979      	ldr	r1, [r7, #20]
 800deb4:	69ba      	ldr	r2, [r7, #24]
 800deb6:	e841 2300 	strex	r3, r2, [r1]
 800deba:	613b      	str	r3, [r7, #16]
   return(result);
 800debc:	693b      	ldr	r3, [r7, #16]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d1e4      	bne.n	800de8c <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dec2:	e007      	b.n	800ded4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	699a      	ldr	r2, [r3, #24]
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	f042 0208 	orr.w	r2, r2, #8
 800ded2:	619a      	str	r2, [r3, #24]
}
 800ded4:	bf00      	nop
 800ded6:	37b0      	adds	r7, #176	@ 0xb0
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}
 800dedc:	44002400 	.word	0x44002400
 800dee0:	54002400 	.word	0x54002400
 800dee4:	0800d7f1 	.word	0x0800d7f1

0800dee8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b0ae      	sub	sp, #184	@ 0xb8
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800def6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	69db      	ldr	r3, [r3, #28]
 800df00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	689b      	ldr	r3, [r3, #8]
 800df14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df1e:	2b22      	cmp	r3, #34	@ 0x22
 800df20:	f040 818c 	bne.w	800e23c <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800df2a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800df2e:	e12f      	b.n	800e190 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df36:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800df42:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800df46:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800df4a:	4013      	ands	r3, r2
 800df4c:	b29a      	uxth	r2, r3
 800df4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df58:	1c9a      	adds	r2, r3, #2
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df64:	b29b      	uxth	r3, r3
 800df66:	3b01      	subs	r3, #1
 800df68:	b29a      	uxth	r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	69db      	ldr	r3, [r3, #28]
 800df76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800df7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800df7e:	f003 0307 	and.w	r3, r3, #7
 800df82:	2b00      	cmp	r3, #0
 800df84:	d053      	beq.n	800e02e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800df86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800df8a:	f003 0301 	and.w	r3, r3, #1
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d011      	beq.n	800dfb6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800df92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d00b      	beq.n	800dfb6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfac:	f043 0201 	orr.w	r2, r3, #1
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dfb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dfba:	f003 0302 	and.w	r3, r3, #2
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d011      	beq.n	800dfe6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800dfc2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dfc6:	f003 0301 	and.w	r3, r3, #1
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d00b      	beq.n	800dfe6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	2202      	movs	r2, #2
 800dfd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfdc:	f043 0204 	orr.w	r2, r3, #4
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dfe6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dfea:	f003 0304 	and.w	r3, r3, #4
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d011      	beq.n	800e016 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800dff2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dff6:	f003 0301 	and.w	r3, r3, #1
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d00b      	beq.n	800e016 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	2204      	movs	r2, #4
 800e004:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e00c:	f043 0202 	orr.w	r2, r3, #2
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d006      	beq.n	800e02e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f7fe fe61 	bl	800cce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2200      	movs	r2, #0
 800e02a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e034:	b29b      	uxth	r3, r3
 800e036:	2b00      	cmp	r3, #0
 800e038:	f040 80aa 	bne.w	800e190 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e042:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e044:	e853 3f00 	ldrex	r3, [r3]
 800e048:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e04a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e04c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e050:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	461a      	mov	r2, r3
 800e05a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e05e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e062:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e064:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e066:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e06a:	e841 2300 	strex	r3, r2, [r1]
 800e06e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e070:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e072:	2b00      	cmp	r3, #0
 800e074:	d1e2      	bne.n	800e03c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	3308      	adds	r3, #8
 800e07c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e07e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e080:	e853 3f00 	ldrex	r3, [r3]
 800e084:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e08c:	f023 0301 	bic.w	r3, r3, #1
 800e090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	3308      	adds	r3, #8
 800e09a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e09e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e0a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e0a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e0a6:	e841 2300 	strex	r3, r2, [r1]
 800e0aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e0ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d1e1      	bne.n	800e076 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2220      	movs	r2, #32
 800e0b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	4a62      	ldr	r2, [pc, #392]	@ (800e254 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d026      	beq.n	800e11e <UART_RxISR_16BIT_FIFOEN+0x236>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4a60      	ldr	r2, [pc, #384]	@ (800e258 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d021      	beq.n	800e11e <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d01a      	beq.n	800e11e <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0f0:	e853 3f00 	ldrex	r3, [r3]
 800e0f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e0f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e0fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	461a      	mov	r2, r3
 800e106:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e10a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e10c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e10e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e110:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e112:	e841 2300 	strex	r3, r2, [r1]
 800e116:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d1e4      	bne.n	800e0e8 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e122:	2b01      	cmp	r3, #1
 800e124:	d130      	bne.n	800e188 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	2200      	movs	r2, #0
 800e12a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e134:	e853 3f00 	ldrex	r3, [r3]
 800e138:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e13a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e13c:	f023 0310 	bic.w	r3, r3, #16
 800e140:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	461a      	mov	r2, r3
 800e14a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e14e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e150:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e156:	e841 2300 	strex	r3, r2, [r1]
 800e15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e15c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d1e4      	bne.n	800e12c <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	69db      	ldr	r3, [r3, #28]
 800e168:	f003 0310 	and.w	r3, r3, #16
 800e16c:	2b10      	cmp	r3, #16
 800e16e:	d103      	bne.n	800e178 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	2210      	movs	r2, #16
 800e176:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e17e:	4619      	mov	r1, r3
 800e180:	6878      	ldr	r0, [r7, #4]
 800e182:	f7fe fdbb 	bl	800ccfc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e186:	e00e      	b.n	800e1a6 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f7f3 fe3f 	bl	8001e0c <HAL_UART_RxCpltCallback>
        break;
 800e18e:	e00a      	b.n	800e1a6 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e190:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e194:	2b00      	cmp	r3, #0
 800e196:	d006      	beq.n	800e1a6 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800e198:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e19c:	f003 0320 	and.w	r3, r3, #32
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	f47f aec5 	bne.w	800df30 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e1ac:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e1b0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d049      	beq.n	800e24c <UART_RxISR_16BIT_FIFOEN+0x364>
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e1be:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e1c2:	429a      	cmp	r2, r3
 800e1c4:	d242      	bcs.n	800e24c <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	3308      	adds	r3, #8
 800e1cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d0:	e853 3f00 	ldrex	r3, [r3]
 800e1d4:	623b      	str	r3, [r7, #32]
   return(result);
 800e1d6:	6a3b      	ldr	r3, [r7, #32]
 800e1d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e1dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	3308      	adds	r3, #8
 800e1e6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e1ea:	633a      	str	r2, [r7, #48]	@ 0x30
 800e1ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e1f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1f2:	e841 2300 	strex	r3, r2, [r1]
 800e1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d1e3      	bne.n	800e1c6 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	4a16      	ldr	r2, [pc, #88]	@ (800e25c <UART_RxISR_16BIT_FIFOEN+0x374>)
 800e202:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	e853 3f00 	ldrex	r3, [r3]
 800e210:	60fb      	str	r3, [r7, #12]
   return(result);
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f043 0320 	orr.w	r3, r3, #32
 800e218:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	461a      	mov	r2, r3
 800e222:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e226:	61fb      	str	r3, [r7, #28]
 800e228:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e22a:	69b9      	ldr	r1, [r7, #24]
 800e22c:	69fa      	ldr	r2, [r7, #28]
 800e22e:	e841 2300 	strex	r3, r2, [r1]
 800e232:	617b      	str	r3, [r7, #20]
   return(result);
 800e234:	697b      	ldr	r3, [r7, #20]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d1e4      	bne.n	800e204 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e23a:	e007      	b.n	800e24c <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	699a      	ldr	r2, [r3, #24]
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f042 0208 	orr.w	r2, r2, #8
 800e24a:	619a      	str	r2, [r3, #24]
}
 800e24c:	bf00      	nop
 800e24e:	37b8      	adds	r7, #184	@ 0xb8
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	44002400 	.word	0x44002400
 800e258:	54002400 	.word	0x54002400
 800e25c:	0800d9b5 	.word	0x0800d9b5

0800e260 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e260:	b480      	push	{r7}
 800e262:	b083      	sub	sp, #12
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e268:	bf00      	nop
 800e26a:	370c      	adds	r7, #12
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e274:	b480      	push	{r7}
 800e276:	b083      	sub	sp, #12
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e27c:	bf00      	nop
 800e27e:	370c      	adds	r7, #12
 800e280:	46bd      	mov	sp, r7
 800e282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e286:	4770      	bx	lr

0800e288 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e288:	b480      	push	{r7}
 800e28a:	b083      	sub	sp, #12
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e290:	bf00      	nop
 800e292:	370c      	adds	r7, #12
 800e294:	46bd      	mov	sp, r7
 800e296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e29a:	4770      	bx	lr

0800e29c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e29c:	b480      	push	{r7}
 800e29e:	b085      	sub	sp, #20
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e2aa:	2b01      	cmp	r3, #1
 800e2ac:	d101      	bne.n	800e2b2 <HAL_UARTEx_DisableFifoMode+0x16>
 800e2ae:	2302      	movs	r3, #2
 800e2b0:	e027      	b.n	800e302 <HAL_UARTEx_DisableFifoMode+0x66>
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2224      	movs	r2, #36	@ 0x24
 800e2be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f022 0201 	bic.w	r2, r2, #1
 800e2d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e2e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68fa      	ldr	r2, [r7, #12]
 800e2ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2220      	movs	r2, #32
 800e2f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e300:	2300      	movs	r3, #0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3714      	adds	r7, #20
 800e306:	46bd      	mov	sp, r7
 800e308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30c:	4770      	bx	lr

0800e30e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e30e:	b580      	push	{r7, lr}
 800e310:	b084      	sub	sp, #16
 800e312:	af00      	add	r7, sp, #0
 800e314:	6078      	str	r0, [r7, #4]
 800e316:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d101      	bne.n	800e326 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e322:	2302      	movs	r3, #2
 800e324:	e02d      	b.n	800e382 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2201      	movs	r2, #1
 800e32a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2224      	movs	r2, #36	@ 0x24
 800e332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f022 0201 	bic.w	r2, r2, #1
 800e34c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	689b      	ldr	r3, [r3, #8]
 800e354:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	683a      	ldr	r2, [r7, #0]
 800e35e:	430a      	orrs	r2, r1
 800e360:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f000 f850 	bl	800e408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	68fa      	ldr	r2, [r7, #12]
 800e36e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2220      	movs	r2, #32
 800e374:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e380:	2300      	movs	r3, #0
}
 800e382:	4618      	mov	r0, r3
 800e384:	3710      	adds	r7, #16
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e38a:	b580      	push	{r7, lr}
 800e38c:	b084      	sub	sp, #16
 800e38e:	af00      	add	r7, sp, #0
 800e390:	6078      	str	r0, [r7, #4]
 800e392:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e39a:	2b01      	cmp	r3, #1
 800e39c:	d101      	bne.n	800e3a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e39e:	2302      	movs	r3, #2
 800e3a0:	e02d      	b.n	800e3fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2201      	movs	r2, #1
 800e3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	2224      	movs	r2, #36	@ 0x24
 800e3ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	681a      	ldr	r2, [r3, #0]
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f022 0201 	bic.w	r2, r2, #1
 800e3c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	689b      	ldr	r3, [r3, #8]
 800e3d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	683a      	ldr	r2, [r7, #0]
 800e3da:	430a      	orrs	r2, r1
 800e3dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 f812 	bl	800e408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	68fa      	ldr	r2, [r7, #12]
 800e3ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	2220      	movs	r2, #32
 800e3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e3fc:	2300      	movs	r3, #0
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3710      	adds	r7, #16
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
	...

0800e408 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e408:	b480      	push	{r7}
 800e40a:	b085      	sub	sp, #20
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e414:	2b00      	cmp	r3, #0
 800e416:	d108      	bne.n	800e42a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	2201      	movs	r2, #1
 800e41c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2201      	movs	r2, #1
 800e424:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e428:	e031      	b.n	800e48e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e42a:	2308      	movs	r3, #8
 800e42c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e42e:	2308      	movs	r3, #8
 800e430:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	689b      	ldr	r3, [r3, #8]
 800e438:	0e5b      	lsrs	r3, r3, #25
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	f003 0307 	and.w	r3, r3, #7
 800e440:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	689b      	ldr	r3, [r3, #8]
 800e448:	0f5b      	lsrs	r3, r3, #29
 800e44a:	b2db      	uxtb	r3, r3
 800e44c:	f003 0307 	and.w	r3, r3, #7
 800e450:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e452:	7bbb      	ldrb	r3, [r7, #14]
 800e454:	7b3a      	ldrb	r2, [r7, #12]
 800e456:	4911      	ldr	r1, [pc, #68]	@ (800e49c <UARTEx_SetNbDataToProcess+0x94>)
 800e458:	5c8a      	ldrb	r2, [r1, r2]
 800e45a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e45e:	7b3a      	ldrb	r2, [r7, #12]
 800e460:	490f      	ldr	r1, [pc, #60]	@ (800e4a0 <UARTEx_SetNbDataToProcess+0x98>)
 800e462:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e464:	fb93 f3f2 	sdiv	r3, r3, r2
 800e468:	b29a      	uxth	r2, r3
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e470:	7bfb      	ldrb	r3, [r7, #15]
 800e472:	7b7a      	ldrb	r2, [r7, #13]
 800e474:	4909      	ldr	r1, [pc, #36]	@ (800e49c <UARTEx_SetNbDataToProcess+0x94>)
 800e476:	5c8a      	ldrb	r2, [r1, r2]
 800e478:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e47c:	7b7a      	ldrb	r2, [r7, #13]
 800e47e:	4908      	ldr	r1, [pc, #32]	@ (800e4a0 <UARTEx_SetNbDataToProcess+0x98>)
 800e480:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e482:	fb93 f3f2 	sdiv	r3, r3, r2
 800e486:	b29a      	uxth	r2, r3
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e48e:	bf00      	nop
 800e490:	3714      	adds	r7, #20
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr
 800e49a:	bf00      	nop
 800e49c:	0800ec28 	.word	0x0800ec28
 800e4a0:	0800ec30 	.word	0x0800ec30

0800e4a4 <_ZdlPv>:
 800e4a4:	f000 b842 	b.w	800e52c <free>

0800e4a8 <_ZdlPvj>:
 800e4a8:	f7ff bffc 	b.w	800e4a4 <_ZdlPv>

0800e4ac <_ZdaPv>:
 800e4ac:	f7ff bffa 	b.w	800e4a4 <_ZdlPv>

0800e4b0 <_Znwj>:
 800e4b0:	2801      	cmp	r0, #1
 800e4b2:	bf38      	it	cc
 800e4b4:	2001      	movcc	r0, #1
 800e4b6:	b510      	push	{r4, lr}
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4620      	mov	r0, r4
 800e4bc:	f000 f82e 	bl	800e51c <malloc>
 800e4c0:	b100      	cbz	r0, 800e4c4 <_Znwj+0x14>
 800e4c2:	bd10      	pop	{r4, pc}
 800e4c4:	f000 f818 	bl	800e4f8 <_ZSt15get_new_handlerv>
 800e4c8:	b908      	cbnz	r0, 800e4ce <_Znwj+0x1e>
 800e4ca:	f000 f81b 	bl	800e504 <abort>
 800e4ce:	4780      	blx	r0
 800e4d0:	e7f3      	b.n	800e4ba <_Znwj+0xa>

0800e4d2 <_Znaj>:
 800e4d2:	f7ff bfed 	b.w	800e4b0 <_Znwj>

0800e4d6 <_ZNSaIcEC1Ev>:
 800e4d6:	4770      	bx	lr

0800e4d8 <_ZNSaIcEC1ERKS_>:
 800e4d8:	4770      	bx	lr

0800e4da <_ZNSaIcED1Ev>:
 800e4da:	4770      	bx	lr

0800e4dc <_ZSt17__throw_bad_allocv>:
 800e4dc:	b508      	push	{r3, lr}
 800e4de:	f000 f811 	bl	800e504 <abort>

0800e4e2 <_ZSt28__throw_bad_array_new_lengthv>:
 800e4e2:	b508      	push	{r3, lr}
 800e4e4:	f000 f80e 	bl	800e504 <abort>

0800e4e8 <_ZSt20__throw_length_errorPKc>:
 800e4e8:	b508      	push	{r3, lr}
 800e4ea:	f000 f80b 	bl	800e504 <abort>

0800e4ee <_ZSt24__throw_out_of_range_fmtPKcz>:
 800e4ee:	b40f      	push	{r0, r1, r2, r3}
 800e4f0:	b508      	push	{r3, lr}
 800e4f2:	f000 f807 	bl	800e504 <abort>
	...

0800e4f8 <_ZSt15get_new_handlerv>:
 800e4f8:	4b01      	ldr	r3, [pc, #4]	@ (800e500 <_ZSt15get_new_handlerv+0x8>)
 800e4fa:	e8d3 0faf 	lda	r0, [r3]
 800e4fe:	4770      	bx	lr
 800e500:	200001fc 	.word	0x200001fc

0800e504 <abort>:
 800e504:	2006      	movs	r0, #6
 800e506:	b508      	push	{r3, lr}
 800e508:	f000 f994 	bl	800e834 <raise>
 800e50c:	2001      	movs	r0, #1
 800e50e:	f7f5 fc6d 	bl	8003dec <_exit>

0800e512 <atoi>:
 800e512:	220a      	movs	r2, #10
 800e514:	2100      	movs	r1, #0
 800e516:	f000 b939 	b.w	800e78c <strtol>
	...

0800e51c <malloc>:
 800e51c:	4b02      	ldr	r3, [pc, #8]	@ (800e528 <malloc+0xc>)
 800e51e:	4601      	mov	r1, r0
 800e520:	6818      	ldr	r0, [r3, #0]
 800e522:	f000 b82d 	b.w	800e580 <_malloc_r>
 800e526:	bf00      	nop
 800e528:	2000000c 	.word	0x2000000c

0800e52c <free>:
 800e52c:	4b02      	ldr	r3, [pc, #8]	@ (800e538 <free+0xc>)
 800e52e:	4601      	mov	r1, r0
 800e530:	6818      	ldr	r0, [r3, #0]
 800e532:	f000 b9e5 	b.w	800e900 <_free_r>
 800e536:	bf00      	nop
 800e538:	2000000c 	.word	0x2000000c

0800e53c <sbrk_aligned>:
 800e53c:	b570      	push	{r4, r5, r6, lr}
 800e53e:	4e0f      	ldr	r6, [pc, #60]	@ (800e57c <sbrk_aligned+0x40>)
 800e540:	460c      	mov	r4, r1
 800e542:	4605      	mov	r5, r0
 800e544:	6831      	ldr	r1, [r6, #0]
 800e546:	b911      	cbnz	r1, 800e54e <sbrk_aligned+0x12>
 800e548:	f000 f990 	bl	800e86c <_sbrk_r>
 800e54c:	6030      	str	r0, [r6, #0]
 800e54e:	4621      	mov	r1, r4
 800e550:	4628      	mov	r0, r5
 800e552:	f000 f98b 	bl	800e86c <_sbrk_r>
 800e556:	1c43      	adds	r3, r0, #1
 800e558:	d103      	bne.n	800e562 <sbrk_aligned+0x26>
 800e55a:	f04f 34ff 	mov.w	r4, #4294967295
 800e55e:	4620      	mov	r0, r4
 800e560:	bd70      	pop	{r4, r5, r6, pc}
 800e562:	1cc4      	adds	r4, r0, #3
 800e564:	f024 0403 	bic.w	r4, r4, #3
 800e568:	42a0      	cmp	r0, r4
 800e56a:	d0f8      	beq.n	800e55e <sbrk_aligned+0x22>
 800e56c:	1a21      	subs	r1, r4, r0
 800e56e:	4628      	mov	r0, r5
 800e570:	f000 f97c 	bl	800e86c <_sbrk_r>
 800e574:	3001      	adds	r0, #1
 800e576:	d1f2      	bne.n	800e55e <sbrk_aligned+0x22>
 800e578:	e7ef      	b.n	800e55a <sbrk_aligned+0x1e>
 800e57a:	bf00      	nop
 800e57c:	20000200 	.word	0x20000200

0800e580 <_malloc_r>:
 800e580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e584:	1ccd      	adds	r5, r1, #3
 800e586:	4606      	mov	r6, r0
 800e588:	f025 0503 	bic.w	r5, r5, #3
 800e58c:	3508      	adds	r5, #8
 800e58e:	2d0c      	cmp	r5, #12
 800e590:	bf38      	it	cc
 800e592:	250c      	movcc	r5, #12
 800e594:	2d00      	cmp	r5, #0
 800e596:	db01      	blt.n	800e59c <_malloc_r+0x1c>
 800e598:	42a9      	cmp	r1, r5
 800e59a:	d904      	bls.n	800e5a6 <_malloc_r+0x26>
 800e59c:	230c      	movs	r3, #12
 800e59e:	6033      	str	r3, [r6, #0]
 800e5a0:	2000      	movs	r0, #0
 800e5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e67c <_malloc_r+0xfc>
 800e5aa:	f000 f869 	bl	800e680 <__malloc_lock>
 800e5ae:	f8d8 3000 	ldr.w	r3, [r8]
 800e5b2:	461c      	mov	r4, r3
 800e5b4:	bb44      	cbnz	r4, 800e608 <_malloc_r+0x88>
 800e5b6:	4629      	mov	r1, r5
 800e5b8:	4630      	mov	r0, r6
 800e5ba:	f7ff ffbf 	bl	800e53c <sbrk_aligned>
 800e5be:	1c43      	adds	r3, r0, #1
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	d158      	bne.n	800e676 <_malloc_r+0xf6>
 800e5c4:	f8d8 4000 	ldr.w	r4, [r8]
 800e5c8:	4627      	mov	r7, r4
 800e5ca:	2f00      	cmp	r7, #0
 800e5cc:	d143      	bne.n	800e656 <_malloc_r+0xd6>
 800e5ce:	2c00      	cmp	r4, #0
 800e5d0:	d04b      	beq.n	800e66a <_malloc_r+0xea>
 800e5d2:	6823      	ldr	r3, [r4, #0]
 800e5d4:	4639      	mov	r1, r7
 800e5d6:	4630      	mov	r0, r6
 800e5d8:	eb04 0903 	add.w	r9, r4, r3
 800e5dc:	f000 f946 	bl	800e86c <_sbrk_r>
 800e5e0:	4581      	cmp	r9, r0
 800e5e2:	d142      	bne.n	800e66a <_malloc_r+0xea>
 800e5e4:	6821      	ldr	r1, [r4, #0]
 800e5e6:	4630      	mov	r0, r6
 800e5e8:	1a6d      	subs	r5, r5, r1
 800e5ea:	4629      	mov	r1, r5
 800e5ec:	f7ff ffa6 	bl	800e53c <sbrk_aligned>
 800e5f0:	3001      	adds	r0, #1
 800e5f2:	d03a      	beq.n	800e66a <_malloc_r+0xea>
 800e5f4:	6823      	ldr	r3, [r4, #0]
 800e5f6:	442b      	add	r3, r5
 800e5f8:	6023      	str	r3, [r4, #0]
 800e5fa:	f8d8 3000 	ldr.w	r3, [r8]
 800e5fe:	685a      	ldr	r2, [r3, #4]
 800e600:	bb62      	cbnz	r2, 800e65c <_malloc_r+0xdc>
 800e602:	f8c8 7000 	str.w	r7, [r8]
 800e606:	e00f      	b.n	800e628 <_malloc_r+0xa8>
 800e608:	6822      	ldr	r2, [r4, #0]
 800e60a:	1b52      	subs	r2, r2, r5
 800e60c:	d420      	bmi.n	800e650 <_malloc_r+0xd0>
 800e60e:	2a0b      	cmp	r2, #11
 800e610:	d917      	bls.n	800e642 <_malloc_r+0xc2>
 800e612:	1961      	adds	r1, r4, r5
 800e614:	42a3      	cmp	r3, r4
 800e616:	6025      	str	r5, [r4, #0]
 800e618:	bf18      	it	ne
 800e61a:	6059      	strne	r1, [r3, #4]
 800e61c:	6863      	ldr	r3, [r4, #4]
 800e61e:	bf08      	it	eq
 800e620:	f8c8 1000 	streq.w	r1, [r8]
 800e624:	5162      	str	r2, [r4, r5]
 800e626:	604b      	str	r3, [r1, #4]
 800e628:	4630      	mov	r0, r6
 800e62a:	f000 f82f 	bl	800e68c <__malloc_unlock>
 800e62e:	f104 000b 	add.w	r0, r4, #11
 800e632:	1d23      	adds	r3, r4, #4
 800e634:	f020 0007 	bic.w	r0, r0, #7
 800e638:	1ac2      	subs	r2, r0, r3
 800e63a:	bf1c      	itt	ne
 800e63c:	1a1b      	subne	r3, r3, r0
 800e63e:	50a3      	strne	r3, [r4, r2]
 800e640:	e7af      	b.n	800e5a2 <_malloc_r+0x22>
 800e642:	6862      	ldr	r2, [r4, #4]
 800e644:	42a3      	cmp	r3, r4
 800e646:	bf0c      	ite	eq
 800e648:	f8c8 2000 	streq.w	r2, [r8]
 800e64c:	605a      	strne	r2, [r3, #4]
 800e64e:	e7eb      	b.n	800e628 <_malloc_r+0xa8>
 800e650:	4623      	mov	r3, r4
 800e652:	6864      	ldr	r4, [r4, #4]
 800e654:	e7ae      	b.n	800e5b4 <_malloc_r+0x34>
 800e656:	463c      	mov	r4, r7
 800e658:	687f      	ldr	r7, [r7, #4]
 800e65a:	e7b6      	b.n	800e5ca <_malloc_r+0x4a>
 800e65c:	461a      	mov	r2, r3
 800e65e:	685b      	ldr	r3, [r3, #4]
 800e660:	42a3      	cmp	r3, r4
 800e662:	d1fb      	bne.n	800e65c <_malloc_r+0xdc>
 800e664:	2300      	movs	r3, #0
 800e666:	6053      	str	r3, [r2, #4]
 800e668:	e7de      	b.n	800e628 <_malloc_r+0xa8>
 800e66a:	230c      	movs	r3, #12
 800e66c:	4630      	mov	r0, r6
 800e66e:	6033      	str	r3, [r6, #0]
 800e670:	f000 f80c 	bl	800e68c <__malloc_unlock>
 800e674:	e794      	b.n	800e5a0 <_malloc_r+0x20>
 800e676:	6005      	str	r5, [r0, #0]
 800e678:	e7d6      	b.n	800e628 <_malloc_r+0xa8>
 800e67a:	bf00      	nop
 800e67c:	20000204 	.word	0x20000204

0800e680 <__malloc_lock>:
 800e680:	4801      	ldr	r0, [pc, #4]	@ (800e688 <__malloc_lock+0x8>)
 800e682:	f000 b92d 	b.w	800e8e0 <__retarget_lock_acquire_recursive>
 800e686:	bf00      	nop
 800e688:	20000344 	.word	0x20000344

0800e68c <__malloc_unlock>:
 800e68c:	4801      	ldr	r0, [pc, #4]	@ (800e694 <__malloc_unlock+0x8>)
 800e68e:	f000 b928 	b.w	800e8e2 <__retarget_lock_release_recursive>
 800e692:	bf00      	nop
 800e694:	20000344 	.word	0x20000344

0800e698 <_strtol_l.constprop.0>:
 800e698:	2b24      	cmp	r3, #36	@ 0x24
 800e69a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e69e:	4686      	mov	lr, r0
 800e6a0:	4690      	mov	r8, r2
 800e6a2:	d801      	bhi.n	800e6a8 <_strtol_l.constprop.0+0x10>
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	d106      	bne.n	800e6b6 <_strtol_l.constprop.0+0x1e>
 800e6a8:	f000 f8f0 	bl	800e88c <__errno>
 800e6ac:	2316      	movs	r3, #22
 800e6ae:	6003      	str	r3, [r0, #0]
 800e6b0:	2000      	movs	r0, #0
 800e6b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6b6:	460d      	mov	r5, r1
 800e6b8:	4833      	ldr	r0, [pc, #204]	@ (800e788 <_strtol_l.constprop.0+0xf0>)
 800e6ba:	462a      	mov	r2, r5
 800e6bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e6c0:	5d06      	ldrb	r6, [r0, r4]
 800e6c2:	f016 0608 	ands.w	r6, r6, #8
 800e6c6:	d1f8      	bne.n	800e6ba <_strtol_l.constprop.0+0x22>
 800e6c8:	2c2d      	cmp	r4, #45	@ 0x2d
 800e6ca:	d12d      	bne.n	800e728 <_strtol_l.constprop.0+0x90>
 800e6cc:	782c      	ldrb	r4, [r5, #0]
 800e6ce:	2601      	movs	r6, #1
 800e6d0:	1c95      	adds	r5, r2, #2
 800e6d2:	f033 0210 	bics.w	r2, r3, #16
 800e6d6:	d109      	bne.n	800e6ec <_strtol_l.constprop.0+0x54>
 800e6d8:	2c30      	cmp	r4, #48	@ 0x30
 800e6da:	d12a      	bne.n	800e732 <_strtol_l.constprop.0+0x9a>
 800e6dc:	782a      	ldrb	r2, [r5, #0]
 800e6de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e6e2:	2a58      	cmp	r2, #88	@ 0x58
 800e6e4:	d125      	bne.n	800e732 <_strtol_l.constprop.0+0x9a>
 800e6e6:	786c      	ldrb	r4, [r5, #1]
 800e6e8:	2310      	movs	r3, #16
 800e6ea:	3502      	adds	r5, #2
 800e6ec:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e6f6:	4610      	mov	r0, r2
 800e6f8:	fbbc f9f3 	udiv	r9, ip, r3
 800e6fc:	fb03 ca19 	mls	sl, r3, r9, ip
 800e700:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e704:	2f09      	cmp	r7, #9
 800e706:	d81b      	bhi.n	800e740 <_strtol_l.constprop.0+0xa8>
 800e708:	463c      	mov	r4, r7
 800e70a:	42a3      	cmp	r3, r4
 800e70c:	dd27      	ble.n	800e75e <_strtol_l.constprop.0+0xc6>
 800e70e:	1c57      	adds	r7, r2, #1
 800e710:	d007      	beq.n	800e722 <_strtol_l.constprop.0+0x8a>
 800e712:	4581      	cmp	r9, r0
 800e714:	d320      	bcc.n	800e758 <_strtol_l.constprop.0+0xc0>
 800e716:	d101      	bne.n	800e71c <_strtol_l.constprop.0+0x84>
 800e718:	45a2      	cmp	sl, r4
 800e71a:	db1d      	blt.n	800e758 <_strtol_l.constprop.0+0xc0>
 800e71c:	fb00 4003 	mla	r0, r0, r3, r4
 800e720:	2201      	movs	r2, #1
 800e722:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e726:	e7eb      	b.n	800e700 <_strtol_l.constprop.0+0x68>
 800e728:	2c2b      	cmp	r4, #43	@ 0x2b
 800e72a:	bf04      	itt	eq
 800e72c:	782c      	ldrbeq	r4, [r5, #0]
 800e72e:	1c95      	addeq	r5, r2, #2
 800e730:	e7cf      	b.n	800e6d2 <_strtol_l.constprop.0+0x3a>
 800e732:	2b00      	cmp	r3, #0
 800e734:	d1da      	bne.n	800e6ec <_strtol_l.constprop.0+0x54>
 800e736:	2c30      	cmp	r4, #48	@ 0x30
 800e738:	bf0c      	ite	eq
 800e73a:	2308      	moveq	r3, #8
 800e73c:	230a      	movne	r3, #10
 800e73e:	e7d5      	b.n	800e6ec <_strtol_l.constprop.0+0x54>
 800e740:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e744:	2f19      	cmp	r7, #25
 800e746:	d801      	bhi.n	800e74c <_strtol_l.constprop.0+0xb4>
 800e748:	3c37      	subs	r4, #55	@ 0x37
 800e74a:	e7de      	b.n	800e70a <_strtol_l.constprop.0+0x72>
 800e74c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e750:	2f19      	cmp	r7, #25
 800e752:	d804      	bhi.n	800e75e <_strtol_l.constprop.0+0xc6>
 800e754:	3c57      	subs	r4, #87	@ 0x57
 800e756:	e7d8      	b.n	800e70a <_strtol_l.constprop.0+0x72>
 800e758:	f04f 32ff 	mov.w	r2, #4294967295
 800e75c:	e7e1      	b.n	800e722 <_strtol_l.constprop.0+0x8a>
 800e75e:	1c53      	adds	r3, r2, #1
 800e760:	d108      	bne.n	800e774 <_strtol_l.constprop.0+0xdc>
 800e762:	2322      	movs	r3, #34	@ 0x22
 800e764:	4660      	mov	r0, ip
 800e766:	f8ce 3000 	str.w	r3, [lr]
 800e76a:	f1b8 0f00 	cmp.w	r8, #0
 800e76e:	d0a0      	beq.n	800e6b2 <_strtol_l.constprop.0+0x1a>
 800e770:	1e69      	subs	r1, r5, #1
 800e772:	e006      	b.n	800e782 <_strtol_l.constprop.0+0xea>
 800e774:	b106      	cbz	r6, 800e778 <_strtol_l.constprop.0+0xe0>
 800e776:	4240      	negs	r0, r0
 800e778:	f1b8 0f00 	cmp.w	r8, #0
 800e77c:	d099      	beq.n	800e6b2 <_strtol_l.constprop.0+0x1a>
 800e77e:	2a00      	cmp	r2, #0
 800e780:	d1f6      	bne.n	800e770 <_strtol_l.constprop.0+0xd8>
 800e782:	f8c8 1000 	str.w	r1, [r8]
 800e786:	e794      	b.n	800e6b2 <_strtol_l.constprop.0+0x1a>
 800e788:	0800ec39 	.word	0x0800ec39

0800e78c <strtol>:
 800e78c:	4613      	mov	r3, r2
 800e78e:	460a      	mov	r2, r1
 800e790:	4601      	mov	r1, r0
 800e792:	4802      	ldr	r0, [pc, #8]	@ (800e79c <strtol+0x10>)
 800e794:	6800      	ldr	r0, [r0, #0]
 800e796:	f7ff bf7f 	b.w	800e698 <_strtol_l.constprop.0>
 800e79a:	bf00      	nop
 800e79c:	2000000c 	.word	0x2000000c

0800e7a0 <memmove>:
 800e7a0:	4288      	cmp	r0, r1
 800e7a2:	b510      	push	{r4, lr}
 800e7a4:	eb01 0402 	add.w	r4, r1, r2
 800e7a8:	d902      	bls.n	800e7b0 <memmove+0x10>
 800e7aa:	4284      	cmp	r4, r0
 800e7ac:	4623      	mov	r3, r4
 800e7ae:	d807      	bhi.n	800e7c0 <memmove+0x20>
 800e7b0:	1e43      	subs	r3, r0, #1
 800e7b2:	42a1      	cmp	r1, r4
 800e7b4:	d008      	beq.n	800e7c8 <memmove+0x28>
 800e7b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7be:	e7f8      	b.n	800e7b2 <memmove+0x12>
 800e7c0:	4402      	add	r2, r0
 800e7c2:	4601      	mov	r1, r0
 800e7c4:	428a      	cmp	r2, r1
 800e7c6:	d100      	bne.n	800e7ca <memmove+0x2a>
 800e7c8:	bd10      	pop	{r4, pc}
 800e7ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7d2:	e7f7      	b.n	800e7c4 <memmove+0x24>

0800e7d4 <memset>:
 800e7d4:	4402      	add	r2, r0
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	4293      	cmp	r3, r2
 800e7da:	d100      	bne.n	800e7de <memset+0xa>
 800e7dc:	4770      	bx	lr
 800e7de:	f803 1b01 	strb.w	r1, [r3], #1
 800e7e2:	e7f9      	b.n	800e7d8 <memset+0x4>

0800e7e4 <_raise_r>:
 800e7e4:	291f      	cmp	r1, #31
 800e7e6:	b538      	push	{r3, r4, r5, lr}
 800e7e8:	4605      	mov	r5, r0
 800e7ea:	460c      	mov	r4, r1
 800e7ec:	d904      	bls.n	800e7f8 <_raise_r+0x14>
 800e7ee:	2316      	movs	r3, #22
 800e7f0:	6003      	str	r3, [r0, #0]
 800e7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e7f6:	bd38      	pop	{r3, r4, r5, pc}
 800e7f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e7fa:	b112      	cbz	r2, 800e802 <_raise_r+0x1e>
 800e7fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e800:	b94b      	cbnz	r3, 800e816 <_raise_r+0x32>
 800e802:	4628      	mov	r0, r5
 800e804:	f000 f830 	bl	800e868 <_getpid_r>
 800e808:	4622      	mov	r2, r4
 800e80a:	4601      	mov	r1, r0
 800e80c:	4628      	mov	r0, r5
 800e80e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e812:	f000 b817 	b.w	800e844 <_kill_r>
 800e816:	2b01      	cmp	r3, #1
 800e818:	d00a      	beq.n	800e830 <_raise_r+0x4c>
 800e81a:	1c59      	adds	r1, r3, #1
 800e81c:	d103      	bne.n	800e826 <_raise_r+0x42>
 800e81e:	2316      	movs	r3, #22
 800e820:	6003      	str	r3, [r0, #0]
 800e822:	2001      	movs	r0, #1
 800e824:	e7e7      	b.n	800e7f6 <_raise_r+0x12>
 800e826:	2100      	movs	r1, #0
 800e828:	4620      	mov	r0, r4
 800e82a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e82e:	4798      	blx	r3
 800e830:	2000      	movs	r0, #0
 800e832:	e7e0      	b.n	800e7f6 <_raise_r+0x12>

0800e834 <raise>:
 800e834:	4b02      	ldr	r3, [pc, #8]	@ (800e840 <raise+0xc>)
 800e836:	4601      	mov	r1, r0
 800e838:	6818      	ldr	r0, [r3, #0]
 800e83a:	f7ff bfd3 	b.w	800e7e4 <_raise_r>
 800e83e:	bf00      	nop
 800e840:	2000000c 	.word	0x2000000c

0800e844 <_kill_r>:
 800e844:	b538      	push	{r3, r4, r5, lr}
 800e846:	2300      	movs	r3, #0
 800e848:	4d06      	ldr	r5, [pc, #24]	@ (800e864 <_kill_r+0x20>)
 800e84a:	4604      	mov	r4, r0
 800e84c:	4608      	mov	r0, r1
 800e84e:	4611      	mov	r1, r2
 800e850:	602b      	str	r3, [r5, #0]
 800e852:	f7f5 fabb 	bl	8003dcc <_kill>
 800e856:	1c43      	adds	r3, r0, #1
 800e858:	d102      	bne.n	800e860 <_kill_r+0x1c>
 800e85a:	682b      	ldr	r3, [r5, #0]
 800e85c:	b103      	cbz	r3, 800e860 <_kill_r+0x1c>
 800e85e:	6023      	str	r3, [r4, #0]
 800e860:	bd38      	pop	{r3, r4, r5, pc}
 800e862:	bf00      	nop
 800e864:	20000340 	.word	0x20000340

0800e868 <_getpid_r>:
 800e868:	f7f5 baa8 	b.w	8003dbc <_getpid>

0800e86c <_sbrk_r>:
 800e86c:	b538      	push	{r3, r4, r5, lr}
 800e86e:	2300      	movs	r3, #0
 800e870:	4d05      	ldr	r5, [pc, #20]	@ (800e888 <_sbrk_r+0x1c>)
 800e872:	4604      	mov	r4, r0
 800e874:	4608      	mov	r0, r1
 800e876:	602b      	str	r3, [r5, #0]
 800e878:	f7f5 fac4 	bl	8003e04 <_sbrk>
 800e87c:	1c43      	adds	r3, r0, #1
 800e87e:	d102      	bne.n	800e886 <_sbrk_r+0x1a>
 800e880:	682b      	ldr	r3, [r5, #0]
 800e882:	b103      	cbz	r3, 800e886 <_sbrk_r+0x1a>
 800e884:	6023      	str	r3, [r4, #0]
 800e886:	bd38      	pop	{r3, r4, r5, pc}
 800e888:	20000340 	.word	0x20000340

0800e88c <__errno>:
 800e88c:	4b01      	ldr	r3, [pc, #4]	@ (800e894 <__errno+0x8>)
 800e88e:	6818      	ldr	r0, [r3, #0]
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop
 800e894:	2000000c 	.word	0x2000000c

0800e898 <__libc_init_array>:
 800e898:	b570      	push	{r4, r5, r6, lr}
 800e89a:	4d0d      	ldr	r5, [pc, #52]	@ (800e8d0 <__libc_init_array+0x38>)
 800e89c:	2600      	movs	r6, #0
 800e89e:	4c0d      	ldr	r4, [pc, #52]	@ (800e8d4 <__libc_init_array+0x3c>)
 800e8a0:	1b64      	subs	r4, r4, r5
 800e8a2:	10a4      	asrs	r4, r4, #2
 800e8a4:	42a6      	cmp	r6, r4
 800e8a6:	d109      	bne.n	800e8bc <__libc_init_array+0x24>
 800e8a8:	4d0b      	ldr	r5, [pc, #44]	@ (800e8d8 <__libc_init_array+0x40>)
 800e8aa:	2600      	movs	r6, #0
 800e8ac:	4c0b      	ldr	r4, [pc, #44]	@ (800e8dc <__libc_init_array+0x44>)
 800e8ae:	f000 f871 	bl	800e994 <_init>
 800e8b2:	1b64      	subs	r4, r4, r5
 800e8b4:	10a4      	asrs	r4, r4, #2
 800e8b6:	42a6      	cmp	r6, r4
 800e8b8:	d105      	bne.n	800e8c6 <__libc_init_array+0x2e>
 800e8ba:	bd70      	pop	{r4, r5, r6, pc}
 800e8bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8c0:	3601      	adds	r6, #1
 800e8c2:	4798      	blx	r3
 800e8c4:	e7ee      	b.n	800e8a4 <__libc_init_array+0xc>
 800e8c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8ca:	3601      	adds	r6, #1
 800e8cc:	4798      	blx	r3
 800e8ce:	e7f2      	b.n	800e8b6 <__libc_init_array+0x1e>
 800e8d0:	0800ed44 	.word	0x0800ed44
 800e8d4:	0800ed44 	.word	0x0800ed44
 800e8d8:	0800ed44 	.word	0x0800ed44
 800e8dc:	0800ed48 	.word	0x0800ed48

0800e8e0 <__retarget_lock_acquire_recursive>:
 800e8e0:	4770      	bx	lr

0800e8e2 <__retarget_lock_release_recursive>:
 800e8e2:	4770      	bx	lr

0800e8e4 <memcpy>:
 800e8e4:	440a      	add	r2, r1
 800e8e6:	1e43      	subs	r3, r0, #1
 800e8e8:	4291      	cmp	r1, r2
 800e8ea:	d100      	bne.n	800e8ee <memcpy+0xa>
 800e8ec:	4770      	bx	lr
 800e8ee:	b510      	push	{r4, lr}
 800e8f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8f4:	4291      	cmp	r1, r2
 800e8f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8fa:	d1f9      	bne.n	800e8f0 <memcpy+0xc>
 800e8fc:	bd10      	pop	{r4, pc}
	...

0800e900 <_free_r>:
 800e900:	b538      	push	{r3, r4, r5, lr}
 800e902:	4605      	mov	r5, r0
 800e904:	2900      	cmp	r1, #0
 800e906:	d041      	beq.n	800e98c <_free_r+0x8c>
 800e908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e90c:	1f0c      	subs	r4, r1, #4
 800e90e:	2b00      	cmp	r3, #0
 800e910:	bfb8      	it	lt
 800e912:	18e4      	addlt	r4, r4, r3
 800e914:	f7ff feb4 	bl	800e680 <__malloc_lock>
 800e918:	4a1d      	ldr	r2, [pc, #116]	@ (800e990 <_free_r+0x90>)
 800e91a:	6813      	ldr	r3, [r2, #0]
 800e91c:	b933      	cbnz	r3, 800e92c <_free_r+0x2c>
 800e91e:	6063      	str	r3, [r4, #4]
 800e920:	6014      	str	r4, [r2, #0]
 800e922:	4628      	mov	r0, r5
 800e924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e928:	f7ff beb0 	b.w	800e68c <__malloc_unlock>
 800e92c:	42a3      	cmp	r3, r4
 800e92e:	d908      	bls.n	800e942 <_free_r+0x42>
 800e930:	6820      	ldr	r0, [r4, #0]
 800e932:	1821      	adds	r1, r4, r0
 800e934:	428b      	cmp	r3, r1
 800e936:	bf01      	itttt	eq
 800e938:	6819      	ldreq	r1, [r3, #0]
 800e93a:	685b      	ldreq	r3, [r3, #4]
 800e93c:	1809      	addeq	r1, r1, r0
 800e93e:	6021      	streq	r1, [r4, #0]
 800e940:	e7ed      	b.n	800e91e <_free_r+0x1e>
 800e942:	461a      	mov	r2, r3
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	b10b      	cbz	r3, 800e94c <_free_r+0x4c>
 800e948:	42a3      	cmp	r3, r4
 800e94a:	d9fa      	bls.n	800e942 <_free_r+0x42>
 800e94c:	6811      	ldr	r1, [r2, #0]
 800e94e:	1850      	adds	r0, r2, r1
 800e950:	42a0      	cmp	r0, r4
 800e952:	d10b      	bne.n	800e96c <_free_r+0x6c>
 800e954:	6820      	ldr	r0, [r4, #0]
 800e956:	4401      	add	r1, r0
 800e958:	1850      	adds	r0, r2, r1
 800e95a:	6011      	str	r1, [r2, #0]
 800e95c:	4283      	cmp	r3, r0
 800e95e:	d1e0      	bne.n	800e922 <_free_r+0x22>
 800e960:	6818      	ldr	r0, [r3, #0]
 800e962:	685b      	ldr	r3, [r3, #4]
 800e964:	4408      	add	r0, r1
 800e966:	6053      	str	r3, [r2, #4]
 800e968:	6010      	str	r0, [r2, #0]
 800e96a:	e7da      	b.n	800e922 <_free_r+0x22>
 800e96c:	d902      	bls.n	800e974 <_free_r+0x74>
 800e96e:	230c      	movs	r3, #12
 800e970:	602b      	str	r3, [r5, #0]
 800e972:	e7d6      	b.n	800e922 <_free_r+0x22>
 800e974:	6820      	ldr	r0, [r4, #0]
 800e976:	1821      	adds	r1, r4, r0
 800e978:	428b      	cmp	r3, r1
 800e97a:	bf02      	ittt	eq
 800e97c:	6819      	ldreq	r1, [r3, #0]
 800e97e:	685b      	ldreq	r3, [r3, #4]
 800e980:	1809      	addeq	r1, r1, r0
 800e982:	6063      	str	r3, [r4, #4]
 800e984:	bf08      	it	eq
 800e986:	6021      	streq	r1, [r4, #0]
 800e988:	6054      	str	r4, [r2, #4]
 800e98a:	e7ca      	b.n	800e922 <_free_r+0x22>
 800e98c:	bd38      	pop	{r3, r4, r5, pc}
 800e98e:	bf00      	nop
 800e990:	20000204 	.word	0x20000204

0800e994 <_init>:
 800e994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e996:	bf00      	nop
 800e998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e99a:	bc08      	pop	{r3}
 800e99c:	469e      	mov	lr, r3
 800e99e:	4770      	bx	lr

0800e9a0 <_fini>:
 800e9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9a2:	bf00      	nop
 800e9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9a6:	bc08      	pop	{r3}
 800e9a8:	469e      	mov	lr, r3
 800e9aa:	4770      	bx	lr
