{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449015153035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449015153036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 19:12:32 2015 " "Processing started: Tue Dec 01 19:12:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449015153036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449015153036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449015153036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449015153908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file tscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 TScreen " "Found entity 1: TScreen" {  } { { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background2.v 1 1 " "Found 1 design units, including 1 entities, in source file background2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background2 " "Found entity 1: Background2" {  } { { "Background2.v" "" { Text "D:/School/ECE 241/Project0.85/Background2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram files/reticle.v 1 1 " "Found 1 design units, including 1 entities, in source file ram files/reticle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reticle " "Found entity 1: Reticle" {  } { { "ram files/Reticle.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/Reticle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file timedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeDisplayController " "Found entity 1: TimeDisplayController" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shooter.v 3 3 " "Found 3 design units, including 3 entities, in source file shooter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shooter " "Found entity 1: Shooter" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154341 ""} { "Info" "ISGN_ENTITY_NAME" "2 Target " "Found entity 2: Target" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154341 ""} { "Info" "ISGN_ENTITY_NAME" "3 LFSR " "Found entity 3: LFSR" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram files/background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram files/background.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "ram files/background.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/background.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram files/framestorage.v 2 2 " "Found 2 design units, including 2 entities, in source file ram files/framestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiFrameStorage " "Found entity 1: multiFrameStorage" {  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""} { "Info" "ISGN_ENTITY_NAME" "2 frameStorage " "Found entity 2: frameStorage" {  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "D:/School/ECE 241/Project0.85/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "HexDecoder.v" "" { Text "D:/School/ECE 241/Project0.85/HexDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file imageprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcessor " "Found entity 1: ImageProcessor" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449015154365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "D:/School/ECE 241/Project0.85/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "D:/School/ECE 241/Project0.85/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "D:/School/ECE 241/Project0.85/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "D:/School/ECE 241/Project0.85/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "D:/School/ECE 241/Project0.85/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "D:/School/ECE 241/Project0.85/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "D:/School/ECE 241/Project0.85/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "D:/School/ECE 241/Project0.85/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "D:/School/ECE 241/Project0.85/v/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "D:/School/ECE 241/Project0.85/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "D:/School/ECE 241/Project0.85/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "D:/School/ECE 241/Project0.85/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED DE1_SoC_TV.v(163) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(163): created implicit net for \"LED\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(225) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(225): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015154412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_TV " "Elaborating entity \"DE1_SoC_TV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449015154580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED DE1_SoC_TV.v(163) " "Verilog HDL or VHDL warning at DE1_SoC_TV.v(163): object \"LED\" assigned a value but never read" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449015154612 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 DE1_SoC_TV.v(163) " "Verilog HDL assignment warning at DE1_SoC_TV.v(163): truncated value with size 11 to match size of target (1)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154612 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(312) " "Verilog HDL assignment warning at DE1_SoC_TV.v(312): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(314) " "Verilog HDL assignment warning at DE1_SoC_TV.v(314): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(378) " "Verilog HDL assignment warning at DE1_SoC_TV.v(378): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(382) " "Verilog HDL assignment warning at DE1_SoC_TV.v(382): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(386) " "Verilog HDL assignment warning at DE1_SoC_TV.v(386): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(390) " "Verilog HDL assignment warning at DE1_SoC_TV.v(390): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(394) " "Verilog HDL assignment warning at DE1_SoC_TV.v(394): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(398) " "Verilog HDL assignment warning at DE1_SoC_TV.v(398): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(402) " "Verilog HDL assignment warning at DE1_SoC_TV.v(402): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(406) " "Verilog HDL assignment warning at DE1_SoC_TV.v(406): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(410) " "Verilog HDL assignment warning at DE1_SoC_TV.v(410): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_TV.v(414) " "Verilog HDL assignment warning at DE1_SoC_TV.v(414): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DE1_SoC_TV.v(457) " "Verilog HDL assignment warning at DE1_SoC_TV.v(457): truncated value with size 32 to match size of target (17)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DE1_SoC_TV.v(467) " "Verilog HDL assignment warning at DE1_SoC_TV.v(467): truncated value with size 32 to match size of target (17)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_TV.v(476) " "Verilog HDL assignment warning at DE1_SoC_TV.v(476): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(488) " "Verilog HDL assignment warning at DE1_SoC_TV.v(488): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(489) " "Verilog HDL assignment warning at DE1_SoC_TV.v(489): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(490) " "Verilog HDL assignment warning at DE1_SoC_TV.v(490): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(496) " "Verilog HDL assignment warning at DE1_SoC_TV.v(496): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154627 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(519) " "Verilog HDL assignment warning at DE1_SoC_TV.v(519): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154644 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(520) " "Verilog HDL assignment warning at DE1_SoC_TV.v(520): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154644 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(521) " "Verilog HDL assignment warning at DE1_SoC_TV.v(521): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154645 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(527) " "Verilog HDL assignment warning at DE1_SoC_TV.v(527): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154645 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(528) " "Verilog HDL assignment warning at DE1_SoC_TV.v(528): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154646 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(529) " "Verilog HDL assignment warning at DE1_SoC_TV.v(529): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154646 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(535) " "Verilog HDL assignment warning at DE1_SoC_TV.v(535): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154647 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(536) " "Verilog HDL assignment warning at DE1_SoC_TV.v(536): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154647 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(537) " "Verilog HDL assignment warning at DE1_SoC_TV.v(537): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154648 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(543) " "Verilog HDL assignment warning at DE1_SoC_TV.v(543): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(544) " "Verilog HDL assignment warning at DE1_SoC_TV.v(544): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(545) " "Verilog HDL assignment warning at DE1_SoC_TV.v(545): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(551) " "Verilog HDL assignment warning at DE1_SoC_TV.v(551): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(552) " "Verilog HDL assignment warning at DE1_SoC_TV.v(552): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(553) " "Verilog HDL assignment warning at DE1_SoC_TV.v(553): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(557) " "Verilog HDL assignment warning at DE1_SoC_TV.v(557): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(558) " "Verilog HDL assignment warning at DE1_SoC_TV.v(558): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(594) " "Verilog HDL assignment warning at DE1_SoC_TV.v(594): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(595) " "Verilog HDL assignment warning at DE1_SoC_TV.v(595): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(596) " "Verilog HDL assignment warning at DE1_SoC_TV.v(596): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(635) " "Verilog HDL assignment warning at DE1_SoC_TV.v(635): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(636) " "Verilog HDL assignment warning at DE1_SoC_TV.v(636): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE1_SoC_TV.v(637) " "Verilog HDL assignment warning at DE1_SoC_TV.v(637): truncated value with size 32 to match size of target (11)" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC_TV.v(50) " "Output port \"HEX0\" at DE1_SoC_TV.v(50) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC_TV.v(51) " "Output port \"HEX1\" at DE1_SoC_TV.v(51) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC_TV.v(52) " "Output port \"HEX2\" at DE1_SoC_TV.v(52) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC_TV.v(53) " "Output port \"HEX3\" at DE1_SoC_TV.v(53) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC_TV.v(54) " "Output port \"HEX4\" at DE1_SoC_TV.v(54) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC_TV.v(55) " "Output port \"HEX5\" at DE1_SoC_TV.v(55) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_TV.v(65) " "Output port \"LEDR\" at DE1_SoC_TV.v(65) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_TV.v(8) " "Output port \"ADC_DIN\" at DE1_SoC_TV.v(8) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_TV.v(10) " "Output port \"ADC_SCLK\" at DE1_SoC_TV.v(10) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_TV.v(59) " "Output port \"IRDA_TXD\" at DE1_SoC_TV.v(59) has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449015154649 "|DE1_SoC_TV"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE1_SoC_TV.v(17) " "Bidirectional port \"AUD_DACLRCK\" at DE1_SoC_TV.v(17) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015154665 "|DE1_SoC_TV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "DE1_SoC_TV.v" "u2" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015154980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "DE1_SoC_TV.v" "u3" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "v/Reset_Delay.v" "" { Text "D:/School/ECE 241/Project0.85/v/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015155012 "|DE1_SoC_TV|Reset_Delay:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "DE1_SoC_TV.v" "u4" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "D:/School/ECE 241/Project0.85/v/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015155012 "|DE1_SoC_TV|ITU_656_Decoder:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/ITU_656_Decoder.v" "" { Text "D:/School/ECE 241/Project0.85/v/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015155027 "|DE1_SoC_TV|ITU_656_Decoder:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "DE1_SoC_TV.v" "u5" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "LPM_DIVIDE_component" { Text "D:/School/ECE 241/Project0.85/v/DIV.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "v/DIV.v" "" { Text "D:/School/ECE 241/Project0.85/v/DIV.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015155399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155404 ""}  } { { "v/DIV.v" "" { Text "D:/School/ECE 241/Project0.85/v/DIV.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015155404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3t " "Found entity 1: lpm_divide_h3t" {  } { { "db/lpm_divide_h3t.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_h3t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015155632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015155632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_h3t DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated " "Elaborating entity \"lpm_divide_h3t\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_3li.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015155654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015155654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider " "Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_h3t.tdf" "divider" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_h3t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tuf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tuf " "Found entity 1: alt_u_div_tuf" {  } { { "db/alt_u_div_tuf.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_tuf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015155670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015155670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_tuf DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_tuf:divider " "Elaborating entity \"alt_u_div_tuf\" for hierarchy \"DIV:u5\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h3t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_tuf:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_3li.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE1_SoC_TV.v" "u6" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015155732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(364) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015155732 "|DE1_SoC_TV|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_0002 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst " "Elaborating entity \"Sdram_PLL_0002\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "sdram_pll_inst" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "altera_pll_i" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449015156246 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449015156246 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 27.0 MHz " "Parameter \"reference_clock_frequency\" = \"27.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3055 ps " "Parameter \"phase_shift1\" = \"-3055 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 18.367346 MHz " "Parameter \"output_clock_frequency2\" = \"18.367346 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156392 ""}  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015156392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015156408 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015156408 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015156408 "|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015156446 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015156446 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015156446 "|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015156462 "|DE1_SoC_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156892 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015156892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bg02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bg02 " "Found entity 1: dcfifo_bg02" {  } { { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015156962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015156962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bg02 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated " "Elaborating entity \"dcfifo_bg02\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015156993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015156993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g_gray2bin" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015156993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g1p" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "wrptr_g1p" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnb1 " "Found entity 1: altsyncram_jnb1" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jnb1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram " "Elaborating entity \"altsyncram_jnb1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\"" {  } { { "db/dcfifo_bg02.tdf" "fifo_ram" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_brp" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_dgwp" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe13" { Text "D:/School/ECE 241/Project0.85/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_bg02.tdf" "ws_dgrp" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe16" { Text "D:/School/ECE 241/Project0.85/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015157563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015157563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_bg02.tdf" "rdempty_eq_comp" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "DE1_SoC_TV.v" "u7" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "DE1_SoC_TV.v" "u8" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCbCr2RGB.v(102) " "Verilog HDL assignment warning at YCbCr2RGB.v(102): truncated value with size 32 to match size of target (21)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCbCr2RGB.v(103) " "Verilog HDL assignment warning at YCbCr2RGB.v(103): truncated value with size 32 to match size of target (21)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCbCr2RGB.v(104) " "Verilog HDL assignment warning at YCbCr2RGB.v(104): truncated value with size 32 to match size of target (21)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 YCbCr2RGB.v(109) " "Verilog HDL assignment warning at YCbCr2RGB.v(109): truncated value with size 32 to match size of target (10)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 YCbCr2RGB.v(110) " "Verilog HDL assignment warning at YCbCr2RGB.v(110): truncated value with size 32 to match size of target (10)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 YCbCr2RGB.v(111) " "Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (10)" {  } { { "v/YCbCr2RGB.v" "" { Text "D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157863 "|DE1_SoC_TV|YCbCr2RGB:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cursor Cursor:Cursor1 " "Elaborating entity \"Cursor\" for hierarchy \"Cursor:Cursor1\"" {  } { { "DE1_SoC_TV.v" "Cursor1" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Cursor.v(79) " "Verilog HDL assignment warning at Cursor.v(79): truncated value with size 32 to match size of target (11)" {  } { { "Cursor.v" "" { Text "D:/School/ECE 241/Project0.85/Cursor.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157895 "|DE1_SoC_TV|Cursor:Cursor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageProcessor Cursor:Cursor1\|ImageProcessor:imProcR " "Elaborating entity \"ImageProcessor\" for hierarchy \"Cursor:Cursor1\|ImageProcessor:imProcR\"" {  } { { "Cursor.v" "imProcR" { Text "D:/School/ECE 241/Project0.85/Cursor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageProcessor.v(62) " "Verilog HDL assignment warning at ImageProcessor.v(62): truncated value with size 32 to match size of target (1)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ImageProcessor.v(89) " "Verilog HDL assignment warning at ImageProcessor.v(89): truncated value with size 32 to match size of target (11)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ImageProcessor.v(90) " "Verilog HDL assignment warning at ImageProcessor.v(90): truncated value with size 32 to match size of target (11)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ImageProcessor.v(109) " "Verilog HDL assignment warning at ImageProcessor.v(109): truncated value with size 32 to match size of target (11)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ImageProcessor.v(124) " "Verilog HDL assignment warning at ImageProcessor.v(124): truncated value with size 32 to match size of target (11)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ImageProcessor.v(125) " "Verilog HDL assignment warning at ImageProcessor.v(125): truncated value with size 32 to match size of target (11)" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157910 "|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shooter Shooter:gameLogic " "Elaborating entity \"Shooter\" for hierarchy \"Shooter:gameLogic\"" {  } { { "DE1_SoC_TV.v" "gameLogic" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Shooter.v(297) " "Verilog HDL assignment warning at Shooter.v(297): truncated value with size 32 to match size of target (12)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157963 "|DE1_SoC_TV|Shooter:gameLogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Shooter.v(310) " "Verilog HDL assignment warning at Shooter.v(310): truncated value with size 32 to match size of target (26)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157963 "|DE1_SoC_TV|Shooter:gameLogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(324) " "Verilog HDL assignment warning at Shooter.v(324): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157963 "|DE1_SoC_TV|Shooter:gameLogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(354) " "Verilog HDL assignment warning at Shooter.v(354): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157963 "|DE1_SoC_TV|Shooter:gameLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T1 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T1\"" {  } { { "Shooter.v" "T1" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015157994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015157994 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158010 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158010 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158010 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Shooter:gameLogic\|Target:T1\|LFSR:randomGenerator1 " "Elaborating entity \"LFSR\" for hierarchy \"Shooter:gameLogic\|Target:T1\|LFSR:randomGenerator1\"" {  } { { "Shooter.v" "randomGenerator1" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Shooter.v(751) " "Verilog HDL assignment warning at Shooter.v(751): truncated value with size 32 to match size of target (5)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158025 "|DE1_SoC_TV|Shooter:gameLogic|Target:T1|LFSR:randomGenerator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T2 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T2\"" {  } { { "Shooter.v" "T2" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158047 "|DE1_SoC_TV|Shooter:gameLogic|Target:T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T3 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T3\"" {  } { { "Shooter.v" "T3" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158079 "|DE1_SoC_TV|Shooter:gameLogic|Target:T3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T4 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T4\"" {  } { { "Shooter.v" "T4" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158163 "|DE1_SoC_TV|Shooter:gameLogic|Target:T4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T5 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T5\"" {  } { { "Shooter.v" "T5" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158194 "|DE1_SoC_TV|Shooter:gameLogic|Target:T5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T6 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T6\"" {  } { { "Shooter.v" "T6" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158226 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158241 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158241 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158241 "|DE1_SoC_TV|Shooter:gameLogic|Target:T6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T7 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T7\"" {  } { { "Shooter.v" "T7" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158263 "|DE1_SoC_TV|Shooter:gameLogic|Target:T7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T8 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T8\"" {  } { { "Shooter.v" "T8" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158294 "|DE1_SoC_TV|Shooter:gameLogic|Target:T8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T9 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T9\"" {  } { { "Shooter.v" "T9" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158326 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158341 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158341 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158341 "|DE1_SoC_TV|Shooter:gameLogic|Target:T9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Target Shooter:gameLogic\|Target:T10 " "Elaborating entity \"Target\" for hierarchy \"Shooter:gameLogic\|Target:T10\"" {  } { { "Shooter.v" "T10" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shooter.v(506) " "Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158382 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shooter.v(508) " "Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158382 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(586) " "Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158383 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(589) " "Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158383 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shooter.v(600) " "Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449015158384 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextDir Shooter.v(600) " "Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable \"nextDir\", which holds its previous value in one or more paths through the always construct" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449015158384 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(662) " "Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158385 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(670) " "Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158385 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(671) " "Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158385 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(675) " "Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158385 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(676) " "Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158385 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(680) " "Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158386 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(681) " "Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158386 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(685) " "Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158386 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Shooter.v(686) " "Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158386 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Shooter.v(692) " "Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158386 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[0\] Shooter.v(600) " "Inferred latch for \"nextDir\[0\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158391 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[1\] Shooter.v(600) " "Inferred latch for \"nextDir\[1\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158391 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextDir\[2\] Shooter.v(600) " "Inferred latch for \"nextDir\[2\]\" at Shooter.v(600)" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449015158391 "|DE1_SoC_TV|Shooter:gameLogic|Target:T10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeDisplayController TimeDisplayController:timeController " "Elaborating entity \"TimeDisplayController\" for hierarchy \"TimeDisplayController:timeController\"" {  } { { "DE1_SoC_TV.v" "timeController" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeDisplay.v(24) " "Verilog HDL assignment warning at TimeDisplay.v(24): truncated value with size 32 to match size of target (6)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeDisplay.v(27) " "Verilog HDL assignment warning at TimeDisplay.v(27): truncated value with size 32 to match size of target (4)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeDisplay.v(29) " "Verilog HDL assignment warning at TimeDisplay.v(29): truncated value with size 32 to match size of target (4)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeDisplay.v(33) " "Verilog HDL assignment warning at TimeDisplay.v(33): truncated value with size 32 to match size of target (6)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeDisplay.v(36) " "Verilog HDL assignment warning at TimeDisplay.v(36): truncated value with size 32 to match size of target (4)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeDisplay.v(38) " "Verilog HDL assignment warning at TimeDisplay.v(38): truncated value with size 32 to match size of target (4)" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015158416 "|DE1_SoC_TV|TimeDisplayController:timeController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiFrameStorage multiFrameStorage:frame1 " "Elaborating entity \"multiFrameStorage\" for hierarchy \"multiFrameStorage:frame1\"" {  } { { "DE1_SoC_TV.v" "frame1" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameStorage multiFrameStorage:frame1\|frameStorage:FS1 " "Elaborating entity \"frameStorage\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS1\"" {  } { { "ram files/frameStorage.v" "FS1" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158463 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1449015158764 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1449015158764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\"" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\"" {  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3280 " "Parameter \"numwords_a\" = \"3280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3280 " "Parameter \"numwords_b\" = \"3280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 24 " "Parameter \"widthad_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 24 " "Parameter \"widthad_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE batF1.mif " "Parameter \"INIT_FILE\" = \"batF1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158779 ""}  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015158779 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24" {  } { { "db/altsyncram_qnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_qnp2.tdf" 943 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1449015158847 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24" {  } { { "db/altsyncram_qnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_qnp2.tdf" 946 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1449015158847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnp2 " "Found entity 1: altsyncram_qnp2" {  } { { "db/altsyncram_qnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_qnp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015158848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015158848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnp2 multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated " "Elaborating entity \"altsyncram_qnp2\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015158848 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "batF1.mif " "Width of data items in \"batF1.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/School/ECE 241/Project0.85/batF1.mif" "" { Text "D:/School/ECE 241/Project0.85/batF1.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1449015158880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameStorage multiFrameStorage:frame1\|frameStorage:FS6 " "Elaborating entity \"frameStorage\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS6\"" {  } { { "ram files/frameStorage.v" "FS6" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159020 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1449015159049 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1449015159049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\"" {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\"" {  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3280 " "Parameter \"numwords_a\" = \"3280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3280 " "Parameter \"numwords_b\" = \"3280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 24 " "Parameter \"widthad_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 24 " "Parameter \"widthad_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE batF2.mif " "Parameter \"INIT_FILE\" = \"batF2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159111 ""}  } { { "ram files/frameStorage.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015159111 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24" {  } { { "db/altsyncram_rnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_rnp2.tdf" 943 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1449015159164 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24" {  } { { "db/altsyncram_rnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_rnp2.tdf" 946 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1449015159164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rnp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rnp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rnp2 " "Found entity 1: altsyncram_rnp2" {  } { { "db/altsyncram_rnp2.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_rnp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015159164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015159164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rnp2 multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated " "Elaborating entity \"altsyncram_rnp2\" for hierarchy \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159164 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "batF2.mif " "Width of data items in \"batF2.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/School/ECE 241/Project0.85/batF2.mif" "" { Text "D:/School/ECE 241/Project0.85/batF2.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1449015159164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background2 Background2:background " "Elaborating entity \"Background2\" for hierarchy \"Background2:background\"" {  } { { "DE1_SoC_TV.v" "background" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Background2:background\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Background2:background\|altsyncram:altsyncram_component\"" {  } { { "Background2.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/Background2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Background2:background\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Background2:background\|altsyncram:altsyncram_component\"" {  } { { "Background2.v" "" { Text "D:/School/ECE 241/Project0.85/Background2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Background2:background\|altsyncram:altsyncram_component " "Instantiated megafunction \"Background2:background\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file smallerCave.mif " "Parameter \"init_file\" = \"smallerCave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159527 ""}  } { { "Background2.v" "" { Text "D:/School/ECE 241/Project0.85/Background2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015159527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6g1 " "Found entity 1: altsyncram_b6g1" {  } { { "db/altsyncram_b6g1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_b6g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015159630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015159630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6g1 Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated " "Elaborating entity \"altsyncram_b6g1\" for hierarchy \"Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015159632 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "smallerCave.mif " "Width of data items in \"smallerCave.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/School/ECE 241/Project0.85/smallerCave.mif" "" { Text "D:/School/ECE 241/Project0.85/smallerCave.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1449015159647 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 D:/School/ECE 241/Project0.85/smallerCave.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"D:/School/ECE 241/Project0.85/smallerCave.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Background2.v" "" { Text "D:/School/ECE 241/Project0.85/Background2.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1449015159797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/decode_m2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015160409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015160409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated\|decode_m2a:rden_decode " "Elaborating entity \"decode_m2a\" for hierarchy \"Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated\|decode_m2a:rden_decode\"" {  } { { "db/altsyncram_b6g1.tdf" "rden_decode" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_b6g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oib " "Found entity 1: mux_oib" {  } { { "db/mux_oib.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/mux_oib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015160499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015160499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oib Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated\|mux_oib:mux2 " "Elaborating entity \"mux_oib\" for hierarchy \"Background2:background\|altsyncram:altsyncram_component\|altsyncram_b6g1:auto_generated\|mux_oib:mux2\"" {  } { { "db/altsyncram_b6g1.tdf" "mux2" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_b6g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TScreen TScreen:title " "Elaborating entity \"TScreen\" for hierarchy \"TScreen:title\"" {  } { { "DE1_SoC_TV.v" "title" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TScreen:title\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TScreen:title\|altsyncram:altsyncram_component\"" {  } { { "TScreen.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TScreen:title\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TScreen:title\|altsyncram:altsyncram_component\"" {  } { { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TScreen:title\|altsyncram:altsyncram_component " "Instantiated megafunction \"TScreen:title\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FinalTitleScreen.mif " "Parameter \"init_file\" = \"FinalTitleScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160599 ""}  } { { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015160599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akg1 " "Found entity 1: altsyncram_akg1" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015160653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015160653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akg1 TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated " "Elaborating entity \"altsyncram_akg1\" for hierarchy \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160653 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "FinalTitleScreen.mif 0 " "Width of data items in \"FinalTitleScreen.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/School/ECE 241/Project0.85/FinalTitleScreen.mif" "" { Text "D:/School/ECE 241/Project0.85/FinalTitleScreen.mif" 5 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Quartus II" 0 -1 1449015160653 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 1024 D:/School/ECE 241/Project0.85/FinalTitleScreen.mif " "Memory depth (8192) in the design file differs from memory depth (1024) in the Memory Initialization File \"D:/School/ECE 241/Project0.85/FinalTitleScreen.mif\" -- setting initial value for remaining addresses to 0" {  } { { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1449015160653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reticle Reticle:reticle " "Elaborating entity \"Reticle\" for hierarchy \"Reticle:reticle\"" {  } { { "DE1_SoC_TV.v" "reticle" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Reticle:reticle\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Reticle:reticle\|altsyncram:altsyncram_component\"" {  } { { "ram files/Reticle.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/Reticle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Reticle:reticle\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Reticle:reticle\|altsyncram:altsyncram_component\"" {  } { { "ram files/Reticle.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/Reticle.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reticle:reticle\|altsyncram:altsyncram_component " "Instantiated megafunction \"Reticle:reticle\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Reticle.mif " "Parameter \"init_file\" = \"Reticle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 625 " "Parameter \"numwords_a\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160737 ""}  } { { "ram files/Reticle.v" "" { Text "D:/School/ECE 241/Project0.85/ram files/Reticle.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015160737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bg1 " "Found entity 1: altsyncram_4bg1" {  } { { "db/altsyncram_4bg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_4bg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015160811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015160811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bg1 Reticle:reticle\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated " "Elaborating entity \"altsyncram_4bg1\" for hierarchy \"Reticle:reticle\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "DE1_SoC_TV.v" "u9" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "v/VGA_Ctrl.v" "" { Text "D:/School/ECE 241/Project0.85/v/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015160863 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(70) " "Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "D:/School/ECE 241/Project0.85/v/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015160863 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "v/VGA_Ctrl.v" "" { Text "D:/School/ECE 241/Project0.85/v/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015160863 "|DE1_SoC_TV|VGA_Ctrl:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Line_Buffer:u10 " "Elaborating entity \"Line_Buffer\" for hierarchy \"Line_Buffer:u10\"" {  } { { "DE1_SoC_TV.v" "u10" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015160879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "D:/School/ECE 241/Project0.85/v/Line_Buffer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer.v" "" { Text "D:/School/ECE 241/Project0.85/v/Line_Buffer.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015161017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161018 ""}  } { { "v/Line_Buffer.v" "" { Text "D:/School/ECE 241/Project0.85/v/Line_Buffer.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015161018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9c61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9c61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9c61 " "Found entity 1: shift_taps_9c61" {  } { { "db/shift_taps_9c61.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/shift_taps_9c61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015161070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015161070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9c61 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated " "Elaborating entity \"shift_taps_9c61\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffj1 " "Found entity 1: altsyncram_ffj1" {  } { { "db/altsyncram_ffj1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_ffj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015161139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015161139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffj1 Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|altsyncram_ffj1:altsyncram2 " "Elaborating entity \"altsyncram_ffj1\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|altsyncram_ffj1:altsyncram2\"" {  } { { "db/shift_taps_9c61.tdf" "altsyncram2" { Text "D:/School/ECE 241/Project0.85/db/shift_taps_9c61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015161239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015161239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_9c61.tdf" "cntr1" { Text "D:/School/ECE 241/Project0.85/db/shift_taps_9c61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015161354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015161354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "D:/School/ECE 241/Project0.85/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015161428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015161428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"Line_Buffer:u10\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_9c61:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_9c61.tdf" "cntr3" { Text "D:/School/ECE 241/Project0.85/db/shift_taps_9c61.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u12 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u12\"" {  } { { "DE1_SoC_TV.v" "u12" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "v/AUDIO_DAC.v" "" { Text "D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161479 "|DE1_SoC_TV|AUDIO_DAC:u12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "DE1_SoC_TV.v" "u1" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161539 "|DE1_SoC_TV|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161539 "|DE1_SoC_TV|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "D:/School/ECE 241/Project0.85/v/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015161555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161555 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161555 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "D:/School/ECE 241/Project0.85/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449015161555 "|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162047 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 12 24 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_b altsyncram_component 12 24 " "Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "ram files/frameStorage.v" "altsyncram_component" { Text "D:/School/ECE 241/Project0.85/ram files/frameStorage.v" 290 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1449015162063 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[1\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[2\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[3\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[4\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[5\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[6\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[7\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[8\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[9\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[10\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[11\] " "Synthesized away node \"TScreen:title\|altsyncram:altsyncram_component\|altsyncram_akg1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_akg1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TScreen.v" "" { Text "D:/School/ECE 241/Project0.85/TScreen.v" 82 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015162503 "|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449015162503 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449015162503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T2\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T2\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T2\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T2\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T1\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T1\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T1\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T1\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T5\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T5\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T5\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T5\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T4\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T4\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T4\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T4\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T3\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T3\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T3\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T3\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T10\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T10\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T10\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T10\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T9\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T9\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T9\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T9\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T8\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T8\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T8\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T8\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T7\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T7\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T7\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T7\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T6\|nextDir\[1\] " "LATCH primitive \"Shooter:gameLogic\|Target:T6\|nextDir\[1\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shooter:gameLogic\|Target:T6\|nextDir\[0\] " "LATCH primitive \"Shooter:gameLogic\|Target:T6\|nextDir\[0\]\" is permanently enabled" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 600 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449015168454 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Mod2\"" {  } { { "TimeDisplay.v" "Mod2" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Mod3\"" {  } { { "TimeDisplay.v" "Mod3" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Div0\"" {  } { { "TimeDisplay.v" "Div0" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Div1\"" {  } { { "TimeDisplay.v" "Div1" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Mod1\"" {  } { { "TimeDisplay.v" "Mod1" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Mod0\"" {  } { { "TimeDisplay.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Div2\"" {  } { { "TimeDisplay.v" "Div2" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeDisplayController:timeController\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeDisplayController:timeController\|Mod4\"" {  } { { "TimeDisplay.v" "Mod4" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "DE1_SoC_TV.v" "Div7" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 521 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div38\"" {  } { { "DE1_SoC_TV.v" "Div38" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 553 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div39\"" {  } { { "DE1_SoC_TV.v" "Div39" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 553 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div31\"" {  } { { "DE1_SoC_TV.v" "Div31" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 545 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "DE1_SoC_TV.v" "Div15" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 529 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "DE1_SoC_TV.v" "Div23" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 537 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cursor:Cursor1\|ImageProcessor:imProcR\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cursor:Cursor1\|ImageProcessor:imProcR\|Div1\"" {  } { { "ImageProcessor.v" "Div1" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cursor:Cursor1\|ImageProcessor:imProcR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cursor:Cursor1\|ImageProcessor:imProcR\|Div0\"" {  } { { "ImageProcessor.v" "Div0" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T1\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T2\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T5\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T6\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T7\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T8\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T9\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T10\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T3\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Shooter:gameLogic\|Target:T4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Shooter:gameLogic\|Target:T4\|Mod0\"" {  } { { "Shooter.v" "Mod0" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cursor:Cursor1\|ImageProcessor:imProcG\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cursor:Cursor1\|ImageProcessor:imProcG\|Div0\"" {  } { { "ImageProcessor.v" "Div0" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cursor:Cursor1\|ImageProcessor:imProcG\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cursor:Cursor1\|ImageProcessor:imProcG\|Div1\"" {  } { { "ImageProcessor.v" "Div1" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170621 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449015170621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeDisplayController:timeController\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"TimeDisplayController:timeController\|lpm_divide:Mod2\"" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeDisplayController:timeController\|lpm_divide:Mod2 " "Instantiated megafunction \"TimeDisplayController:timeController\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170706 ""}  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015170706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p3m " "Found entity 1: lpm_divide_p3m" {  } { { "db/lpm_divide_p3m.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_p3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015170768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015170768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015170784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015170784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pve " "Found entity 1: alt_u_div_pve" {  } { { "db/alt_u_div_pve.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_pve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015170806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015170806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeDisplayController:timeController\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"TimeDisplayController:timeController\|lpm_divide:Mod3\"" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015170906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeDisplayController:timeController\|lpm_divide:Mod3 " "Instantiated megafunction \"TimeDisplayController:timeController\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015170906 ""}  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015170906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015170968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015170968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015170984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015170984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeDisplayController:timeController\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TimeDisplayController:timeController\|lpm_divide:Div0\"" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015171108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeDisplayController:timeController\|lpm_divide:Div0 " "Instantiated megafunction \"TimeDisplayController:timeController\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171108 ""}  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015171108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeDisplayController:timeController\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TimeDisplayController:timeController\|lpm_divide:Div1\"" {  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015171195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeDisplayController:timeController\|lpm_divide:Div1 " "Instantiated megafunction \"TimeDisplayController:timeController\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171195 ""}  } { { "TimeDisplay.v" "" { Text "D:/School/ECE 241/Project0.85/TimeDisplay.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015171195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 521 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015171507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171507 ""}  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 521 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015171507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015171623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015171623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cursor:Cursor1\|ImageProcessor:imProcR\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Cursor:Cursor1\|ImageProcessor:imProcR\|lpm_divide:Div1\"" {  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015171939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cursor:Cursor1\|ImageProcessor:imProcR\|lpm_divide:Div1 " "Instantiated megafunction \"Cursor:Cursor1\|ImageProcessor:imProcR\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015171939 ""}  } { { "ImageProcessor.v" "" { Text "D:/School/ECE 241/Project0.85/ImageProcessor.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015171939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shooter:gameLogic\|Target:T1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Shooter:gameLogic\|Target:T1\|lpm_divide:Mod0\"" {  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015172208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shooter:gameLogic\|Target:T1\|lpm_divide:Mod0 " "Instantiated megafunction \"Shooter:gameLogic\|Target:T1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015172208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015172208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015172208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449015172208 ""}  } { { "Shooter.v" "" { Text "D:/School/ECE 241/Project0.85/Shooter.v" 508 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449015172208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/lpm_divide_m3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449015172314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449015172314 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449015174961 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1449015175224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1449015175224 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1449015175224 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "Bidir \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449015175224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449015175224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449015175224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 70 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449015175224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 71 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449015175224 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1449015175224 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1449015175475 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1449015175475 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449015175652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449015175652 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[8\] Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[9\] Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[10\] Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[10\] Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[11\] Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[12\] Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[12\] Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[7\] Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[7\] Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[15\] Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[16\] Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 " "Register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control_4Port:u6\|rRD2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449015175654 "|DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449015175654 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015183668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015183668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015183668 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1449015183668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449015183669 "|DE1_SoC_TV|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449015183669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449015186547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 " "101 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449015191102 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015191256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MAC_3 " "Ignored assignments for entity \"MAC_3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191562 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1449015191562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_mult_add " "Ignored assignments for entity \"altera_mult_add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1449015191563 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1449015191563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449015193745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015193745 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449015194657 ""}  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449015194657 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449015194751 ""}  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449015194751 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449015194767 ""}  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449015194767 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194902 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1449015194908 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015195702 "|DE1_SoC_TV|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449015195702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9447 " "Implemented 9447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8704 " "Implemented 8704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_RAMS" "553 " "Implemented 553 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449015195724 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449015195724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449015195724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 471 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 471 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449015195841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:13:15 2015 " "Processing ended: Tue Dec 01 19:13:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449015195841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449015195841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449015195841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449015195841 ""}
