# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name output_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_V \
    op interface \
    ports { output_V_address0 { O 7 vector } output_V_ce0 { O 1 bit } output_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name numOfOutputNeurons \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_numOfOutputNeurons \
    op interface \
    ports { numOfOutputNeurons { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name output_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_0 \
    op interface \
    ports { output_0 { O 16 vector } output_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name output_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_1 \
    op interface \
    ports { output_1 { O 16 vector } output_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name output_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_2 \
    op interface \
    ports { output_2 { O 16 vector } output_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name output_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_3 \
    op interface \
    ports { output_3 { O 16 vector } output_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name output_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_4 \
    op interface \
    ports { output_4 { O 16 vector } output_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name output_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_5 \
    op interface \
    ports { output_5 { O 16 vector } output_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name output_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_6 \
    op interface \
    ports { output_6 { O 16 vector } output_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name output_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_7 \
    op interface \
    ports { output_7 { O 16 vector } output_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name output_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_8 \
    op interface \
    ports { output_8 { O 16 vector } output_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name output_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_9 \
    op interface \
    ports { output_9 { O 16 vector } output_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name output_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_10 \
    op interface \
    ports { output_10 { O 16 vector } output_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name output_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_11 \
    op interface \
    ports { output_11 { O 16 vector } output_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name output_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_12 \
    op interface \
    ports { output_12 { O 16 vector } output_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name output_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_13 \
    op interface \
    ports { output_13 { O 16 vector } output_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name output_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_14 \
    op interface \
    ports { output_14 { O 16 vector } output_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name output_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_15 \
    op interface \
    ports { output_15 { O 16 vector } output_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name output_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_16 \
    op interface \
    ports { output_16 { O 16 vector } output_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name output_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_17 \
    op interface \
    ports { output_17 { O 16 vector } output_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name output_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_18 \
    op interface \
    ports { output_18 { O 16 vector } output_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name output_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_19 \
    op interface \
    ports { output_19 { O 16 vector } output_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name output_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_20 \
    op interface \
    ports { output_20 { O 16 vector } output_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name output_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_21 \
    op interface \
    ports { output_21 { O 16 vector } output_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name output_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_22 \
    op interface \
    ports { output_22 { O 16 vector } output_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name output_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_23 \
    op interface \
    ports { output_23 { O 16 vector } output_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name output_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_24 \
    op interface \
    ports { output_24 { O 16 vector } output_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name output_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_25 \
    op interface \
    ports { output_25 { O 16 vector } output_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name output_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_26 \
    op interface \
    ports { output_26 { O 16 vector } output_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name output_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_27 \
    op interface \
    ports { output_27 { O 16 vector } output_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name output_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_28 \
    op interface \
    ports { output_28 { O 16 vector } output_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name output_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_29 \
    op interface \
    ports { output_29 { O 16 vector } output_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name output_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_30 \
    op interface \
    ports { output_30 { O 16 vector } output_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name output_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_31 \
    op interface \
    ports { output_31 { O 16 vector } output_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name output_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_32 \
    op interface \
    ports { output_32 { O 16 vector } output_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name output_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_33 \
    op interface \
    ports { output_33 { O 16 vector } output_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name output_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_34 \
    op interface \
    ports { output_34 { O 16 vector } output_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name output_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_35 \
    op interface \
    ports { output_35 { O 16 vector } output_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name output_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_36 \
    op interface \
    ports { output_36 { O 16 vector } output_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name output_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_37 \
    op interface \
    ports { output_37 { O 16 vector } output_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name output_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_38 \
    op interface \
    ports { output_38 { O 16 vector } output_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name output_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_39 \
    op interface \
    ports { output_39 { O 16 vector } output_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name output_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_40 \
    op interface \
    ports { output_40 { O 16 vector } output_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name output_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_41 \
    op interface \
    ports { output_41 { O 16 vector } output_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name output_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_42 \
    op interface \
    ports { output_42 { O 16 vector } output_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name output_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_43 \
    op interface \
    ports { output_43 { O 16 vector } output_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name output_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_44 \
    op interface \
    ports { output_44 { O 16 vector } output_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name output_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_45 \
    op interface \
    ports { output_45 { O 16 vector } output_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name output_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_46 \
    op interface \
    ports { output_46 { O 16 vector } output_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name output_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_47 \
    op interface \
    ports { output_47 { O 16 vector } output_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name output_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_48 \
    op interface \
    ports { output_48 { O 16 vector } output_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name output_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_49 \
    op interface \
    ports { output_49 { O 16 vector } output_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name output_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_50 \
    op interface \
    ports { output_50 { O 16 vector } output_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name output_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_51 \
    op interface \
    ports { output_51 { O 16 vector } output_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name output_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_52 \
    op interface \
    ports { output_52 { O 16 vector } output_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name output_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_53 \
    op interface \
    ports { output_53 { O 16 vector } output_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name output_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_54 \
    op interface \
    ports { output_54 { O 16 vector } output_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name output_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_55 \
    op interface \
    ports { output_55 { O 16 vector } output_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name output_56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_56 \
    op interface \
    ports { output_56 { O 16 vector } output_56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name output_57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_57 \
    op interface \
    ports { output_57 { O 16 vector } output_57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name output_58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_58 \
    op interface \
    ports { output_58 { O 16 vector } output_58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name output_59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_59 \
    op interface \
    ports { output_59 { O 16 vector } output_59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name output_60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_60 \
    op interface \
    ports { output_60 { O 16 vector } output_60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name output_61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_61 \
    op interface \
    ports { output_61 { O 16 vector } output_61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name output_62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_62 \
    op interface \
    ports { output_62 { O 16 vector } output_62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name output_63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_63 \
    op interface \
    ports { output_63 { O 16 vector } output_63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name output_64 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_64 \
    op interface \
    ports { output_64 { O 16 vector } output_64_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name output_65 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_65 \
    op interface \
    ports { output_65 { O 16 vector } output_65_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name output_66 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_66 \
    op interface \
    ports { output_66 { O 16 vector } output_66_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name output_67 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_67 \
    op interface \
    ports { output_67 { O 16 vector } output_67_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name output_68 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_68 \
    op interface \
    ports { output_68 { O 16 vector } output_68_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name output_69 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_69 \
    op interface \
    ports { output_69 { O 16 vector } output_69_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name output_70 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_70 \
    op interface \
    ports { output_70 { O 16 vector } output_70_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name output_71 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_71 \
    op interface \
    ports { output_71 { O 16 vector } output_71_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name output_72 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_72 \
    op interface \
    ports { output_72 { O 16 vector } output_72_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name output_73 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_73 \
    op interface \
    ports { output_73 { O 16 vector } output_73_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name output_74 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_74 \
    op interface \
    ports { output_74 { O 16 vector } output_74_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name output_75 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_75 \
    op interface \
    ports { output_75 { O 16 vector } output_75_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name output_76 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_76 \
    op interface \
    ports { output_76 { O 16 vector } output_76_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name output_77 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_77 \
    op interface \
    ports { output_77 { O 16 vector } output_77_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name output_78 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_78 \
    op interface \
    ports { output_78 { O 16 vector } output_78_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name output_79 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_79 \
    op interface \
    ports { output_79 { O 16 vector } output_79_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name output_80 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_80 \
    op interface \
    ports { output_80 { O 16 vector } output_80_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name output_81 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_81 \
    op interface \
    ports { output_81 { O 16 vector } output_81_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name output_82 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_82 \
    op interface \
    ports { output_82 { O 16 vector } output_82_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name output_83 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_83 \
    op interface \
    ports { output_83 { O 16 vector } output_83_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name output_84 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_84 \
    op interface \
    ports { output_84 { O 16 vector } output_84_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name output_85 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_85 \
    op interface \
    ports { output_85 { O 16 vector } output_85_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name output_86 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_86 \
    op interface \
    ports { output_86 { O 16 vector } output_86_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name output_87 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_87 \
    op interface \
    ports { output_87 { O 16 vector } output_87_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name output_88 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_88 \
    op interface \
    ports { output_88 { O 16 vector } output_88_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name output_89 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_89 \
    op interface \
    ports { output_89 { O 16 vector } output_89_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name output_90 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_90 \
    op interface \
    ports { output_90 { O 16 vector } output_90_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name output_91 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_91 \
    op interface \
    ports { output_91 { O 16 vector } output_91_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name output_92 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_92 \
    op interface \
    ports { output_92 { O 16 vector } output_92_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name output_93 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_93 \
    op interface \
    ports { output_93 { O 16 vector } output_93_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name output_94 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_94 \
    op interface \
    ports { output_94 { O 16 vector } output_94_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name output_95 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_95 \
    op interface \
    ports { output_95 { O 16 vector } output_95_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name output_96 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_96 \
    op interface \
    ports { output_96 { O 16 vector } output_96_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name output_97 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_97 \
    op interface \
    ports { output_97 { O 16 vector } output_97_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name output_98 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_98 \
    op interface \
    ports { output_98 { O 16 vector } output_98_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name output_99 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_99 \
    op interface \
    ports { output_99 { O 16 vector } output_99_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name output_100 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_100 \
    op interface \
    ports { output_100 { O 16 vector } output_100_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name output_101 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_101 \
    op interface \
    ports { output_101 { O 16 vector } output_101_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name output_102 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_102 \
    op interface \
    ports { output_102 { O 16 vector } output_102_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name output_103 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_103 \
    op interface \
    ports { output_103 { O 16 vector } output_103_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name output_104 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_104 \
    op interface \
    ports { output_104 { O 16 vector } output_104_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name output_105 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_105 \
    op interface \
    ports { output_105 { O 16 vector } output_105_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name output_106 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_106 \
    op interface \
    ports { output_106 { O 16 vector } output_106_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name output_107 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_107 \
    op interface \
    ports { output_107 { O 16 vector } output_107_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name output_108 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_108 \
    op interface \
    ports { output_108 { O 16 vector } output_108_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name output_109 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_109 \
    op interface \
    ports { output_109 { O 16 vector } output_109_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name output_110 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_110 \
    op interface \
    ports { output_110 { O 16 vector } output_110_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name output_111 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_111 \
    op interface \
    ports { output_111 { O 16 vector } output_111_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name output_112 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_112 \
    op interface \
    ports { output_112 { O 16 vector } output_112_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name output_113 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_113 \
    op interface \
    ports { output_113 { O 16 vector } output_113_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name output_114 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_114 \
    op interface \
    ports { output_114 { O 16 vector } output_114_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name output_115 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_115 \
    op interface \
    ports { output_115 { O 16 vector } output_115_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name output_116 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_116 \
    op interface \
    ports { output_116 { O 16 vector } output_116_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name output_117 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_117 \
    op interface \
    ports { output_117 { O 16 vector } output_117_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name output_118 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_118 \
    op interface \
    ports { output_118 { O 16 vector } output_118_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name output_119 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_119 \
    op interface \
    ports { output_119 { O 16 vector } output_119_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name output_120 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_120 \
    op interface \
    ports { output_120 { O 16 vector } output_120_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name output_121 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_121 \
    op interface \
    ports { output_121 { O 16 vector } output_121_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name output_122 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_122 \
    op interface \
    ports { output_122 { O 16 vector } output_122_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name output_123 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_123 \
    op interface \
    ports { output_123 { O 16 vector } output_123_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name output_124 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_124 \
    op interface \
    ports { output_124 { O 16 vector } output_124_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name output_125 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_125 \
    op interface \
    ports { output_125 { O 16 vector } output_125_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name output_126 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_126 \
    op interface \
    ports { output_126 { O 16 vector } output_126_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name output_127 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_127 \
    op interface \
    ports { output_127 { O 16 vector } output_127_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName nnlayer_flow_control_loop_pipe_sequential_init_U
set CompName nnlayer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix nnlayer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


