// Seed: 1476785708
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_2 = 1;
  tri0 id_8 = 1 == id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output wire id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wire id_9,
    output wand id_10,
    output tri1 id_11,
    input wor id_12
    , id_28,
    input tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    output wire id_16,
    output tri1 id_17,
    input wand id_18,
    input tri id_19,
    input wand id_20,
    input supply0 id_21,
    input uwire id_22,
    output uwire id_23,
    input uwire id_24,
    input wire id_25,
    output uwire id_26
);
  assign id_8 = id_19;
  module_0(
      id_8, id_25, id_16, id_1, id_6, id_21
  );
endmodule
