// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module StoreMisalignBuffer(
  input         clock,
  input         reset,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [7:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  output        io_req_0_ready,
  input         io_req_0_valid,
  input  [3:0]  io_req_0_bits_uop_trigger,
  input  [8:0]  io_req_0_bits_uop_fuOpType,
  input  [7:0]  io_req_0_bits_uop_vpu_vstart,
  input  [1:0]  io_req_0_bits_uop_vpu_veew,
  input  [6:0]  io_req_0_bits_uop_uopIdx,
  input         io_req_0_bits_uop_robIdx_flag,
  input  [7:0]  io_req_0_bits_uop_robIdx_value,
  input         io_req_0_bits_uop_sqIdx_flag,
  input  [5:0]  io_req_0_bits_uop_sqIdx_value,
  input  [49:0] io_req_0_bits_vaddr,
  input         io_req_0_bits_vaNeedExt,
  input  [63:0] io_req_0_bits_gpaddr,
  input         io_req_0_bits_isForVSnonLeafPTE,
  input  [15:0] io_req_0_bits_mask,
  input         io_req_0_bits_isvec,
  input  [7:0]  io_req_0_bits_elemIdx,
  input  [2:0]  io_req_0_bits_alignedType,
  input  [3:0]  io_req_0_bits_mbIndex,
  output        io_req_1_ready,
  input         io_req_1_valid,
  input  [3:0]  io_req_1_bits_uop_trigger,
  input  [8:0]  io_req_1_bits_uop_fuOpType,
  input  [7:0]  io_req_1_bits_uop_vpu_vstart,
  input  [1:0]  io_req_1_bits_uop_vpu_veew,
  input  [6:0]  io_req_1_bits_uop_uopIdx,
  input         io_req_1_bits_uop_robIdx_flag,
  input  [7:0]  io_req_1_bits_uop_robIdx_value,
  input         io_req_1_bits_uop_sqIdx_flag,
  input  [5:0]  io_req_1_bits_uop_sqIdx_value,
  input  [49:0] io_req_1_bits_vaddr,
  input         io_req_1_bits_vaNeedExt,
  input  [63:0] io_req_1_bits_gpaddr,
  input         io_req_1_bits_isForVSnonLeafPTE,
  input  [15:0] io_req_1_bits_mask,
  input         io_req_1_bits_isvec,
  input  [7:0]  io_req_1_bits_elemIdx,
  input  [2:0]  io_req_1_bits_alignedType,
  input  [3:0]  io_req_1_bits_mbIndex,
  input         io_rob_pendingst,
  input         io_rob_pendingPtr_flag,
  input  [7:0]  io_rob_pendingPtr_value,
  input         io_splitStoreReq_ready,
  output        io_splitStoreReq_valid,
  output [8:0]  io_splitStoreReq_bits_uop_fuOpType,
  output [7:0]  io_splitStoreReq_bits_uop_vpu_vstart,
  output [1:0]  io_splitStoreReq_bits_uop_vpu_veew,
  output [6:0]  io_splitStoreReq_bits_uop_uopIdx,
  output        io_splitStoreReq_bits_uop_robIdx_flag,
  output [7:0]  io_splitStoreReq_bits_uop_robIdx_value,
  output        io_splitStoreReq_bits_uop_sqIdx_flag,
  output [5:0]  io_splitStoreReq_bits_uop_sqIdx_value,
  output [49:0] io_splitStoreReq_bits_vaddr,
  output [15:0] io_splitStoreReq_bits_mask,
  output        io_splitStoreReq_bits_isvec,
  output        io_splitStoreReq_bits_is128bit,
  output        io_splitStoreReq_bits_isFinalSplit,
  input         io_splitStoreResp_valid,
  input         io_splitStoreResp_bits_uop_exceptionVec_3,
  input         io_splitStoreResp_bits_uop_exceptionVec_6,
  input         io_splitStoreResp_bits_uop_exceptionVec_7,
  input         io_splitStoreResp_bits_uop_exceptionVec_15,
  input         io_splitStoreResp_bits_uop_exceptionVec_23,
  input  [3:0]  io_splitStoreResp_bits_uop_trigger,
  input  [47:0] io_splitStoreResp_bits_paddr,
  input         io_splitStoreResp_bits_mmio,
  input         io_splitStoreResp_bits_vecActive,
  input         io_splitStoreResp_bits_need_rep,
  input         io_writeBack_ready,
  output        io_writeBack_valid,
  output        io_writeBack_bits_uop_exceptionVec_3,
  output        io_writeBack_bits_uop_exceptionVec_6,
  output        io_writeBack_bits_uop_exceptionVec_7,
  output        io_writeBack_bits_uop_exceptionVec_15,
  output        io_writeBack_bits_uop_exceptionVec_23,
  output [3:0]  io_writeBack_bits_uop_trigger,
  output        io_writeBack_bits_uop_flushPipe,
  output        io_writeBack_bits_uop_robIdx_flag,
  output [7:0]  io_writeBack_bits_uop_robIdx_value,
  output        io_vecWriteBack_0_valid,
  output [3:0]  io_vecWriteBack_0_bits_mBIndex,
  output        io_vecWriteBack_0_bits_exceptionVec_3,
  output        io_vecWriteBack_0_bits_exceptionVec_6,
  output        io_vecWriteBack_0_bits_exceptionVec_7,
  output        io_vecWriteBack_0_bits_exceptionVec_15,
  output        io_vecWriteBack_0_bits_exceptionVec_23,
  output        io_vecWriteBack_0_bits_hasException,
  output [63:0] io_vecWriteBack_0_bits_vaddr,
  output        io_vecWriteBack_0_bits_vaNeedExt,
  output [63:0] io_vecWriteBack_0_bits_gpaddr,
  output        io_vecWriteBack_0_bits_isForVSnonLeafPTE,
  output [7:0]  io_vecWriteBack_0_bits_vstart,
  output [7:0]  io_vecWriteBack_0_bits_elemIdx,
  output [15:0] io_vecWriteBack_0_bits_mask,
  output        io_vecWriteBack_1_valid,
  output [3:0]  io_vecWriteBack_1_bits_mBIndex,
  output        io_vecWriteBack_1_bits_exceptionVec_3,
  output        io_vecWriteBack_1_bits_exceptionVec_6,
  output        io_vecWriteBack_1_bits_exceptionVec_7,
  output        io_vecWriteBack_1_bits_exceptionVec_15,
  output        io_vecWriteBack_1_bits_exceptionVec_23,
  output        io_vecWriteBack_1_bits_hasException,
  output [63:0] io_vecWriteBack_1_bits_vaddr,
  output        io_vecWriteBack_1_bits_vaNeedExt,
  output [63:0] io_vecWriteBack_1_bits_gpaddr,
  output        io_vecWriteBack_1_bits_isForVSnonLeafPTE,
  output [7:0]  io_vecWriteBack_1_bits_vstart,
  output [7:0]  io_vecWriteBack_1_bits_elemIdx,
  output [15:0] io_vecWriteBack_1_bits_mask,
  input         io_storeOutValid,
  input         io_storeVecOutValid,
  output        io_sqControl_toStoreQueue_crossPageWithHit,
  output        io_sqControl_toStoreQueue_crossPageCanDeq,
  output [47:0] io_sqControl_toStoreQueue_paddr,
  output        io_sqControl_toStoreQueue_withSameUop,
  input         io_sqControl_toStoreMisalignBuffer_sqPtr_flag,
  input  [5:0]  io_sqControl_toStoreMisalignBuffer_sqPtr_value,
  input         io_sqControl_toStoreMisalignBuffer_doDeq,
  input  [6:0]  io_sqControl_toStoreMisalignBuffer_uop_uopIdx,
  input         io_sqControl_toStoreMisalignBuffer_uop_robIdx_flag,
  input  [7:0]  io_sqControl_toStoreMisalignBuffer_uop_robIdx_value,
  output [3:0]  io_toVecStoreMergeBuffer_0_mbIndex,
  output        io_toVecStoreMergeBuffer_0_flush,
  output [3:0]  io_toVecStoreMergeBuffer_1_mbIndex,
  output        io_toVecStoreMergeBuffer_1_flush,
  output        io_full
);

  wire             cross4KBPageBoundary;
  wire             robMatch;
  reg              req_valid;
  reg  [3:0]       req_uop_trigger;
  reg  [8:0]       req_uop_fuOpType;
  reg  [7:0]       req_uop_vpu_vstart;
  reg  [1:0]       req_uop_vpu_veew;
  reg  [6:0]       req_uop_uopIdx;
  reg              req_uop_robIdx_flag;
  reg  [7:0]       req_uop_robIdx_value;
  reg              req_uop_sqIdx_flag;
  reg  [5:0]       req_uop_sqIdx_value;
  reg  [49:0]      req_vaddr;
  reg              req_vaNeedExt;
  reg  [63:0]      req_gpaddr;
  reg              req_isForVSnonLeafPTE;
  reg  [15:0]      req_mask;
  reg              req_isvec;
  reg  [7:0]       req_elemIdx;
  reg  [2:0]       req_alignedType;
  reg  [3:0]       req_mbIndex;
  reg              req_portIndex;
  reg              needFlushPipe;
  reg  [2:0]       bufferState;
  wire             _reqSel_oldestIndex_T = io_req_0_valid & io_req_1_valid;
  wire             reqSel_oldest_differentFlag =
    io_req_0_bits_uop_robIdx_flag ^ io_req_1_bits_uop_robIdx_flag;
  wire             reqSel_oldest_compare =
    io_req_0_bits_uop_robIdx_value > io_req_1_bits_uop_robIdx_value;
  wire             _reqSel_oldestIndex_T_5 =
    io_req_0_bits_uop_uopIdx > io_req_1_bits_uop_uopIdx;
  wire             _reqSel_oldest_T_5 =
    reqSel_oldest_differentFlag ^ reqSel_oldest_compare
    | (reqSel_oldest_differentFlag
       ^ io_req_0_bits_uop_robIdx_value >= io_req_1_bits_uop_robIdx_value)
    & _reqSel_oldestIndex_T_5;
  wire             _reqSel_oldest_T_8 = io_req_0_valid & ~io_req_1_valid;
  wire             reqSel_oldest_valid =
    _reqSel_oldestIndex_T
      ? (_reqSel_oldest_T_5 ? io_req_1_valid : io_req_0_valid)
      : _reqSel_oldest_T_8 ? io_req_0_valid : io_req_1_valid;
  wire [6:0]       reqSel_oldest_bits_uop_uopIdx =
    _reqSel_oldestIndex_T
      ? (_reqSel_oldest_T_5 ? io_req_1_bits_uop_uopIdx : io_req_0_bits_uop_uopIdx)
      : _reqSel_oldest_T_8 ? io_req_0_bits_uop_uopIdx : io_req_1_bits_uop_uopIdx;
  wire             reqSel_oldest_bits_uop_robIdx_flag =
    _reqSel_oldestIndex_T
      ? (_reqSel_oldest_T_5
           ? io_req_1_bits_uop_robIdx_flag
           : io_req_0_bits_uop_robIdx_flag)
      : _reqSel_oldest_T_8
          ? io_req_0_bits_uop_robIdx_flag
          : io_req_1_bits_uop_robIdx_flag;
  wire [7:0]       reqSel_oldest_bits_uop_robIdx_value =
    _reqSel_oldestIndex_T
      ? (_reqSel_oldest_T_5
           ? io_req_1_bits_uop_robIdx_value
           : io_req_0_bits_uop_robIdx_value)
      : _reqSel_oldest_T_8
          ? io_req_0_bits_uop_robIdx_value
          : io_req_1_bits_uop_robIdx_value;
  wire             reqSel_3_0 =
    _reqSel_oldestIndex_T
      ? reqSel_oldest_differentFlag ^ reqSel_oldest_compare
        | {io_req_0_bits_uop_robIdx_flag,
           io_req_0_bits_uop_robIdx_value} == {io_req_1_bits_uop_robIdx_flag,
                                               io_req_1_bits_uop_robIdx_value}
        & _reqSel_oldestIndex_T_5
      : ~(io_req_0_valid & ~io_req_1_valid);
  wire [8:0]       _flush_flushItself_T_2 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  wire             reqRedirect =
    io_redirect_valid
    & (io_redirect_bits_level
       & {reqSel_oldest_bits_uop_robIdx_flag,
          reqSel_oldest_bits_uop_robIdx_value} == _flush_flushItself_T_2
       | reqSel_oldest_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ reqSel_oldest_bits_uop_robIdx_value > io_redirect_bits_robIdx_value);
  wire             canEnq = ~req_valid & ~reqRedirect & reqSel_oldest_valid;
  wire [8:0]       _flush_flushItself_T_1 = {req_uop_robIdx_flag, req_uop_robIdx_value};
  wire             _GEN = cross4KBPageBoundary & ~reqRedirect;
  wire             differentFlag =
    req_uop_robIdx_flag ^ reqSel_oldest_bits_uop_robIdx_flag;
  wire             _GEN_0 = bufferState == 3'h0;
  wire             _GEN_1 =
    reqSel_oldest_valid
    & (differentFlag ^ req_uop_robIdx_value > reqSel_oldest_bits_uop_robIdx_value
       | (differentFlag ^ req_uop_robIdx_value >= reqSel_oldest_bits_uop_robIdx_value)
       & req_uop_uopIdx > reqSel_oldest_bits_uop_uopIdx) & _GEN_0;
  wire             cross4KBPageEnq = _GEN & _GEN_1;
  wire             _io_req_1_ready_T_2 = cross4KBPageBoundary & cross4KBPageEnq;
  wire             _io_toVecStoreMergeBuffer_1_flush_T = req_valid & cross4KBPageBoundary;
  reg  [8:0]       splitStoreReqs_0_uop_fuOpType;
  reg  [7:0]       splitStoreReqs_0_uop_vpu_vstart;
  reg  [1:0]       splitStoreReqs_0_uop_vpu_veew;
  reg  [6:0]       splitStoreReqs_0_uop_uopIdx;
  reg              splitStoreReqs_0_uop_robIdx_flag;
  reg  [7:0]       splitStoreReqs_0_uop_robIdx_value;
  reg              splitStoreReqs_0_uop_sqIdx_flag;
  reg  [5:0]       splitStoreReqs_0_uop_sqIdx_value;
  reg  [49:0]      splitStoreReqs_0_vaddr;
  reg  [15:0]      splitStoreReqs_0_mask;
  reg              splitStoreReqs_0_is128bit;
  reg  [8:0]       splitStoreReqs_1_uop_fuOpType;
  reg  [7:0]       splitStoreReqs_1_uop_vpu_vstart;
  reg  [1:0]       splitStoreReqs_1_uop_vpu_veew;
  reg  [6:0]       splitStoreReqs_1_uop_uopIdx;
  reg              splitStoreReqs_1_uop_robIdx_flag;
  reg  [7:0]       splitStoreReqs_1_uop_robIdx_value;
  reg              splitStoreReqs_1_uop_sqIdx_flag;
  reg  [5:0]       splitStoreReqs_1_uop_sqIdx_value;
  reg  [49:0]      splitStoreReqs_1_vaddr;
  reg  [15:0]      splitStoreReqs_1_mask;
  reg              splitStoreReqs_1_is128bit;
  reg  [47:0]      splitStoreResp_1_paddr;
  reg              isCrossPage;
  reg              exceptionVec_3;
  reg              exceptionVec_6;
  reg              exceptionVec_7;
  reg              exceptionVec_15;
  reg              exceptionVec_23;
  reg  [1:0]       unSentStores;
  reg              curPtr;
  reg              globalException;
  reg              globalMMIO;
  wire             _GEN_2 =
    io_rob_pendingst
    & {io_rob_pendingPtr_flag, io_rob_pendingPtr_value} == _flush_flushItself_T_1;
  assign robMatch = _GEN_2 & req_valid;
  wire             _GEN_3 = bufferState == 3'h1;
  wire [1:0]       alignedType = req_isvec ? req_alignedType[1:0] : req_uop_fuOpType[1:0];
  wire             _highPageAddress_T_2 = alignedType == 2'h2;
  wire [1:0]       _GEN_4 = {1'h0, alignedType == 2'h1};
  wire [4:0]       _highAddress_T_12 =
    5'({2'h0, {1'h0, _GEN_4 | {2{_highPageAddress_T_2}}} | {3{&alignedType}}}
       + req_vaddr[4:0]);
  wire [12:0]      _highPageAddress_T_12 =
    13'({10'h0, {1'h0, _GEN_4 | {2{_highPageAddress_T_2}}} | {3{&alignedType}}}
        + req_vaddr[12:0]);
  wire             cross16BytesBoundary =
    req_valid & _highAddress_T_12[4] != req_vaddr[4];
  assign cross4KBPageBoundary = req_valid & _highPageAddress_T_12[12] != req_vaddr[12];
  wire [3:0][49:0] _GEN_5 = {{req_vaddr}, {req_vaddr}, {50'(req_vaddr - 50'h1)}, {50'h0}};
  wire [3:0][49:0] _GEN_6 =
    {{50'(req_vaddr + 50'h1)},
     {50'(req_vaddr + 50'h2)},
     {50'(req_vaddr + 50'h3)},
     {50'h0}};
  wire [7:0][49:0] _GEN_7 =
    {{50'(req_vaddr - 50'h7)},
     {50'(req_vaddr - 50'h6)},
     {50'(req_vaddr - 50'h5)},
     {req_vaddr},
     {50'(req_vaddr - 50'h3)},
     {50'(req_vaddr - 50'h2)},
     {50'(req_vaddr - 50'h1)},
     {50'h0}};
  wire [3:0][49:0] _GEN_8 =
    {{_GEN_7[req_vaddr[2:0]]}, {_GEN_5[req_vaddr[1:0]]}, {req_vaddr}, {50'h0}};
  wire             _GEN_9 = ~_GEN_3 | ~cross16BytesBoundary | alignedType == 2'h0;
  wire [49:0]      lowAddrStore_vaddr = _GEN_9 ? 50'h0 : _GEN_8[alignedType];
  wire [7:0][49:0] _GEN_10 =
    {{50'(req_vaddr + 50'h1)},
     {50'(req_vaddr + 50'h2)},
     {50'(req_vaddr + 50'h3)},
     {50'(req_vaddr + 50'h4)},
     {50'(req_vaddr + 50'h5)},
     {50'(req_vaddr + 50'h6)},
     {50'(req_vaddr + 50'h7)},
     {50'h0}};
  wire [3:0][49:0] _GEN_11 =
    {{_GEN_10[req_vaddr[2:0]]},
     {_GEN_6[req_vaddr[1:0]]},
     {50'(req_vaddr + 50'h1)},
     {50'h0}};
  wire [49:0]      highAddrStore_vaddr = _GEN_9 ? 50'h0 : _GEN_11[alignedType];
  wire             io_splitStoreReq_valid_0 = req_valid & bufferState == 3'h2;
  wire             _io_vecWriteBack_1_valid_T = bufferState == 3'h4;
  wire             io_writeBack_valid_0 =
    req_valid & _io_vecWriteBack_1_valid_T & ~io_storeOutValid & ~req_isvec;
  wire             _io_writeBack_bits_uop_exceptionVec_3_T = globalMMIO | globalException;
  wire             io_vecWriteBack_0_valid_0 =
    req_valid & _io_vecWriteBack_1_valid_T & req_isvec & ~io_storeVecOutValid
    & ~req_portIndex;
  wire [63:0]      io_vecWriteBack_1_bits_vaddr_0 = {14'h0, req_vaddr};
  wire             io_vecWriteBack_1_valid_0 =
    req_valid & _io_vecWriteBack_1_valid_T & req_isvec & ~io_storeVecOutValid
    & req_portIndex;
  wire             _GEN_12 = canEnq | req_valid;
  wire [1:0]       _GEN_13 = {1'h0, curPtr};
  wire [3:0][8:0]  _GEN_14 = {{9'h0}, {9'h1}, {9'h2}, {req_uop_fuOpType}};
  wire [22:0]      _lowAddrStore_mask_T_21 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [22:0]      _lowAddrStore_mask_T_19 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [22:0]      _lowAddrStore_mask_T_17 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [18:0]      _lowAddrStore_mask_T_15 = 19'hF << lowAddrStore_vaddr[3:0];
  wire [22:0]      _lowAddrStore_mask_T_13 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [22:0]      _lowAddrStore_mask_T_11 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [22:0]      _lowAddrStore_mask_T_9 = 23'hFF << lowAddrStore_vaddr[3:0];
  wire [7:0][15:0] _GEN_15 =
    {{_lowAddrStore_mask_T_21[15:0]},
     {_lowAddrStore_mask_T_19[15:0]},
     {_lowAddrStore_mask_T_17[15:0]},
     {_lowAddrStore_mask_T_15[15:0]},
     {_lowAddrStore_mask_T_13[15:0]},
     {_lowAddrStore_mask_T_11[15:0]},
     {_lowAddrStore_mask_T_9[15:0]},
     {16'h0}};
  wire [16:0]      _lowAddrStore_mask_T_5 = 17'h3 << lowAddrStore_vaddr[3:0];
  wire [18:0]      _lowAddrStore_mask_T_3 = 19'hF << lowAddrStore_vaddr[3:0];
  wire [3:0][15:0] _GEN_16 =
    {{16'h1 << lowAddrStore_vaddr[3:0]},
     {_lowAddrStore_mask_T_5[15:0]},
     {_lowAddrStore_mask_T_3[15:0]},
     {16'h0}};
  wire [3:0][15:0] _GEN_17 =
    {{_GEN_15[req_vaddr[2:0]]},
     {_GEN_16[req_vaddr[1:0]]},
     {16'h1 << lowAddrStore_vaddr[3:0]},
     {16'h0}};
  wire [3:0][8:0]  _GEN_18 = {{9'h2}, {9'h1}, {9'h0}, {req_uop_fuOpType}};
  wire [22:0]      _highAddrStore_mask_T_21 = 23'hFF << highAddrStore_vaddr[3:0];
  wire [22:0]      _highAddrStore_mask_T_19 = 23'hFF << highAddrStore_vaddr[3:0];
  wire [22:0]      _highAddrStore_mask_T_17 = 23'hFF << highAddrStore_vaddr[3:0];
  wire [18:0]      _highAddrStore_mask_T_15 = 19'hF << highAddrStore_vaddr[3:0];
  wire [18:0]      _highAddrStore_mask_T_13 = 19'hF << highAddrStore_vaddr[3:0];
  wire [16:0]      _highAddrStore_mask_T_11 = 17'h3 << highAddrStore_vaddr[3:0];
  wire [7:0][15:0] _GEN_19 =
    {{_highAddrStore_mask_T_21[15:0]},
     {_highAddrStore_mask_T_19[15:0]},
     {_highAddrStore_mask_T_17[15:0]},
     {_highAddrStore_mask_T_15[15:0]},
     {_highAddrStore_mask_T_13[15:0]},
     {_highAddrStore_mask_T_11[15:0]},
     {16'h1 << highAddrStore_vaddr[3:0]},
     {16'h0}};
  wire [18:0]      _highAddrStore_mask_T_7 = 19'hF << highAddrStore_vaddr[3:0];
  wire [16:0]      _highAddrStore_mask_T_5 = 17'h3 << highAddrStore_vaddr[3:0];
  wire [3:0][15:0] _GEN_20 =
    {{_highAddrStore_mask_T_7[15:0]},
     {_highAddrStore_mask_T_5[15:0]},
     {16'h1 << highAddrStore_vaddr[3:0]},
     {16'h0}};
  wire [3:0][15:0] _GEN_21 =
    {{_GEN_19[req_vaddr[2:0]]},
     {_GEN_20[req_vaddr[1:0]]},
     {16'h1 << highAddrStore_vaddr[3:0]},
     {16'h0}};
  wire             _GEN_22 = _GEN & _GEN_1 | needFlushPipe;
  wire             hasException =
    io_splitStoreResp_bits_vecActive & ~io_splitStoreResp_bits_need_rep
    & (|{io_splitStoreResp_bits_uop_exceptionVec_23,
         io_splitStoreResp_bits_uop_exceptionVec_15,
         io_splitStoreResp_bits_uop_exceptionVec_7,
         io_splitStoreResp_bits_uop_exceptionVec_6,
         io_splitStoreResp_bits_uop_exceptionVec_3})
    | io_splitStoreResp_bits_uop_trigger == 4'h1;
  wire             isMMIO =
    io_splitStoreResp_bits_mmio & ~io_splitStoreResp_bits_need_rep;
  wire             _GEN_23 = bufferState == 3'h2;
  wire             _GEN_24 = bufferState == 3'h3;
  wire             _GEN_25 = hasException | isMMIO;
  wire             _GEN_26 = io_splitStoreResp_valid & _GEN_25;
  wire             _GEN_27 = bufferState == 3'h4;
  wire             _GEN_28 = io_vecWriteBack_0_valid_0 | io_vecWriteBack_1_valid_0;
  wire             _GEN_29 = io_writeBack_ready & io_writeBack_valid_0;
  wire             _GEN_30 = _GEN_29 & (~isCrossPage | globalMMIO | globalException);
  wire             _GEN_31 = _GEN_0 | _GEN_3 | _GEN_23 | _GEN_24;
  wire             _GEN_32 =
    bufferState == 3'h5 & io_sqControl_toStoreMisalignBuffer_doDeq;
  wire             _GEN_33 = _GEN_0 | _GEN_3 | _GEN_23;
  wire             _GEN_34 = ~_GEN_32 & isCrossPage;
  wire             _GEN_35 = _GEN_3 & cross16BytesBoundary;
  wire             _GEN_36 = ~_GEN_3 | ~cross16BytesBoundary;
  wire [7:0]       lowAddrStore_uop_vpu_vstart = _GEN_35 ? req_uop_vpu_vstart : 8'h0;
  wire [1:0]       lowAddrStore_uop_vpu_veew = _GEN_35 ? req_uop_vpu_veew : 2'h0;
  wire [6:0]       lowAddrStore_uop_uopIdx = _GEN_35 ? req_uop_uopIdx : 7'h0;
  wire             lowAddrStore_uop_robIdx_flag =
    _GEN_3 & cross16BytesBoundary & req_uop_robIdx_flag;
  wire [7:0]       lowAddrStore_uop_robIdx_value = _GEN_35 ? req_uop_robIdx_value : 8'h0;
  wire             lowAddrStore_uop_sqIdx_flag =
    _GEN_3 & cross16BytesBoundary & req_uop_sqIdx_flag;
  wire [5:0]       lowAddrStore_uop_sqIdx_value = _GEN_35 ? req_uop_sqIdx_value : 6'h0;
  wire [8:0]       _GEN_37 =
    req_vaddr[2:0] == 3'h5 | req_vaddr[2:0] == 3'h6 | (&(req_vaddr[2:0]))
      ? 9'h3
      : req_uop_fuOpType;
  wire             _GEN_38 = isMMIO | hasException;
  wire             flush =
    req_valid & io_redirect_valid
    & (io_redirect_bits_level & _flush_flushItself_T_1 == _flush_flushItself_T_2
       | req_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ req_uop_robIdx_value > io_redirect_bits_robIdx_value);
  wire [2:0]       _GEN_39 = _GEN_32 ? 3'h0 : bufferState;
  wire             _GEN_40 =
    _GEN_31 | ~(_GEN_27 ? (req_isvec ? _GEN_28 : _GEN_30) : _GEN_32);
  wire [7:0][2:0]  _GEN_41 =
    {{_GEN_39},
     {_GEN_39},
     {_GEN_39},
     {req_isvec
        ? (_GEN_28 ? 3'h0 : bufferState)
        : _GEN_30 ? 3'h0 : {2'h2, _GEN_29 & isCrossPage}},
     {io_splitStoreResp_valid
        ? (_GEN_25
           | ~(io_splitStoreResp_bits_need_rep | (|(unSentStores & ~(2'h1 << _GEN_13))))
             ? 3'h4
             : 3'h2)
        : bufferState},
     {io_splitStoreReq_ready & io_splitStoreReq_valid_0 ? 3'h3 : bufferState},
     {3'h2},
     {(~cross4KBPageBoundary | _GEN_2) & req_valid ? 3'h1 : bufferState}};
  wire [7:0][8:0]  _GEN_42 =
    {{_GEN_37}, {_GEN_37}, {_GEN_37}, {9'h2}, {9'h3}, {9'h3}, {9'h3}, {req_uop_fuOpType}};
  wire [3:0][8:0]  _GEN_43 =
    {{_GEN_42[req_vaddr[2:0]]}, {_GEN_14[req_vaddr[1:0]]}, {9'h0}, {req_uop_fuOpType}};
  wire [7:0][8:0]  _GEN_44 =
    {{_GEN_37}, {_GEN_37}, {_GEN_37}, {9'h2}, {9'h2}, {9'h1}, {9'h0}, {req_uop_fuOpType}};
  wire [3:0][8:0]  _GEN_45 =
    {{_GEN_44[req_vaddr[2:0]]}, {_GEN_18[req_vaddr[1:0]]}, {9'h0}, {req_uop_fuOpType}};
  wire [7:0]       _GEN_46 =
    {{_GEN_34},
     {_GEN_34},
     {_GEN_34},
     {req_isvec ? ~_GEN_28 & isCrossPage : ~_GEN_30 & isCrossPage},
     {isCrossPage},
     {isCrossPage},
     {isCrossPage},
     {cross4KBPageBoundary ? robMatch | isCrossPage : ~req_valid & isCrossPage}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      req_valid <= 1'h0;
      needFlushPipe <= 1'h0;
      bufferState <= 3'h0;
      splitStoreReqs_0_uop_fuOpType <= 9'h0;
      splitStoreReqs_0_uop_vpu_vstart <= 8'h0;
      splitStoreReqs_0_uop_vpu_veew <= 2'h0;
      splitStoreReqs_0_uop_uopIdx <= 7'h0;
      splitStoreReqs_0_uop_robIdx_flag <= 1'h0;
      splitStoreReqs_0_uop_robIdx_value <= 8'h0;
      splitStoreReqs_0_uop_sqIdx_flag <= 1'h0;
      splitStoreReqs_0_uop_sqIdx_value <= 6'h0;
      splitStoreReqs_0_vaddr <= 50'h0;
      splitStoreReqs_0_mask <= 16'h0;
      splitStoreReqs_0_is128bit <= 1'h0;
      splitStoreReqs_1_uop_fuOpType <= 9'h0;
      splitStoreReqs_1_uop_vpu_vstart <= 8'h0;
      splitStoreReqs_1_uop_vpu_veew <= 2'h0;
      splitStoreReqs_1_uop_uopIdx <= 7'h0;
      splitStoreReqs_1_uop_robIdx_flag <= 1'h0;
      splitStoreReqs_1_uop_robIdx_value <= 8'h0;
      splitStoreReqs_1_uop_sqIdx_flag <= 1'h0;
      splitStoreReqs_1_uop_sqIdx_value <= 6'h0;
      splitStoreReqs_1_vaddr <= 50'h0;
      splitStoreReqs_1_mask <= 16'h0;
      splitStoreReqs_1_is128bit <= 1'h0;
      splitStoreResp_1_paddr <= 48'h0;
      isCrossPage <= 1'h0;
      exceptionVec_3 <= 1'h0;
      exceptionVec_6 <= 1'h0;
      exceptionVec_7 <= 1'h0;
      exceptionVec_15 <= 1'h0;
      exceptionVec_23 <= 1'h0;
      unSentStores <= 2'h0;
      curPtr <= 1'h0;
      globalException <= 1'h0;
      globalMMIO <= 1'h0;
    end
    else begin
      if (flush) begin
        req_valid <= cross4KBPageEnq & cross4KBPageBoundary & ~reqRedirect & req_valid;
        bufferState <= 3'h0;
        unSentStores <= 2'h0;
      end
      else begin
        if (_GEN_31)
          req_valid <= _GEN_12;
        else if (_GEN_27) begin
          if (req_isvec)
            req_valid <= ~_GEN_28 & _GEN_12;
          else
            req_valid <= ~_GEN_30 & _GEN_12;
        end
        else
          req_valid <= ~_GEN_32 & _GEN_12;
        bufferState <= _GEN_41[bufferState];
        if (io_splitStoreResp_valid) begin
          if (_GEN_38)
            unSentStores <= 2'h0;
          else if (io_splitStoreResp_bits_need_rep) begin
            if (_GEN_35)
              unSentStores <= 2'h3;
            else if (_GEN_40) begin
            end
            else
              unSentStores <= 2'h0;
          end
          else
            unSentStores <= unSentStores & ~(2'h1 << _GEN_13);
        end
        else if (_GEN_35)
          unSentStores <= 2'h3;
        else if (_GEN_40) begin
        end
        else
          unSentStores <= 2'h0;
      end
      needFlushPipe <=
        ~flush
        & (_GEN_31 | ~_GEN_27
             ? _GEN_22
             : req_isvec ? ~_GEN_28 & _GEN_22 : ~_GEN_30 & _GEN_22);
      if (_GEN_35) begin
        splitStoreReqs_0_uop_fuOpType <= _GEN_35 ? _GEN_43[alignedType] : 9'h0;
        splitStoreReqs_0_uop_vpu_vstart <= lowAddrStore_uop_vpu_vstart;
        splitStoreReqs_0_uop_vpu_veew <= lowAddrStore_uop_vpu_veew;
        splitStoreReqs_0_uop_uopIdx <= lowAddrStore_uop_uopIdx;
        splitStoreReqs_0_uop_robIdx_flag <= lowAddrStore_uop_robIdx_flag;
        splitStoreReqs_0_uop_robIdx_value <= lowAddrStore_uop_robIdx_value;
        splitStoreReqs_0_uop_sqIdx_flag <= lowAddrStore_uop_sqIdx_flag;
        splitStoreReqs_0_uop_sqIdx_value <= lowAddrStore_uop_sqIdx_value;
        splitStoreReqs_0_vaddr <= lowAddrStore_vaddr;
        splitStoreReqs_0_mask <= _GEN_9 ? 16'h0 : _GEN_17[alignedType];
      end
      splitStoreReqs_0_is128bit <= _GEN_36 & splitStoreReqs_0_is128bit;
      if (_GEN_35) begin
        splitStoreReqs_1_uop_fuOpType <= _GEN_35 ? _GEN_45[alignedType] : 9'h0;
        splitStoreReqs_1_uop_vpu_vstart <= lowAddrStore_uop_vpu_vstart;
        splitStoreReqs_1_uop_vpu_veew <= lowAddrStore_uop_vpu_veew;
        splitStoreReqs_1_uop_uopIdx <= lowAddrStore_uop_uopIdx;
        splitStoreReqs_1_uop_robIdx_flag <= lowAddrStore_uop_robIdx_flag;
        splitStoreReqs_1_uop_robIdx_value <= lowAddrStore_uop_robIdx_value;
        splitStoreReqs_1_uop_sqIdx_flag <= lowAddrStore_uop_sqIdx_flag;
        splitStoreReqs_1_uop_sqIdx_value <= lowAddrStore_uop_sqIdx_value;
        splitStoreReqs_1_vaddr <= highAddrStore_vaddr;
        splitStoreReqs_1_mask <= _GEN_9 ? 16'h0 : _GEN_21[alignedType];
      end
      splitStoreReqs_1_is128bit <= _GEN_36 & splitStoreReqs_1_is128bit;
      if (io_splitStoreResp_valid & curPtr)
        splitStoreResp_1_paddr <= io_splitStoreResp_bits_paddr;
      isCrossPage <= ~flush & _GEN_46[bufferState];
      if (io_splitStoreResp_valid) begin
        exceptionVec_3 <=
          ~isMMIO
          & (hasException
               ? exceptionVec_3 | io_splitStoreResp_bits_uop_exceptionVec_3
               : io_splitStoreResp_bits_need_rep & exceptionVec_3);
        exceptionVec_6 <=
          isMMIO
          | (hasException
               ? exceptionVec_6 | io_splitStoreResp_bits_uop_exceptionVec_6
               : io_splitStoreResp_bits_need_rep & exceptionVec_6);
        exceptionVec_7 <=
          ~isMMIO
          & (hasException
               ? exceptionVec_7 | io_splitStoreResp_bits_uop_exceptionVec_7
               : io_splitStoreResp_bits_need_rep & exceptionVec_7);
        exceptionVec_15 <=
          ~isMMIO
          & (hasException
               ? exceptionVec_15 | io_splitStoreResp_bits_uop_exceptionVec_15
               : io_splitStoreResp_bits_need_rep & exceptionVec_15);
        exceptionVec_23 <=
          ~isMMIO
          & (hasException
               ? exceptionVec_23 | io_splitStoreResp_bits_uop_exceptionVec_23
               : io_splitStoreResp_bits_need_rep & exceptionVec_23);
      end
      curPtr <=
        ~flush
        & (~io_splitStoreResp_valid | _GEN_38 | io_splitStoreResp_bits_need_rep
             ? _GEN_36
               & (_GEN_31
                    ? curPtr
                    : _GEN_27
                        ? (req_isvec ? ~_GEN_28 & curPtr : ~_GEN_30 & curPtr)
                        : ~_GEN_32 & curPtr)
             : 1'(curPtr - 1'h1));
      globalException <=
        ~flush
        & (_GEN_33
             ? globalException
             : _GEN_24
                 ? (_GEN_26 ? hasException : globalException)
                 : _GEN_27
                     ? (req_isvec
                          ? ~_GEN_28 & globalException
                          : ~_GEN_30 & globalException)
                     : ~_GEN_32 & globalException);
      globalMMIO <=
        ~flush
        & (_GEN_33
             ? globalMMIO
             : _GEN_24
                 ? (_GEN_26 ? isMMIO : globalMMIO)
                 : _GEN_27
                     ? (req_isvec ? ~_GEN_28 & globalMMIO : ~_GEN_30 & globalMMIO)
                     : ~_GEN_32 & globalMMIO);
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (_GEN ? _GEN_1 : canEnq) begin
      req_uop_trigger <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_uop_trigger : io_req_0_bits_uop_trigger)
          : _reqSel_oldest_T_8 ? io_req_0_bits_uop_trigger : io_req_1_bits_uop_trigger;
      req_uop_fuOpType <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_uop_fuOpType : io_req_0_bits_uop_fuOpType)
          : _reqSel_oldest_T_8 ? io_req_0_bits_uop_fuOpType : io_req_1_bits_uop_fuOpType;
      req_uop_vpu_vstart <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5
               ? io_req_1_bits_uop_vpu_vstart
               : io_req_0_bits_uop_vpu_vstart)
          : _reqSel_oldest_T_8
              ? io_req_0_bits_uop_vpu_vstart
              : io_req_1_bits_uop_vpu_vstart;
      req_uop_vpu_veew <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_uop_vpu_veew : io_req_0_bits_uop_vpu_veew)
          : _reqSel_oldest_T_8 ? io_req_0_bits_uop_vpu_veew : io_req_1_bits_uop_vpu_veew;
      req_uop_uopIdx <= reqSel_oldest_bits_uop_uopIdx;
      req_uop_robIdx_flag <= reqSel_oldest_bits_uop_robIdx_flag;
      req_uop_robIdx_value <= reqSel_oldest_bits_uop_robIdx_value;
      req_uop_sqIdx_flag <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5
               ? io_req_1_bits_uop_sqIdx_flag
               : io_req_0_bits_uop_sqIdx_flag)
          : _reqSel_oldest_T_8
              ? io_req_0_bits_uop_sqIdx_flag
              : io_req_1_bits_uop_sqIdx_flag;
      req_uop_sqIdx_value <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5
               ? io_req_1_bits_uop_sqIdx_value
               : io_req_0_bits_uop_sqIdx_value)
          : _reqSel_oldest_T_8
              ? io_req_0_bits_uop_sqIdx_value
              : io_req_1_bits_uop_sqIdx_value;
      req_vaddr <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_vaddr : io_req_0_bits_vaddr)
          : _reqSel_oldest_T_8 ? io_req_0_bits_vaddr : io_req_1_bits_vaddr;
      req_vaNeedExt <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_vaNeedExt : io_req_0_bits_vaNeedExt)
          : _reqSel_oldest_T_8 ? io_req_0_bits_vaNeedExt : io_req_1_bits_vaNeedExt;
      req_gpaddr <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_gpaddr : io_req_0_bits_gpaddr)
          : _reqSel_oldest_T_8 ? io_req_0_bits_gpaddr : io_req_1_bits_gpaddr;
      req_isForVSnonLeafPTE <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5
               ? io_req_1_bits_isForVSnonLeafPTE
               : io_req_0_bits_isForVSnonLeafPTE)
          : _reqSel_oldest_T_8
              ? io_req_0_bits_isForVSnonLeafPTE
              : io_req_1_bits_isForVSnonLeafPTE;
      req_mask <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_mask : io_req_0_bits_mask)
          : _reqSel_oldest_T_8 ? io_req_0_bits_mask : io_req_1_bits_mask;
      req_isvec <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_isvec : io_req_0_bits_isvec)
          : _reqSel_oldest_T_8 ? io_req_0_bits_isvec : io_req_1_bits_isvec;
      req_elemIdx <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_elemIdx : io_req_0_bits_elemIdx)
          : _reqSel_oldest_T_8 ? io_req_0_bits_elemIdx : io_req_1_bits_elemIdx;
      req_alignedType <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_alignedType : io_req_0_bits_alignedType)
          : _reqSel_oldest_T_8 ? io_req_0_bits_alignedType : io_req_1_bits_alignedType;
      req_mbIndex <=
        _reqSel_oldestIndex_T
          ? (_reqSel_oldest_T_5 ? io_req_1_bits_mbIndex : io_req_0_bits_mbIndex)
          : _reqSel_oldest_T_8 ? io_req_0_bits_mbIndex : io_req_1_bits_mbIndex;
      req_portIndex <= reqSel_3_0;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:305];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h132; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_valid = _RANDOM[9'h0][0];
        req_uop_trigger = _RANDOM[9'h3][26:23];
        req_uop_fuOpType = _RANDOM[9'h6][19:11];
        req_uop_vpu_vstart = {_RANDOM[9'h8][31:29], _RANDOM[9'h9][4:0]};
        req_uop_vpu_veew = _RANDOM[9'hE][5:4];
        req_uop_uopIdx = _RANDOM[9'hE][25:19];
        req_uop_robIdx_flag = _RANDOM[9'h12][13];
        req_uop_robIdx_value = _RANDOM[9'h12][21:14];
        req_uop_sqIdx_flag = _RANDOM[9'h26][0];
        req_uop_sqIdx_value = _RANDOM[9'h26][6:1];
        req_vaddr = {_RANDOM[9'h26][31:14], _RANDOM[9'h27]};
        req_vaNeedExt = _RANDOM[9'h2A][0];
        req_gpaddr = {_RANDOM[9'h2B][31:18], _RANDOM[9'h2C], _RANDOM[9'h2D][17:0]};
        req_isForVSnonLeafPTE = _RANDOM[9'h2D][18];
        req_mask = {_RANDOM[9'h2D][31:19], _RANDOM[9'h2E][2:0]};
        req_isvec = _RANDOM[9'h37][1];
        req_elemIdx = _RANDOM[9'h37][13:6];
        req_alignedType = _RANDOM[9'h37][16:14];
        req_mbIndex = _RANDOM[9'h37][20:17];
        req_portIndex = _RANDOM[9'h3C][29];
        needFlushPipe = _RANDOM[9'h3C][30];
        bufferState = {_RANDOM[9'h3C][31], _RANDOM[9'h3D][1:0]};
        splitStoreReqs_0_uop_fuOpType = _RANDOM[9'h43][20:12];
        splitStoreReqs_0_uop_vpu_vstart = {_RANDOM[9'h45][31:30], _RANDOM[9'h46][5:0]};
        splitStoreReqs_0_uop_vpu_veew = _RANDOM[9'h4B][6:5];
        splitStoreReqs_0_uop_uopIdx = _RANDOM[9'h4B][26:20];
        splitStoreReqs_0_uop_robIdx_flag = _RANDOM[9'h4F][14];
        splitStoreReqs_0_uop_robIdx_value = _RANDOM[9'h4F][22:15];
        splitStoreReqs_0_uop_sqIdx_flag = _RANDOM[9'h63][1];
        splitStoreReqs_0_uop_sqIdx_value = _RANDOM[9'h63][7:2];
        splitStoreReqs_0_vaddr =
          {_RANDOM[9'h63][31:15], _RANDOM[9'h64], _RANDOM[9'h65][0]};
        splitStoreReqs_0_mask = {_RANDOM[9'h6A][31:20], _RANDOM[9'h6B][3:0]};
        splitStoreReqs_0_is128bit = _RANDOM[9'h74][4];
        splitStoreReqs_1_uop_fuOpType = _RANDOM[9'h80][16:8];
        splitStoreReqs_1_uop_vpu_vstart = {_RANDOM[9'h82][31:26], _RANDOM[9'h83][1:0]};
        splitStoreReqs_1_uop_vpu_veew = _RANDOM[9'h88][2:1];
        splitStoreReqs_1_uop_uopIdx = _RANDOM[9'h88][22:16];
        splitStoreReqs_1_uop_robIdx_flag = _RANDOM[9'h8C][10];
        splitStoreReqs_1_uop_robIdx_value = _RANDOM[9'h8C][18:11];
        splitStoreReqs_1_uop_sqIdx_flag = _RANDOM[9'h9F][29];
        splitStoreReqs_1_uop_sqIdx_value = {_RANDOM[9'h9F][31:30], _RANDOM[9'hA0][3:0]};
        splitStoreReqs_1_vaddr = {_RANDOM[9'hA0][31:11], _RANDOM[9'hA1][28:0]};
        splitStoreReqs_1_mask = _RANDOM[9'hA7][31:16];
        splitStoreReqs_1_is128bit = _RANDOM[9'hB1][0];
        splitStoreResp_1_paddr =
          {_RANDOM[9'h11D][31:24], _RANDOM[9'h11E], _RANDOM[9'h11F][7:0]};
        isCrossPage = _RANDOM[9'h130][20];
        exceptionVec_3 = _RANDOM[9'h130][24];
        exceptionVec_6 = _RANDOM[9'h130][27];
        exceptionVec_7 = _RANDOM[9'h130][28];
        exceptionVec_15 = _RANDOM[9'h131][4];
        exceptionVec_23 = _RANDOM[9'h131][12];
        unSentStores = _RANDOM[9'h131][14:13];
        curPtr = _RANDOM[9'h131][17];
        globalException = _RANDOM[9'h131][18];
        globalMMIO = _RANDOM[9'h131][19];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        req_valid = 1'h0;
        needFlushPipe = 1'h0;
        bufferState = 3'h0;
        splitStoreReqs_0_uop_fuOpType = 9'h0;
        splitStoreReqs_0_uop_vpu_vstart = 8'h0;
        splitStoreReqs_0_uop_vpu_veew = 2'h0;
        splitStoreReqs_0_uop_uopIdx = 7'h0;
        splitStoreReqs_0_uop_robIdx_flag = 1'h0;
        splitStoreReqs_0_uop_robIdx_value = 8'h0;
        splitStoreReqs_0_uop_sqIdx_flag = 1'h0;
        splitStoreReqs_0_uop_sqIdx_value = 6'h0;
        splitStoreReqs_0_vaddr = 50'h0;
        splitStoreReqs_0_mask = 16'h0;
        splitStoreReqs_0_is128bit = 1'h0;
        splitStoreReqs_1_uop_fuOpType = 9'h0;
        splitStoreReqs_1_uop_vpu_vstart = 8'h0;
        splitStoreReqs_1_uop_vpu_veew = 2'h0;
        splitStoreReqs_1_uop_uopIdx = 7'h0;
        splitStoreReqs_1_uop_robIdx_flag = 1'h0;
        splitStoreReqs_1_uop_robIdx_value = 8'h0;
        splitStoreReqs_1_uop_sqIdx_flag = 1'h0;
        splitStoreReqs_1_uop_sqIdx_value = 6'h0;
        splitStoreReqs_1_vaddr = 50'h0;
        splitStoreReqs_1_mask = 16'h0;
        splitStoreReqs_1_is128bit = 1'h0;
        splitStoreResp_1_paddr = 48'h0;
        isCrossPage = 1'h0;
        exceptionVec_3 = 1'h0;
        exceptionVec_6 = 1'h0;
        exceptionVec_7 = 1'h0;
        exceptionVec_15 = 1'h0;
        exceptionVec_23 = 1'h0;
        unSentStores = 2'h0;
        curPtr = 1'h0;
        globalException = 1'h0;
        globalMMIO = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_0_ready = ~reqSel_3_0 & (~req_valid | _io_req_1_ready_T_2);
  assign io_req_1_ready = reqSel_3_0 & (~req_valid | _io_req_1_ready_T_2);
  assign io_splitStoreReq_valid = io_splitStoreReq_valid_0;
  assign io_splitStoreReq_bits_uop_fuOpType =
    req_isvec
      ? req_uop_fuOpType
      : {4'h0,
         req_uop_fuOpType[4] & ~(req_uop_fuOpType[5]) & req_uop_fuOpType[8:7] == 2'h0,
         2'h0,
         curPtr
           ? splitStoreReqs_1_uop_fuOpType[1:0]
           : splitStoreReqs_0_uop_fuOpType[1:0]};
  assign io_splitStoreReq_bits_uop_vpu_vstart =
    curPtr ? splitStoreReqs_1_uop_vpu_vstart : splitStoreReqs_0_uop_vpu_vstart;
  assign io_splitStoreReq_bits_uop_vpu_veew =
    curPtr ? splitStoreReqs_1_uop_vpu_veew : splitStoreReqs_0_uop_vpu_veew;
  assign io_splitStoreReq_bits_uop_uopIdx =
    curPtr ? splitStoreReqs_1_uop_uopIdx : splitStoreReqs_0_uop_uopIdx;
  assign io_splitStoreReq_bits_uop_robIdx_flag =
    curPtr ? splitStoreReqs_1_uop_robIdx_flag : splitStoreReqs_0_uop_robIdx_flag;
  assign io_splitStoreReq_bits_uop_robIdx_value =
    curPtr ? splitStoreReqs_1_uop_robIdx_value : splitStoreReqs_0_uop_robIdx_value;
  assign io_splitStoreReq_bits_uop_sqIdx_flag =
    curPtr ? splitStoreReqs_1_uop_sqIdx_flag : splitStoreReqs_0_uop_sqIdx_flag;
  assign io_splitStoreReq_bits_uop_sqIdx_value =
    curPtr ? splitStoreReqs_1_uop_sqIdx_value : splitStoreReqs_0_uop_sqIdx_value;
  assign io_splitStoreReq_bits_vaddr =
    curPtr ? splitStoreReqs_1_vaddr : splitStoreReqs_0_vaddr;
  assign io_splitStoreReq_bits_mask =
    curPtr ? splitStoreReqs_1_mask : splitStoreReqs_0_mask;
  assign io_splitStoreReq_bits_isvec = req_isvec;
  assign io_splitStoreReq_bits_is128bit =
    curPtr ? splitStoreReqs_1_is128bit : splitStoreReqs_0_is128bit;
  assign io_splitStoreReq_bits_isFinalSplit = curPtr;
  assign io_writeBack_valid = io_writeBack_valid_0;
  assign io_writeBack_bits_uop_exceptionVec_3 =
    _io_writeBack_bits_uop_exceptionVec_3_T & exceptionVec_3;
  assign io_writeBack_bits_uop_exceptionVec_6 =
    _io_writeBack_bits_uop_exceptionVec_3_T & exceptionVec_6;
  assign io_writeBack_bits_uop_exceptionVec_7 =
    _io_writeBack_bits_uop_exceptionVec_3_T & exceptionVec_7;
  assign io_writeBack_bits_uop_exceptionVec_15 =
    _io_writeBack_bits_uop_exceptionVec_3_T & exceptionVec_15;
  assign io_writeBack_bits_uop_exceptionVec_23 =
    _io_writeBack_bits_uop_exceptionVec_3_T & exceptionVec_23;
  assign io_writeBack_bits_uop_trigger = req_uop_trigger;
  assign io_writeBack_bits_uop_flushPipe = needFlushPipe;
  assign io_writeBack_bits_uop_robIdx_flag = req_uop_robIdx_flag;
  assign io_writeBack_bits_uop_robIdx_value = req_uop_robIdx_value;
  assign io_vecWriteBack_0_valid = io_vecWriteBack_0_valid_0;
  assign io_vecWriteBack_0_bits_mBIndex = req_mbIndex;
  assign io_vecWriteBack_0_bits_exceptionVec_3 = exceptionVec_3;
  assign io_vecWriteBack_0_bits_exceptionVec_6 = exceptionVec_6;
  assign io_vecWriteBack_0_bits_exceptionVec_7 = exceptionVec_7;
  assign io_vecWriteBack_0_bits_exceptionVec_15 = exceptionVec_15;
  assign io_vecWriteBack_0_bits_exceptionVec_23 = exceptionVec_23;
  assign io_vecWriteBack_0_bits_hasException = globalException;
  assign io_vecWriteBack_0_bits_vaddr = io_vecWriteBack_1_bits_vaddr_0;
  assign io_vecWriteBack_0_bits_vaNeedExt = req_vaNeedExt;
  assign io_vecWriteBack_0_bits_gpaddr = req_gpaddr;
  assign io_vecWriteBack_0_bits_isForVSnonLeafPTE = req_isForVSnonLeafPTE;
  assign io_vecWriteBack_0_bits_vstart = req_uop_vpu_vstart;
  assign io_vecWriteBack_0_bits_elemIdx = req_elemIdx;
  assign io_vecWriteBack_0_bits_mask = req_mask;
  assign io_vecWriteBack_1_valid = io_vecWriteBack_1_valid_0;
  assign io_vecWriteBack_1_bits_mBIndex = req_mbIndex;
  assign io_vecWriteBack_1_bits_exceptionVec_3 = exceptionVec_3;
  assign io_vecWriteBack_1_bits_exceptionVec_6 = exceptionVec_6;
  assign io_vecWriteBack_1_bits_exceptionVec_7 = exceptionVec_7;
  assign io_vecWriteBack_1_bits_exceptionVec_15 = exceptionVec_15;
  assign io_vecWriteBack_1_bits_exceptionVec_23 = exceptionVec_23;
  assign io_vecWriteBack_1_bits_hasException = globalException;
  assign io_vecWriteBack_1_bits_vaddr = io_vecWriteBack_1_bits_vaddr_0;
  assign io_vecWriteBack_1_bits_vaNeedExt = req_vaNeedExt;
  assign io_vecWriteBack_1_bits_gpaddr = req_gpaddr;
  assign io_vecWriteBack_1_bits_isForVSnonLeafPTE = req_isForVSnonLeafPTE;
  assign io_vecWriteBack_1_bits_vstart = req_uop_vpu_vstart;
  assign io_vecWriteBack_1_bits_elemIdx = req_elemIdx;
  assign io_vecWriteBack_1_bits_mask = req_mask;
  assign io_sqControl_toStoreQueue_crossPageWithHit =
    {io_sqControl_toStoreMisalignBuffer_sqPtr_flag,
     io_sqControl_toStoreMisalignBuffer_sqPtr_value} == {req_uop_sqIdx_flag,
                                                         req_uop_sqIdx_value}
    & isCrossPage;
  assign io_sqControl_toStoreQueue_crossPageCanDeq = ~isCrossPage | bufferState == 3'h5;
  assign io_sqControl_toStoreQueue_paddr = {splitStoreResp_1_paddr[47:3], 3'h0};
  assign io_sqControl_toStoreQueue_withSameUop =
    {io_sqControl_toStoreMisalignBuffer_uop_robIdx_flag,
     io_sqControl_toStoreMisalignBuffer_uop_robIdx_value} == _flush_flushItself_T_1
    & io_sqControl_toStoreMisalignBuffer_uop_uopIdx == req_uop_uopIdx & req_isvec
    & robMatch & isCrossPage;
  assign io_toVecStoreMergeBuffer_0_mbIndex = req_mbIndex;
  assign io_toVecStoreMergeBuffer_0_flush =
    _io_toVecStoreMergeBuffer_1_flush_T & cross4KBPageEnq & ~req_portIndex;
  assign io_toVecStoreMergeBuffer_1_mbIndex = req_mbIndex;
  assign io_toVecStoreMergeBuffer_1_flush =
    _io_toVecStoreMergeBuffer_1_flush_T & cross4KBPageEnq & req_portIndex;
  assign io_full = req_valid;
endmodule

