#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000199af1e1cd0 .scope module, "MIPS_tb" "MIPS_tb" 2 4;
 .timescale -9 -12;
v00000199af241f30_0 .net "ALUResult", 31 0, L_00000199af1c70a0;  1 drivers
v00000199af240590_0 .net "MemRead", 0 0, L_00000199af2a8d30;  1 drivers
v00000199af241990_0 .net "MemWrite", 0 0, L_00000199af2a8470;  1 drivers
v00000199af240130_0 .net "MemtoReg", 0 0, v00000199af23d9b0_0;  1 drivers
v00000199af2401d0_0 .var "clk", 0 0;
v00000199af240310_0 .var "reset", 0 0;
S_00000199af1dbcd0 .scope module, "uut" "MIPS" 2 10, 3 15 0, S_00000199af1e1cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "ALUResult";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemtoReg";
L_00000199af1c6ee0 .functor AND 1, v00000199af23eef0_0, L_00000199af241df0, C4<1>, C4<1>;
L_00000199af1c70a0 .functor BUFZ 32, v00000199af23d020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000199af2a8d30 .functor BUFZ 1, v00000199af23f030_0, C4<0>, C4<0>, C4<0>;
L_00000199af2a8470 .functor BUFZ 1, v00000199af23edb0_0, C4<0>, C4<0>, C4<0>;
v00000199af23e770_0 .net "ALUResult", 31 0, L_00000199af1c70a0;  alias, 1 drivers
v00000199af23f170_0 .net "MemRead", 0 0, L_00000199af2a8d30;  alias, 1 drivers
v00000199af23e810_0 .net "MemWrite", 0 0, L_00000199af2a8470;  alias, 1 drivers
v00000199af23f490_0 .net "MemtoReg", 0 0, v00000199af23d9b0_0;  alias, 1 drivers
v00000199af23daf0_0 .net *"_ivl_11", 4 0, L_00000199af240db0;  1 drivers
v00000199af23f710_0 .net *"_ivl_13", 4 0, L_00000199af241350;  1 drivers
v00000199af23dc30_0 .net "alu_control_signal", 3 0, v00000199af23d520_0;  1 drivers
v00000199af23e310_0 .net "alu_op", 1 0, v00000199af23f670_0;  1 drivers
v00000199af23d910_0 .net "alu_operand2", 31 0, L_00000199af240d10;  1 drivers
v00000199af23db90_0 .net "alu_result", 31 0, v00000199af23d020_0;  1 drivers
v00000199af23e630_0 .net "alu_src", 0 0, v00000199af23ed10_0;  1 drivers
v00000199af23e130_0 .net "branch", 0 0, v00000199af23eef0_0;  1 drivers
v00000199af23dcd0_0 .net "branch_taken", 0 0, L_00000199af1c6ee0;  1 drivers
v00000199af23de10_0 .net "branch_target", 31 0, L_00000199af241cb0;  1 drivers
v00000199af23e950_0 .net "clk", 0 0, v00000199af2401d0_0;  1 drivers
v00000199af23deb0_0 .net "deslocado", 31 0, L_00000199af240950;  1 drivers
v00000199af23dff0_0 .net "instrucao", 31 0, L_00000199af1c6bd0;  1 drivers
v00000199af23e090_0 .net "mem_data", 31 0, L_00000199af240450;  1 drivers
v00000199af23e1d0_0 .net "mem_read", 0 0, v00000199af23f030_0;  1 drivers
v00000199af23e270_0 .net "mem_write", 0 0, v00000199af23edb0_0;  1 drivers
v00000199af2404f0_0 .net "next_pc", 31 0, L_00000199af241d50;  1 drivers
v00000199af241710_0 .var "pc_atual", 31 0;
v00000199af240a90_0 .net "pc_plus_4", 31 0, L_00000199af241c10;  1 drivers
v00000199af240270_0 .net "read_data_1", 31 0, L_00000199af1c6540;  1 drivers
v00000199af240b30_0 .net "read_data_2", 31 0, L_00000199af1c7030;  1 drivers
v00000199af240810_0 .net "reg_dst", 0 0, v00000199af23f7b0_0;  1 drivers
v00000199af240f90_0 .net "reg_write", 0 0, v00000199af23f5d0_0;  1 drivers
v00000199af241170_0 .net "reset", 0 0, v00000199af240310_0;  1 drivers
v00000199af240630_0 .net "sign_extended", 31 0, L_00000199af241fd0;  1 drivers
v00000199af241210_0 .net "write_data", 31 0, L_00000199af241670;  1 drivers
v00000199af2417b0_0 .net "write_register", 4 0, L_00000199af2418f0;  1 drivers
v00000199af2412b0_0 .net "zero", 0 0, L_00000199af241df0;  1 drivers
E_00000199af1d6b00 .event posedge, v00000199af241170_0, v00000199af23cda0_0;
L_00000199af241490 .part L_00000199af1c6bd0, 26, 6;
L_00000199af2410d0 .part L_00000199af1c6bd0, 21, 5;
L_00000199af2408b0 .part L_00000199af1c6bd0, 16, 5;
L_00000199af241850 .part L_00000199af1c6bd0, 0, 16;
L_00000199af241530 .part L_00000199af1c6bd0, 0, 6;
L_00000199af240db0 .part L_00000199af1c6bd0, 11, 5;
L_00000199af241350 .part L_00000199af1c6bd0, 16, 5;
L_00000199af2418f0 .functor MUXZ 5, L_00000199af241350, L_00000199af240db0, v00000199af23f7b0_0, C4<>;
L_00000199af240d10 .functor MUXZ 32, L_00000199af1c7030, L_00000199af241fd0, v00000199af23ed10_0, C4<>;
S_00000199af1dbe60 .scope module, "ALU" "ALU" 3 94, 4 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v00000199af1d0a10_0 .net "A", 31 0, L_00000199af1c6540;  alias, 1 drivers
v00000199af23cd00_0 .net "ALUOperation", 3 0, v00000199af23d520_0;  alias, 1 drivers
v00000199af23d020_0 .var "ALUResult", 31 0;
v00000199af23c580_0 .net "B", 31 0, L_00000199af240d10;  alias, 1 drivers
v00000199af23d7a0_0 .net "Zero", 0 0, L_00000199af241df0;  alias, 1 drivers
L_00000199af2501a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199af23c3a0_0 .net/2u *"_ivl_0", 31 0, L_00000199af2501a8;  1 drivers
v00000199af23ce40_0 .net *"_ivl_2", 0 0, L_00000199af240e50;  1 drivers
L_00000199af2501f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000199af23b900_0 .net/2u *"_ivl_4", 0 0, L_00000199af2501f0;  1 drivers
L_00000199af250238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199af23bb80_0 .net/2u *"_ivl_6", 0 0, L_00000199af250238;  1 drivers
E_00000199af1d7380 .event anyedge, v00000199af23cd00_0, v00000199af1d0a10_0, v00000199af23c580_0;
L_00000199af240e50 .cmp/eq 32, v00000199af23d020_0, L_00000199af2501a8;
L_00000199af241df0 .functor MUXZ 1, L_00000199af250238, L_00000199af2501f0, L_00000199af240e50, C4<>;
S_00000199af1aa780 .scope module, "ALUC" "ALUControl" 3 81, 5 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControlSignal";
v00000199af23d520_0 .var "ALUControlSignal", 3 0;
v00000199af23d5c0_0 .net "ALUOp", 1 0, v00000199af23f670_0;  alias, 1 drivers
v00000199af23d3e0_0 .net "funct", 5 0, L_00000199af241530;  1 drivers
E_00000199af1d6e80 .event anyedge, v00000199af23d5c0_0, v00000199af23d3e0_0;
S_00000199af1aa910 .scope module, "IM" "MemoriaDeInstrucoes" 3 38, 6 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_00000199af1c6bd0 .functor BUFZ 32, L_00000199af241ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000199af23ca80_0 .net *"_ivl_0", 31 0, L_00000199af241ad0;  1 drivers
v00000199af23bd60_0 .net *"_ivl_3", 7 0, L_00000199af2406d0;  1 drivers
v00000199af23ba40_0 .net *"_ivl_4", 9 0, L_00000199af2409f0;  1 drivers
L_00000199af250088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199af23d480_0 .net *"_ivl_7", 1 0, L_00000199af250088;  1 drivers
v00000199af23c620_0 .net "addr", 31 0, v00000199af241710_0;  1 drivers
v00000199af23c1c0_0 .var/i "i", 31 0;
v00000199af23be00_0 .net "instrucao", 31 0, L_00000199af1c6bd0;  alias, 1 drivers
v00000199af23cb20 .array "memoria", 0 255, 31 0;
L_00000199af241ad0 .array/port v00000199af23cb20, L_00000199af2409f0;
L_00000199af2406d0 .part v00000199af241710_0, 2, 8;
L_00000199af2409f0 .concat [ 8 2 0 0], L_00000199af2406d0, L_00000199af250088;
S_00000199af1a8a30 .scope module, "MEM" "DataMemory" 3 103, 7 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v00000199af23c6c0_0 .net "MemRead", 0 0, v00000199af23f030_0;  alias, 1 drivers
v00000199af23d200_0 .net "MemWrite", 0 0, v00000199af23edb0_0;  alias, 1 drivers
v00000199af23bea0_0 .net *"_ivl_0", 31 0, L_00000199af2413f0;  1 drivers
v00000199af23c4e0_0 .net *"_ivl_3", 7 0, L_00000199af240ef0;  1 drivers
v00000199af23c300_0 .net *"_ivl_4", 9 0, L_00000199af241a30;  1 drivers
L_00000199af250280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199af23c080_0 .net *"_ivl_7", 1 0, L_00000199af250280;  1 drivers
L_00000199af2502c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199af23cee0_0 .net/2u *"_ivl_8", 31 0, L_00000199af2502c8;  1 drivers
v00000199af23c800_0 .net "address", 31 0, v00000199af23d020_0;  alias, 1 drivers
v00000199af23cda0_0 .net "clk", 0 0, v00000199af2401d0_0;  alias, 1 drivers
v00000199af23c9e0_0 .var/i "i", 31 0;
v00000199af23d660 .array "memory", 0 255, 31 0;
v00000199af23cbc0_0 .net "readData", 31 0, L_00000199af240450;  alias, 1 drivers
v00000199af23bf40_0 .net "writeData", 31 0, L_00000199af1c7030;  alias, 1 drivers
E_00000199af1d74c0 .event posedge, v00000199af23cda0_0;
L_00000199af2413f0 .array/port v00000199af23d660, L_00000199af241a30;
L_00000199af240ef0 .part v00000199af23d020_0, 2, 8;
L_00000199af241a30 .concat [ 8 2 0 0], L_00000199af240ef0, L_00000199af250280;
L_00000199af240450 .functor MUXZ 32, L_00000199af2502c8, L_00000199af2413f0, v00000199af23f030_0, C4<>;
S_00000199af1a8bc0 .scope module, "REG" "Registradores" 3 57, 8 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_00000199af1c6540 .functor BUFZ 32, L_00000199af240770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000199af1c7030 .functor BUFZ 32, L_00000199af2403b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000199af23cf80_0 .net "ReadData1", 31 0, L_00000199af1c6540;  alias, 1 drivers
v00000199af23b9a0_0 .net "ReadData2", 31 0, L_00000199af1c7030;  alias, 1 drivers
v00000199af23d2a0_0 .net "ReadRegister1", 4 0, L_00000199af2410d0;  1 drivers
v00000199af23bae0_0 .net "ReadRegister2", 4 0, L_00000199af2408b0;  1 drivers
v00000199af23d0c0_0 .net "RegWrite", 0 0, v00000199af23f5d0_0;  alias, 1 drivers
v00000199af23bfe0_0 .net "WriteData", 31 0, L_00000199af241670;  alias, 1 drivers
v00000199af23c260_0 .net "WriteRegister", 4 0, L_00000199af2418f0;  alias, 1 drivers
v00000199af23c440_0 .net *"_ivl_0", 31 0, L_00000199af240770;  1 drivers
v00000199af23c760_0 .net *"_ivl_10", 6 0, L_00000199af241030;  1 drivers
L_00000199af250118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199af23bc20_0 .net *"_ivl_13", 1 0, L_00000199af250118;  1 drivers
v00000199af23d160_0 .net *"_ivl_2", 6 0, L_00000199af240bd0;  1 drivers
L_00000199af2500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199af23c120_0 .net *"_ivl_5", 1 0, L_00000199af2500d0;  1 drivers
v00000199af23d340_0 .net *"_ivl_8", 31 0, L_00000199af2403b0;  1 drivers
v00000199af23c8a0_0 .net "clk", 0 0, v00000199af2401d0_0;  alias, 1 drivers
v00000199af23bcc0_0 .var/i "i", 31 0;
v00000199af23d700 .array "registers", 0 31, 31 0;
L_00000199af240770 .array/port v00000199af23d700, L_00000199af240bd0;
L_00000199af240bd0 .concat [ 5 2 0 0], L_00000199af2410d0, L_00000199af2500d0;
L_00000199af2403b0 .array/port v00000199af23d700, L_00000199af241030;
L_00000199af241030 .concat [ 5 2 0 0], L_00000199af2408b0, L_00000199af250118;
S_00000199af0dd4b0 .scope module, "SE" "SignExtend" 3 69, 9 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000199af23c940_0 .net *"_ivl_1", 0 0, L_00000199af241b70;  1 drivers
v00000199af23cc60_0 .net *"_ivl_2", 15 0, L_00000199af240c70;  1 drivers
v00000199af23ebd0_0 .net "in", 15 0, L_00000199af241850;  1 drivers
v00000199af23da50_0 .net "out", 31 0, L_00000199af241fd0;  alias, 1 drivers
L_00000199af241b70 .part L_00000199af241850, 15, 1;
LS_00000199af240c70_0_0 .concat [ 1 1 1 1], L_00000199af241b70, L_00000199af241b70, L_00000199af241b70, L_00000199af241b70;
LS_00000199af240c70_0_4 .concat [ 1 1 1 1], L_00000199af241b70, L_00000199af241b70, L_00000199af241b70, L_00000199af241b70;
LS_00000199af240c70_0_8 .concat [ 1 1 1 1], L_00000199af241b70, L_00000199af241b70, L_00000199af241b70, L_00000199af241b70;
LS_00000199af240c70_0_12 .concat [ 1 1 1 1], L_00000199af241b70, L_00000199af241b70, L_00000199af241b70, L_00000199af241b70;
L_00000199af240c70 .concat [ 4 4 4 4], LS_00000199af240c70_0_0, LS_00000199af240c70_0_4, LS_00000199af240c70_0_8, LS_00000199af240c70_0_12;
L_00000199af241fd0 .concat [ 16 16 0 0], L_00000199af241850, L_00000199af240c70;
S_00000199af0dd640 .scope module, "SL2" "ShiftLeft2" 3 75, 10 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000199af23e9f0_0 .net *"_ivl_2", 29 0, L_00000199af2415d0;  1 drivers
L_00000199af250160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199af23df50_0 .net *"_ivl_4", 1 0, L_00000199af250160;  1 drivers
v00000199af23ec70_0 .net "in", 31 0, L_00000199af241fd0;  alias, 1 drivers
v00000199af23f530_0 .net "out", 31 0, L_00000199af240950;  alias, 1 drivers
L_00000199af2415d0 .part L_00000199af241fd0, 0, 30;
L_00000199af240950 .concat [ 2 30 0 0], L_00000199af250160, L_00000199af2415d0;
S_00000199af1b1e00 .scope module, "UC" "UnidadeControle" 3 44, 11 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "RegDst";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 2 "ALUOp";
v00000199af23f670_0 .var "ALUOp", 1 0;
v00000199af23ed10_0 .var "ALUSrc", 0 0;
v00000199af23eef0_0 .var "Branch", 0 0;
v00000199af23f030_0 .var "MemRead", 0 0;
v00000199af23edb0_0 .var "MemWrite", 0 0;
v00000199af23d9b0_0 .var "MemtoReg", 0 0;
v00000199af23f7b0_0 .var "RegDst", 0 0;
v00000199af23f5d0_0 .var "RegWrite", 0 0;
v00000199af23f350_0 .net "opcode", 5 0, L_00000199af241490;  1 drivers
E_00000199af1d6b80 .event anyedge, v00000199af23f350_0;
S_00000199af1b1f90 .scope module, "add4_inst" "Add4" 3 121, 12 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_00000199af250310 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000199af23f210_0 .net/2u *"_ivl_0", 31 0, L_00000199af250310;  1 drivers
v00000199af23ef90_0 .net "in", 31 0, v00000199af241710_0;  alias, 1 drivers
v00000199af23f3f0_0 .net "out", 31 0, L_00000199af241c10;  alias, 1 drivers
L_00000199af241c10 .arith/sum 32, v00000199af241710_0, L_00000199af250310;
S_00000199af1b33d0 .scope module, "branch_adder" "Adder32" 3 127, 13 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v00000199af23e8b0_0 .net "a", 31 0, L_00000199af241c10;  alias, 1 drivers
v00000199af23e450_0 .net "b", 31 0, L_00000199af240950;  alias, 1 drivers
v00000199af23eb30_0 .net "sum", 31 0, L_00000199af241cb0;  alias, 1 drivers
L_00000199af241cb0 .arith/sum 32, L_00000199af241c10, L_00000199af240950;
S_00000199af1b3560 .scope module, "mux_memtoreg" "MUX_MemToReg" 3 113, 14 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 32 "WriteData";
v00000199af23ee50_0 .net "ALUResult", 31 0, v00000199af23d020_0;  alias, 1 drivers
v00000199af23e4f0_0 .net "MemtoReg", 0 0, v00000199af23d9b0_0;  alias, 1 drivers
v00000199af23e3b0_0 .net "ReadData", 31 0, L_00000199af240450;  alias, 1 drivers
v00000199af23dd70_0 .net "WriteData", 31 0, L_00000199af241670;  alias, 1 drivers
L_00000199af241670 .functor MUXZ 32, v00000199af23d020_0, L_00000199af240450, v00000199af23d9b0_0, C4<>;
S_00000199af1b77b0 .scope module, "mux_pc" "MUX2to1_PC" 3 138, 15 1 0, S_00000199af1dbcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_plus_4";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /OUTPUT 32 "next_pc";
v00000199af23f0d0_0 .net "branch_taken", 0 0, L_00000199af1c6ee0;  alias, 1 drivers
v00000199af23e590_0 .net "branch_target", 31 0, L_00000199af241cb0;  alias, 1 drivers
v00000199af23f2b0_0 .net "next_pc", 31 0, L_00000199af241d50;  alias, 1 drivers
v00000199af23e6d0_0 .net "pc_plus_4", 31 0, L_00000199af241c10;  alias, 1 drivers
L_00000199af241d50 .functor MUXZ 32, L_00000199af241c10, L_00000199af241cb0, L_00000199af1c6ee0, C4<>;
    .scope S_00000199af1aa910;
T_0 ;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23cb20, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23cb20, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23cb20, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23cb20, 4, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000199af23c1c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000199af23c1c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000199af23c1c0_0;
    %store/vec4a v00000199af23cb20, 4, 0;
    %load/vec4 v00000199af23c1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000199af23c1c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000199af1b1e00;
T_1 ;
    %wait E_00000199af1d6b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23ed10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000199af23f670_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %load/vec4 v00000199af23f350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23f5d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000199af23f670_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23f5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23f030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23ed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23ed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000199af23f670_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23f5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af23ed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000199af23f670_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af23d9b0_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000199af1a8bc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199af23bcc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000199af23bcc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000199af23bcc0_0;
    %store/vec4a v00000199af23d700, 4, 0;
    %load/vec4 v00000199af23bcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000199af23bcc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000199af1a8bc0;
T_3 ;
    %wait E_00000199af1d74c0;
    %load/vec4 v00000199af23d0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v00000199af23c260_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000199af23bfe0_0;
    %load/vec4 v00000199af23c260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199af23d700, 0, 4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199af23d700, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_00000199af1aa780;
T_4 ;
    %wait E_00000199af1d6e80;
    %load/vec4 v00000199af23d5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v00000199af23d3e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000199af23d520_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000199af1dbe60;
T_5 ;
    %wait E_00000199af1d7380;
    %load/vec4 v00000199af23cd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000199af1d0a10_0;
    %load/vec4 v00000199af23c580_0;
    %and;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000199af1d0a10_0;
    %load/vec4 v00000199af23c580_0;
    %or;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000199af1d0a10_0;
    %load/vec4 v00000199af23c580_0;
    %add;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000199af1d0a10_0;
    %load/vec4 v00000199af23c580_0;
    %sub;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000199af1d0a10_0;
    %load/vec4 v00000199af23c580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v00000199af23d020_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000199af1a8a30;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199af23c9e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000199af23c9e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000199af23c9e0_0;
    %store/vec4a v00000199af23d660, 4, 0;
    %load/vec4 v00000199af23c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000199af23c9e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000199af1a8a30;
T_7 ;
    %wait E_00000199af1d74c0;
    %load/vec4 v00000199af23d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000199af23bf40_0;
    %load/vec4 v00000199af23c800_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199af23d660, 0, 4;
    %vpi_call 7 28 "$display", "Escrevendo na memoria - Endere\303\247o: %h, Valor: %h", v00000199af23c800_0, v00000199af23bf40_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000199af1dbcd0;
T_8 ;
    %wait E_00000199af1d6b00;
    %load/vec4 v00000199af241170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000199af241710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000199af2404f0_0;
    %assign/vec4 v00000199af241710_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000199af1e1cd0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v00000199af2401d0_0;
    %inv;
    %store/vec4 v00000199af2401d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000199af1e1cd0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "MIPS_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000199af1e1cd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af2401d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199af240310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199af240310_0, 0, 1;
    %vpi_call 2 32 "$monitor", "\012Tempo: %0t | PC: %h | Instrucao: %h | R1: %h | R2: %h | WR: %d | WD: %h | Op2: %h | ALUResult: %h | MemRead: %b | MemWrite: %b | BranchTarget: %h | ProximoPC: %h | RegWrite: %b | ALUSrc: %b\012", $time, v00000199af241710_0, v00000199af23dff0_0, v00000199af240270_0, v00000199af240b30_0, v00000199af2417b0_0, v00000199af241210_0, v00000199af23d910_0, v00000199af241f30_0, v00000199af240590_0, v00000199af241990_0, v00000199af23de10_0, v00000199af2404f0_0, v00000199af240f90_0, v00000199af23e630_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23d700, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199af23d700, 4, 0;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "Forcando escrita: t0 = %h, t1 = %h", &A<v00000199af23d700, 8>, &A<v00000199af23d700, 9> {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 47 "$display", "Fim da simulacao." {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "./MIPS.v";
    "./ALU.v";
    "./ALUControl.v";
    "./MemoriaDeInstrucoes.v";
    "./DataMemory.v";
    "./Registradores.v";
    "./SignalExtend.v";
    "./ShiftLeft2.v";
    "./UnidControle.v";
    "./Add4.v";
    "./Adder32.v";
    "./MultiplexadorMemToReg.v";
    "./MUX2to1_PC.v";
