
---------- Begin Simulation Statistics ----------
host_inst_rate                                 189618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 306800                       # Number of bytes of host memory used
host_seconds                                   105.48                       # Real time elapsed on the host
host_tick_rate                             1451699627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.153119                       # Number of seconds simulated
sim_ticks                                153118879000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4707000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 113179.246932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 112985.968042                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1766495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   332804141500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.624709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2940505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            360465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 291508204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.548128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580039                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 123590.034436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 123520.491536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   72213533531                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  67229115531                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 28663.237973                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 74668.684227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.259116                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            178436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   5114553531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1227478500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6274315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 114905.020260                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 114821.147788                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2749511                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    405017675031                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.561783                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3524804                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             400489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 358737319531                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000208                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.726804                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.212819                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6274315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 114905.020260                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 114821.147788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2749511                       # number of overall hits
system.cpu.dcache.overall_miss_latency   405017675031                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.561783                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3524804                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            400489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 358737319531                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599038                       # number of replacements
system.cpu.dcache.sampled_refs                2600062                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.620395                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3273779                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501005822500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13570774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66066.406250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63543.650794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13570646                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8456500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8006500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               106855.480315                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13570774                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66066.406250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63543.650794                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13570646                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8456500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8006500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.171102                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             87.604029                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13570774                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66066.406250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63543.650794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13570646                       # number of overall hits
system.cpu.icache.overall_miss_latency        8456500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8006500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 87.604029                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13570646                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 107384.482410                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     48334292455                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                450105                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69242.883540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54227.377147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1386519500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1085849000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20024                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       116400.817293                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  100970.223677                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         115811                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           286853052500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.955115                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2464356                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7150                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      248104437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.952343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2457204                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    123785.591231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 108360.595237                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         64894843774                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    56808258774                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   18074.812968                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.418406                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       401                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            7248000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600191                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        116020.726298                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   100592.390567                       # average overall mshr miss latency
system.l2.demand_hits                          115811                       # number of demand (read+write) hits
system.l2.demand_miss_latency            288239572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.955461                       # miss rate for demand accesses
system.l2.demand_misses                       2484380                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       7150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       249190286500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.952710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2477228                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.783653                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.026260                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12839.374206                       # Average occupied blocks per context
system.l2.occ_blocks::1                    430.240711                       # Average occupied blocks per context
system.l2.overall_accesses                    2600191                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       116020.726298                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101636.738613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         115811                       # number of overall hits
system.l2.overall_miss_latency           288239572000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.955461                       # miss rate for overall accesses
system.l2.overall_misses                      2484380                       # number of overall misses
system.l2.overall_mshr_hits                      7150                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      297524578955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.125815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2927333                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.960674                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        432404                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1253518                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted           49148                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1930542                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           450105                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       177769                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2490221                       # number of replacements
system.l2.sampled_refs                        2501474                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13269.614917                       # Cycle average of tags in use
system.l2.total_refs                          1046632                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   502118665000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508904                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                217228807                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1456584                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1590322                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       147435                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1633572                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1706732                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          26563                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       592087                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     66309414                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.153606                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.896580                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     63080975     95.13%     95.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1354507      2.04%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       580384      0.88%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       239547      0.36%     98.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       277347      0.42%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42502      0.06%     98.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       101466      0.15%     99.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40599      0.06%     99.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       592087      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     66309414                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       147426                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7209686                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.900890                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.900890                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     54623904                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        45776                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25577631                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7396658                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4184422                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1224560                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       104429                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4722424                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4608319                       # DTB hits
system.switch_cpus_1.dtb.data_misses           114105                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3763410                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3651459                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           111951                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        959014                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            956860                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1706732                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3552824                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7948060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       113096                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26249440                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        707165                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019175                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3552824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1483147                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.294908                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     67533974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.388685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.590965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       63138750     93.49%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          71183      0.11%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         635011      0.94%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          69361      0.10%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         722417      1.07%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         126025      0.19%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         340658      0.50%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         308141      0.46%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2122428      3.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     67533974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              21474976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1213211                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258498                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.149201                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6110163                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           959014                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8275908                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11904830                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.803943                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6653360                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.133749                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12020168                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       147509                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      44525207                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5967104                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2218960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1697979                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17422154                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5151149                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       964681                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13280237                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        55007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       200342                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1224560                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       692918                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1205617                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52232                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4154                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2960554                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       904170                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4154                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        19154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       128355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.112348                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.112348                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4926013     34.58%     34.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1416445      9.94%     44.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       150515      1.06%     45.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37529      0.26%     45.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1290791      9.06%     54.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5349062     37.55%     92.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1074544      7.54%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14244922                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       319651                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022440                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          342      0.11%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1259      0.39%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       114114     35.70%     36.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     36.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     36.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       144429     45.18%     81.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        59490     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     67533974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.210930                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.630068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     57858218     85.67%     85.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7079358     10.48%     96.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1531576      2.27%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       408119      0.60%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       480394      0.71%     99.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       109559      0.16%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        59202      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6912      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          636      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     67533974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.160039                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17163656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14244922                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7161165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       488428                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7018477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3552836                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3552824                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       805725                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       254358                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5967104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1697979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               89008950                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     51599154                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       139453                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7996679                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2754088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        99269                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35383132                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23555953                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16089876                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3746554                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1224560                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2967026                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8749844                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5318893                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                427177                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
