{
    "edges": [
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 1,
            "target": 2
        },
        {
            "edge_type": 1,
            "hidden": 0,
            "source": 1,
            "target": 3
        },
        {
            "edge_type": 1,
            "hidden": 0,
            "source": 1,
            "target": 4
        },
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 2,
            "target": 9
        },
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 3,
            "target": 6
        },
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 4,
            "target": 5
        },
        {
            "edge_type": 5,
            "hidden": 0,
            "source": 5,
            "target": 6
        },
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 5,
            "target": 8
        },
        {
            "edge_type": 0,
            "hidden": 0,
            "source": 6,
            "target": 7
        },
        {
            "edge_type": 3,
            "hidden": 0,
            "source": 7,
            "target": 9
        },
        {
            "edge_type": 3,
            "hidden": 0,
            "source": 8,
            "target": 9
        }
    ],
    "files": {
        "/home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c": "/*\n!!!~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~!!!\n!!! Copyright (c) 2017-20, Lawrence Livermore National Security, LLC\n!!! and DataRaceBench project contributors. See the DataRaceBench/COPYRIGHT file for details.\n!!!\n!!! SPDX-License-Identifier: (BSD-3-Clause)\n!!!~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~!!!\n */\n\n/*\n * This is a program based on a dataset contributed by \n * Wenhao Wu and Stephen F. Siegel @Univ. of Delaware.\n \n * 2-thread flag barrier using busy-wait loops and critical, no race.\n */\n\n#include <stdio.h>\n#include <omp.h>\n#include <assert.h>\n\ntypedef _Bool flag_t;\n\nflag_t f0, f1;\nconst int n = 100;\nint x = 1;\n\nvoid init(flag_t *f)\n{\n  *f = 0;\n}\n\nvoid raise(flag_t *f)\n{\n#pragma omp critical\n  {\n    assert(*f == 0);\n    *f = 1;\n  }\n}\n\nvoid lower(flag_t *f)\n{\n  _Bool done = 0;\n  while (!done)\n  {\n#pragma omp critical\n    if (*f == 1)\n    {\n      *f = 0;\n      done = 1;\n    }\n  }\n}\n\nvoid mybarrier(int tid)\n{\n  if (tid == 0)\n  {\n    raise(&f0);\n    lower(&f1);\n  }\n  else if (tid == 1)\n  {\n    lower(&f0);\n    raise(&f1);\n  }\n}\n\nint main()\n{\n  init(&f0);\n  init(&f1);\n#pragma omp parallel num_threads(2)\n  {\n    int tid = omp_get_thread_num();\n#pragma omp barrier\n    for (int i = 0; i < n; i++)\n    {\n      printf(\"Thread %d: phase 1, i=%d, x=%d\\n\", tid, i, x);\n      fflush(stdout);\n      assert(x == 1);\n      mybarrier(tid);\n      if (tid == 0)\n        x = 0;\n      mybarrier(tid);\n      printf(\"Thread %d: phase 3, i=%d, x=%d\\n\", tid, i, x);\n      fflush(stdout);\n      assert(x == 0);\n      mybarrier(tid);\n      if (tid == 1)\n        x = 1;\n      mybarrier(tid);\n    }\n  } // end of parallel construct\n  printf(\"Done: x=%d\\n\", x);\n}\n"
    },
    "nodes": [
        {
            "active": 1,
            "end_event": 0,
            "has_race": false,
            "hidden": 0,
            "id": 1,
            "ontarget": false,
            "stack": "file: /home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c, line: 73, col: 1"
        },
        {
            "active": 1,
            "end_event": 1,
            "has_race": false,
            "hidden": 0,
            "id": 2,
            "ontarget": false,
            "stack": "file: /home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c, line: 73, col: 1"
        },
        {
            "active": 1,
            "end_event": 3,
            "has_race": false,
            "hidden": 0,
            "id": 3,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 3,
            "has_race": false,
            "hidden": 0,
            "id": 4,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 3,
            "has_race": true,
            "hidden": 0,
            "id": 5,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 3,
            "has_race": true,
            "hidden": 0,
            "id": 6,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 4,
            "has_race": false,
            "hidden": 0,
            "id": 7,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 4,
            "has_race": false,
            "hidden": 0,
            "id": 8,
            "ontarget": false,
            "stack": ""
        },
        {
            "active": 1,
            "end_event": 2,
            "has_race": false,
            "hidden": 0,
            "id": 9,
            "ontarget": false,
            "stack": ""
        }
    ],
    "races": [
        {
            "current": 6,
            "current_stack": "/home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c:37:",
            "lca": 0,
            "prev": 5,
            "prev_stack": ""
        },
        {
            "current": 5,
            "current_stack": "    #0 .omp_outlined._debug__ /home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c:81:7 (DRB184-barrier1-no+0xd1be9)",
            "lca": 0,
            "prev": 6,
            "prev_stack": "    #0 .omp_outlined._debug__ /home/fjin/playground/dataracebench/micro-benchmarks/DRB184-barrier1-no.c:91:11 (DRB184-barrier1-no+0xd1cf2)"
        }
    ],
    "targets": null
}