$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module memory_model_pkg::ParameterizedMemory__A4_D10__Vclpkg $end
  $var wire 32 ' ADDR_WIDTH [31:0] $end
  $var wire 32 ( DATA_WIDTH [31:0] $end
 $upscope $end
 $scope module memory_model_pkg::ParameterizedMemory__Vclpkg $end
  $var wire 32 % ADDR_WIDTH [31:0] $end
  $var wire 32 & DATA_WIDTH [31:0] $end
 $upscope $end
 $scope module memory_model_test_bench $end
  $var wire 32 # read_data_32 [31:0] $end
  $var wire 16 $ read_data_16 [15:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b1001100001110110 $
b00000000000000000000000000001000 %
b00000000000000000000000000100000 &
b00000000000000000000000000000100 '
b00000000000000000000000000010000 (
#10
