$date
  Mon Sep 28 14:04:05 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module d_tb $end
$var reg 1 ! clk $end
$var reg 1 " dsignal $end
$var reg 1 # q $end
$var reg 1 $ nq $end
$scope module dflipflop $end
$var reg 1 % clk $end
$var reg 1 & dsignal $end
$var reg 1 ' q $end
$var reg 1 ( nq $end
$var reg 1 ) r $end
$var reg 1 * s $end
$scope module rsflipflop $end
$var reg 1 + r $end
$var reg 1 , s $end
$var reg 1 - q $end
$var reg 1 . nq $end
$var reg 1 / n1 $end
$var reg 1 0 n2 $end
$scope module nand1 $end
$var reg 1 1 input1 $end
$var reg 1 2 input2 $end
$var reg 1 3 nand_result $end
$var reg 1 4 nand_gate $end
$upscope $end
$scope module nand2 $end
$var reg 1 5 input1 $end
$var reg 1 6 input2 $end
$var reg 1 7 nand_result $end
$var reg 1 8 nand_gate $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
U$
0%
0&
U'
U(
1)
1*
1+
1,
U-
U.
U/
U0
11
U2
U3
U4
15
U6
U7
U8
#10000000
1"
1&
#20000000
1!
0"
1#
0$
1%
0&
1'
0(
0)
0+
1-
0.
1/
00
01
02
13
04
16
07
18
#30000000
1"
0#
1$
1&
0'
1(
1)
0*
1+
0,
0-
1.
0/
10
11
12
03
14
05
06
17
08
#40000000
0!
0"
0%
0&
1*
1,
15
#50000000
