module MockAXI4LiteSRAM (
    input               aclk,           
    input               aresetn,        
    input               awvalid,        
    output logic        awready,        
    input [31:0]        awaddr,         
    input [2:0]         awprot,         
    input [3:0]         awcache,        
    input               wvalid,         
    output              wready,         
    input [31:0]        wdata,          
    input [3:0]         wstrb,          
    output logic        bvalid,         
    input               bready,         
    output [1:0]        bresp,          
    input               arvalid,        
    output logic        arready,        
    input [31:0]        araddr,         
    input [2:0]         arprot,         
    input [3:0]         arcache,        
    output logic        rvalid,         
    input               rready,         
    output [1:0]        rresp,          
    output logic [31:0] rdata           
    );