# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Dadda_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/DELL\ Anu/Anurag\ Desktop/IIT\ B/Project/Verilog/Dadda/16\ bit\ Dadda {D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda/Dadda.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:38 on Aug 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda" D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda/Dadda.v 
# -- Compiling module Dadda
# -- Compiling module RCA
# -- Compiling module RCA14
# -- Compiling module HA
# -- Compiling module FA
# 
# Top level modules:
# 	Dadda
# End time: 10:56:38 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/DELL\ Anu/Anurag\ Desktop/IIT\ B/Project/Verilog/Dadda/16\ bit\ Dadda {D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:39 on Aug 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda" D:/DELL Anu/Anurag Desktop/IIT B/Project/Verilog/Dadda/16 bit Dadda/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:56:39 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:56:39 on Aug 19,2021
# Loading work.testbench
# Loading work.Dadda
# Loading work.HA
# Loading work.FA
# Loading work.RCA
# Loading work.RCA14
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 11:00:13 on Aug 19,2021, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
