<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 23. ISCA 1996</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca96">23. ISCA 1996:
Philadelphia, PA, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca96">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca96">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca96">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca96">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
</ul>




<h2>Branch Prediction</h2>
 

<ul>
<li id="EversCP96"><a href="http://dblp.dagstuhl.de/pers/hc/e/Evers:Marius">Marius Evers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Po=Yung">Po-Yung Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches.</b> 3-11<br /><small><a href="http://doi.acm.org/10.1145/232973.232975"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EversCP96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EversCP96.xml">XML</a></small></small></li>
<li id="Gloy96"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gloy:Nicholas_C=">Nicholas C. Gloy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Young:Cliff">Cliff Young</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:J=_Bradley">J. Bradley Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>An Analysis of Dynamic Branch Prediction Schemes on System Workloads.</b> 12-21<br /><small><a href="http://doi.acm.org/10.1145/232973.232977"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Gloy96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Gloy96.xml">XML</a></small></small></li>
<li id="SechrestLM96"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sechrest:Stuart">Stuart Sechrest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Chih=Chieh">Chih-Chieh Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Correlation and Aliasing in Dynamic Branch Predictors.</b> 22-32<br /><small><a href="http://doi.acm.org/10.1145/232973.232978"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SechrestLM96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SechrestLM96.xml">XML</a></small></small></li>
</ul>



<h2>Shared Memory</h2>
 

<ul>
<li id="ReinhardtPW96"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pfile:Robert_W=">Robert W. Pfile</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Decoupled Hardware Support for Distributed Shared Memory.</b> 34-43<br /><small><a href="http://doi.acm.org/10.1145/232973.232979"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ReinhardtPW96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ReinhardtPW96.xml">XML</a></small></small></li>
<li id="YeungKA96"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>MGS: A Multigrain Shared Memory System.</b> 44-55<br /><small><a href="http://doi.acm.org/10.1145/232973.232980"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YeungKA96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YeungKA96.xml">XML</a></small></small></li>
<li id="MorinGBK96"><a href="http://dblp.dagstuhl.de/pers/hc/m/Morin:Christine">Christine Morin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gefflaut:Alain">Alain Gefflaut</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Ban=acirc=tre:Michel">Michel Ban&#226;tre</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kermarrec:Anne=Marie">Anne-Marie Kermarrec</a>:<br /><b>COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors.</b> 56-65<br /><small><a href="http://doi.acm.org/10.1145/232973.232981"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MorinGBK96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MorinGBK96.xml">XML</a></small></small></li>
</ul>



<h2>Processor/Memory Tradeoffs</h2>
 

<ul>
<li id="NayfehHO96"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nayfeh:Basem_A=">Basem A. Nayfeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hammond:Lance">Lance Hammond</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Evaluation of Design Alternatives for a Multiprocessor Microprocessor.</b> 67-77<br /><small><a href="http://doi.acm.org/10.1145/232973.232982"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NayfehHO96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NayfehHO96.xml">XML</a></small></small></li>
<li id="BurgerGK96"><a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/K=auml=gi:Alain">Alain K&#228;gi</a>:<br /><b>Memory Bandwidth Limitations of Future Microprocessors.</b> 78-89<br /><small><a href="http://doi.acm.org/10.1145/232973.232983"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BurgerGK96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BurgerGK96.xml">XML</a></small></small></li>
<li id="SaulsburyPN96"><a href="http://dblp.dagstuhl.de/pers/hc/s/Saulsbury:Ashley">Ashley Saulsbury</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pong:Fong">Fong Pong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzyk:Andreas">Andreas Nowatzyk</a>:<br /><b>Missing the Memory Wall: The Case for Processor/Memory Integration.</b> 90-101<br /><small><a href="http://doi.acm.org/10.1145/232973.232984"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SaulsburyPN96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SaulsburyPN96.xml">XML</a></small></small></li>
</ul>



<h2>Cache Organization</h2>
 

<ul>
<li id="Seznec96"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Don't Use the Page Number, But a Pointer To It.</b> 104-113<br /><small><a href="http://doi.acm.org/10.1145/232973.232985"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Seznec96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Seznec96.xml">XML</a></small></small></li>
<li id="JuanLN96"><a href="http://dblp.dagstuhl.de/pers/hc/j/Juan:Toni">Toni Juan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lang:Tom=aacute=s">Tom&#225;s Lang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Navarro:Juan_J=">Juan J. Navarro</a>:<br /><b>The Difference-bit Cache.</b> 114-120<br /><small><a href="http://doi.acm.org/10.1145/232973.232986"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JuanLN96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JuanLN96.xml">XML</a></small></small></li>
</ul>



<h2>Application Implications for MP Systems</h2>
 

<ul>
<li id="IftodeSL96"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iftode:Liviu">Liviu Iftode</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Understanding Application Performance on Shared Virtual Memory Systems.</b> 122-133<br /><small><a href="http://doi.acm.org/10.1145/232973.232987"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IftodeSL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IftodeSL96.xml">XML</a></small></small></li>
<li id="HoltSH96"><a href="http://dblp.dagstuhl.de/pers/hc/h/Holt:Chris">Chris Holt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>:<br /><b>Application and Architectural Bottlenecks in Large Scale Distributed Shared Memory Machines.</b> 134-145<br /><small><a href="http://doi.acm.org/10.1145/232973.232988"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HoltSH96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HoltSH96.xml">XML</a></small></small></li>
</ul>



<h2>Superscalar Memory Systems</h2>
 

<ul>
<li id="WilsonOR96"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wilson:Kenneth_M=">Kenneth M. Wilson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenblum:Mendel">Mendel Rosenblum</a>:<br /><b>Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors.</b> 147-157<br /><small><a href="http://doi.acm.org/10.1145/232973.232989"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WilsonOR96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WilsonOR96.xml">XML</a></small></small></li>
<li id="AustinS96"><a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>High-Bandwidth Address Translation for Multiple-Issue Processors.</b> 158-167<br /><small><a href="http://doi.acm.org/10.1145/232973.232990"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AustinS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AustinS96.xml">XML</a></small></small></li>
</ul>



<h2>I/O and Interrupts</h2>
 

<ul>
<li id="HuY96"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Yiming">Yiming Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Qing">Qing Yang</a>:<br /><b>DCD - Disk Caching Disk: A New Approach for Boosting I/O Performance.</b> 169-178<br /><small><a href="http://doi.acm.org/10.1145/232973.232991"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuY96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuY96.xml">XML</a></small></small></li>
<li id="MaquelinGHTT96"><a href="http://dblp.dagstuhl.de/pers/hc/m/Maquelin:Olivier">Olivier Maquelin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Guang_R=">Guang R. Gao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hum:Herbert_H=_J=">Herbert H. J. Hum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Theobald:Kevin_B=">Kevin B. Theobald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Xinmin">Xinmin Tian</a>:<br /><b>Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling.</b> 179-188<br /><small><a href="http://doi.acm.org/10.1145/232973.232992"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MaquelinGHTT96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MaquelinGHTT96.xml">XML</a></small></small></li>
</ul>



<h2>Processor Microarchitecture</h2>
 

<ul>
<li id="TullsenEELLS96"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lo:Jack_L=">Jack L. Lo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stamm:Rebecca_L=">Rebecca L. Stamm</a>:<br /><b>Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor.</b> 191-202<br /><small><a href="http://doi.acm.org/10.1145/232973.232993"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TullsenEELLS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TullsenEELLS96.xml">XML</a></small></small></li>
<li id="EickemeyerJKSL96"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eickemeyer:Richard_J=">Richard J. Eickemeyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Ross_E=">Ross E. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kunkel:Steven_R=">Steven R. Kunkel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Squillante:Mark_S=">Mark S. Squillante</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Shiafun">Shiafun Liu</a>:<br /><b>Evaluation of Multithreaded Uniprocessors for Commercial Application Environments.</b> 203-212<br /><small><a href="http://doi.acm.org/10.1145/232973.232994"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EickemeyerJKSL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EickemeyerJKSL96.xml">XML</a></small></small></li>
<li id="HaraANN96"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hara:Tetsuya">Tetsuya Hara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ando:Hideki">Hideki Ando</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakanishi:Chikako">Chikako Nakanishi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakaya:Masao">Masao Nakaya</a>:<br /><b>Performance Comparison of ILP Machines with Cycle Time Evaluation.</b> 213-224<br /><small><a href="http://doi.acm.org/10.1145/232973.232995"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HaraANN96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HaraANN96.xml">XML</a></small></small></li>
</ul>



<h2>Networks</h2>
 

<ul>
<li id="KimC96"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jae_H=">Jae H. Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chien:Andrew_A=">Andrew A. Chien</a>:<br /><b>Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks.</b> 226-236<br /><small><a href="http://doi.acm.org/10.1145/232973.232996"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimC96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimC96.xml">XML</a></small></small></li>
<li id="RexfordHS96"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rexford:Jennifer">Jennifer Rexford</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hall:John">John Hall</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Kang_G=">Kang G. Shin</a>:<br /><b>A Router Architecture for Real-Time Point-to-Point Networks.</b> 237-246<br /><small><a href="http://doi.acm.org/10.1145/232973.232998"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RexfordHS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RexfordHS96.xml">XML</a></small></small></li>
<li id="MukherjeeFHW96"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Coherent Network Interfaces for Fine-Grain Communication.</b> 247-258<br /><small><a href="http://doi.acm.org/10.1145/232973.232999"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MukherjeeFHW96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MukherjeeFHW96.xml">XML</a></small></small></li>
</ul>



<h2>Performance Evaluation and Optimization</h2>
 

<ul>
<li id="HorowitzMMS96"><a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors.</b> 260-270<br /><small><a href="http://doi.acm.org/10.1145/232973.233000"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HorowitzMMS96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HorowitzMMS96.xml">XML</a></small></small></li>
<li id="XiaT96"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xia:Chun">Chun Xia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses.</b> 271-282<br /><small><a href="http://doi.acm.org/10.1145/232973.233001"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/XiaT96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/XiaT96.xml">XML</a></small></small></li>
<li id="ChoiY96"><a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Lynn">Lynn Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>:<br /><b>Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study.</b> 283-294<br /><small><a href="http://doi.acm.org/10.1145/232973.233002"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChoiY96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChoiY96.xml">XML</a></small></small></li>
</ul>



<h2>Systems</h2>
 

<ul>
<li id="FeltenABBCDDIL96"><a href="http://dblp.dagstuhl.de/pers/hc/f/Felten:Edward_W=">Edward W. Felten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alpert:Richard">Richard Alpert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blumrich:Matthias_A=">Matthias A. Blumrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Damianakis:Stefanos_N=">Stefanos N. Damianakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubnicki:Cezary">Cezary Dubnicki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iftode:Liviu">Liviu Iftode</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Early Experience with Message-Passing on the SHRIMP Multicomputer.</b> 296-307<br /><small><a href="http://doi.acm.org/10.1145/232973.233004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FeltenABBCDDIL96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FeltenABBCDDIL96.xml">XML</a></small></small></li>
<li id="LovettC96"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lovett:Tom">Tom Lovett</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clapp:Russell_M=">Russell M. Clapp</a>:<br /><b>STiNG: A CC-NUMA Computer System for the Commercial Marketplace.</b> 308-317<br /><small><a href="http://doi.acm.org/10.1145/232973.233006"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LovettC96.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LovettC96.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
