{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Instruction:\n",
    "    def __init__(self, instruction):\n",
    "        self.instructionVal = bin(instruction)\n",
    "        self.opcode = instruction >> 26 & 0b111111\n",
    "        self.rs = instruction >> 21 & 0b11111\n",
    "        self.rt = instruction >> 16 & 0b11111\n",
    "        self.rd = instruction >> 11 & 0b11111\n",
    "        self.shamt = instruction >> 6 & 0b11111\n",
    "        self.funct = instruction & 0b111111\n",
    "        self.imm = instruction & 0xFFFF\n",
    "        self.cycles = [0] * 5 #creates an array for every stage to record at which stage was an instruction in every cycle\n",
    "                                #for example, if an instruction was at Decode stage, then self.cycles[0] = 0 and self.cycoles[1] = 1 and so on... a dictionary might be better.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineState:\n",
    "    def __init__(self):\n",
    "        self.cycle = 0\n",
    "        self.ifidFlush = 0\n",
    "        self.idexFlush = 0\n",
    "        self.ifidStall = 0\n",
    "        self.pc = 0\n",
    "        self.registers = [0] *32\n",
    "        self.memory = [0] * 1024 #can be changed to any size depending on the memory size\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineRegister:\n",
    "    def __init__(self):\n",
    "        self.flush = 0\n",
    "        self.instruction = 0\n",
    "        self.instructionVal = 0\n",
    "        self.last = 0\n",
    "        self.data = 0 # any data, depending on the stage. signals are interpreted directly w/o a CU so no need for multiple signals \n",
    "        self.done = 0\n",
    "        self.flush = 0\n",
    "        self.pc = 0 "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "instructions = []\n",
    "with open(\"imem.txt\", 'r') as inst:\n",
    "    for line in inst:\n",
    "        parts = line.split(\":\")\n",
    "        if len(parts)>1:\n",
    "            instructions.append(int(parts[1].strip().rstrip(\";\"),2))\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "IF_ID = PipelineRegister()\n",
    "ID_EX = PipelineRegister()\n",
    "EX_MEM = PipelineRegister()\n",
    "MEM_WB = PipelineRegister()\n",
    "state = PipelineState()\n",
    "state.memory[0] = 0x1\n",
    "state.memory[1] = 0x7\n",
    "state.memory[2] = 0x3\n",
    "state.memory[3] = 0x2\n",
    "state.memory[4] = 11\n",
    "state.memory[5] = 0x5\n",
    "state.memory[6] = 0x8\n",
    "state.memory[7] = 0x9\n",
    "state.memory[8] = 0x1\n",
    "state.memory[9] = 0x2\n",
    "opcodes = {\n",
    "    0x0 : 'rtype', 0x8: 'addi', 0xd :'ori', 0xe: 'xori', 0xc:'andi', 0xa:'slti',\n",
    "    0x23: 'lw', 0x2b : 'sw', 0x4:'beq', 0x2:'j', 0x3 : 'jal', 0x5:'bne'\n",
    "      \n",
    "}\n",
    "notWrites = [0x2b, 0x4, 0x2, 0x5]\n",
    "rtypes = {\n",
    "    0x20: 'add', 0x22:'sub', 0x24:'and', 0x25: 'or', 0x2a:'slt', 0x26: 'xor', \n",
    "    0x27:'nor', 0x0:'sll', 0x2:'srl', 0x8:'jr'\n",
    "    \n",
    "}\n",
    "def signed(data):\n",
    "        if data & 0x8000:\n",
    "            return data - (1 << 16)  \n",
    "        else: return data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "def forwarding_unit(EX_MEM, MEM_WB, ID_EX, state):\n",
    "    if not EX_MEM.done and MEM_WB.done and ID_EX.done:\n",
    "        writeex = 1 if EX_MEM.instruction.opcode not in notWrites else 0\n",
    "        writewb = 1 if MEM_WB.instruction.opcode not in notWrites else 0\n",
    "        if writeex and EX_MEM.destreg == ID_EX.rs and EX_MEM.destreg != 0:\n",
    "            op1 = EX_MEM.data \n",
    "        elif writewb and MEM_WB.destreg == ID_EX.rs and MEM_WB.destreg !=0:\n",
    "            op1 = MEM_WB.data\n",
    "        else: op1 = state.registers[ID_EX.instruction.rs]\n",
    "\n",
    "        if writeex and EX_MEM.destreg == ID_EX.rt and MEM_WB.destreg !=0:\n",
    "            op2 = EX_MEM.data\n",
    "        elif writewb and MEM_WB.destreg == ID_EX.rt:\n",
    "            op2 = MEM_WB.data\n",
    "        else: op2 = state.registers[ID_EX.instruction.rt]\n",
    "        return op1, op2\n",
    "    else: return state.registers[ID_EX.instruction.rs], state.registers[ID_EX.instruction.rt]\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "def hazard_unit(ID_EX, state, EX_MEM, MEM_WB, IF_ID):\n",
    "    branchHazard = False\n",
    "    ldHazard = False\n",
    "    if IF_ID.done and ID_EX.done:\n",
    "        memRead = opcodes[ID_EX.instruction.opcode] == 'lw'\n",
    "        if memRead and ((IF_ID.rs == ID_EX.destreg) or (opcodes[IF_ID.instruction.opcode] == 'rtype' and (IF_ID.rt == ID_EX.destreg))):\n",
    "            ldHazard = True\n",
    "        else: ldHazard = False\n",
    "    if not EX_MEM.done and MEM_WB.done and ID_EX.done:\n",
    "        op1, op2 = forwarding_unit(EX_MEM, MEM_WB, ID_EX, state)\n",
    "        print(\"HDU comparator operands:\\n\")\n",
    "        print(\"op1: \", op1, \"     op2: \", op2, \"\\n\")\n",
    "        if opcodes[ID_EX.instruction.opcode] == 'bne' and  (op1 == op2):\n",
    "            branchHazard = True\n",
    "        elif opcodes[ID_EX.instruction.opcode] == 'beq' and (op1 != op2):\n",
    "            branchHazard = True\n",
    "        else: branchHazard = False\n",
    "    return branchHazard, ldHazard\n",
    "    \n",
    "             \n",
    "    \n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "def fetch(state, instructions, IF_ID):\n",
    "    IF_ID.rs = 0\n",
    "    IF_ID.rt = 0\n",
    "    IF_ID.last = 0\n",
    "    if IF_ID.done:\n",
    "        return\n",
    "    elif state.ifidFlush:\n",
    "        IF_ID.instruction = Instruction(0)\n",
    "        IF_ID.instructionVal = 0\n",
    "        inst = Instruction(0)\n",
    "    else:\n",
    "        if state.pc < len(instructions):\n",
    "            inst = Instruction(instructions[state.pc])\n",
    "        else: \n",
    "            IF_ID.last = 1\n",
    "            inst = Instruction(0)\n",
    "        IF_ID.thisPc = state.pc\n",
    "        inst.cycles[0] = 1\n",
    "        IF_ID.instruction = inst\n",
    "        IF_ID.instructionVal = inst.instructionVal\n",
    "        IF_ID.rs = inst.rs\n",
    "        IF_ID.rt = inst.rt\n",
    "        IF_ID.pcp1 = state.pc +1\n",
    "        if opcodes[inst.opcode] == 'beq' or opcodes[inst.opcode] =='bne':\n",
    "            state.pc = state.pc +1+ signed(inst.imm )& 0b1111111111\n",
    "        elif opcodes[inst.opcode] == 'j' or opcodes[inst.opcode] =='jal':\n",
    "            state.pc = inst.imm &0b1111111111\n",
    "        elif opcodes[inst.opcode] == 'rtype' and rtypes[inst.funct] == 'jr':\n",
    "            state.pc = state.registers[inst.rs] & 0b1111111111\n",
    "        else: \n",
    "             state.pc += 1\n",
    "            \n",
    "    IF_ID.nextpc = state.pc\n",
    "    IF_ID.done = 1\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "def decode(state, IF_ID, ID_EX):\n",
    "    ID_EX.readData1 = 0\n",
    "    ID_EX.readData2 = 0\n",
    "    ID_EX.imm = 0\n",
    "    ID_EX.last =0\n",
    "    ID_EX.rs = 0\n",
    "    ID_EX.rt = 0\n",
    "    ID_EX.rd = 0\n",
    "    ID_EX.pcp1 = 0\n",
    "    ID_EX.destreg = 0\n",
    "    ID_EX.instruction = Instruction(0)\n",
    "    if not IF_ID.done: #checks if IFID is fetching another instruction or not\n",
    "        return\n",
    "    \n",
    "    inst = IF_ID.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 1\n",
    "    inst.cycles[2] = 0\n",
    "    inst.cycles[3] = 0\n",
    "    if state.idexFlush:\n",
    "        ID_EX.instruction = Instruction(0)\n",
    "        ID_EX.instructionVal = 0\n",
    "        inst = Instruction(0)\n",
    "    \n",
    "    if opcodes[inst.opcode] == 'rtype':\n",
    "        ID_EX.readData1 = state.registers[inst.rs]\n",
    "        ID_EX.readData2 = state.registers[inst.rt]\n",
    "    else:\n",
    "        ID_EX.imm = signed(inst.imm)\n",
    "        ID_EX.readData1 = state.registers[inst.rs]\n",
    "    ID_EX.instruction = inst\n",
    "    ID_EX.instructionVal = inst.instructionVal\n",
    "    ID_EX.rs = inst.rs\n",
    "    ID_EX.rt = inst.rt\n",
    "    validRt = opcodes[inst.opcode] == 'rtype' or opcodes[inst.opcode] =='bne' or opcodes[inst.opcode] == 'beq'\n",
    "    ID_EX.destreg = inst.rd if validRt else inst.rt\n",
    "    ID_EX.rd = inst.rd\n",
    "    ID_EX.pcp1 = IF_ID.pcp1\n",
    "    ID_EX.last = IF_ID.last\n",
    "    ID_EX.done = 1 #IDEX cannot decode and change its value until execute stage is done\n",
    "    IF_ID.done = 0 # IFID is now allowed to fetch another instruction\n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "def execute(state,ID_EX, EX_MEM):\n",
    "    if not ID_EX.done: #checks if IDEX is decoding another instruction or not\n",
    "        return\n",
    "    EX_MEM.last =0\n",
    "    EX_MEM.forwardBres = 0\n",
    "    EX_MEM.imm = 0\n",
    "    EX_MEM.readData1 = 0\n",
    "    EX_MEM.instruction = Instruction(0)\n",
    "    inst = ID_EX.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 0\n",
    "    inst.cycles[2] = 1\n",
    "    inst.cycles[3] = 0\n",
    "    validRt = opcodes[inst.opcode] == 'rtype' or opcodes[inst.opcode] =='bne' or opcodes[inst.opcode] == 'beq'\n",
    "    op1, op2 = forwarding_unit(EX_MEM=EX_MEM, MEM_WB=MEM_WB, ID_EX=ID_EX, state= state)\n",
    "    if not validRt: op2 = ID_EX.imm\n",
    "    if opcodes[inst.opcode] == 'rtype':\n",
    "        if rtypes[inst.funct] =='add':\n",
    "            EX_MEM.data = op1 + op2\n",
    "        elif rtypes[inst.funct] =='sub':\n",
    "            EX_MEM.data = op1 - op2\n",
    "        elif rtypes[inst.funct] =='and':\n",
    "            EX_MEM.data = op1 & op2\n",
    "        elif rtypes[inst.funct] =='or':\n",
    "            EX_MEM.data = op1 | op2\n",
    "        elif rtypes[inst.funct] =='slt':\n",
    "            EX_MEM.data = 1 if op1<op2 else 0\n",
    "        elif rtypes[inst.funct] =='xor':\n",
    "            EX_MEM.data = op1 ^ op2\n",
    "        elif rtypes[inst.funct] =='nor':\n",
    "            EX_MEM.data = ~(op1 | op2)\n",
    "        elif rtypes[inst.funct] =='sll':\n",
    "            EX_MEM.data = op1 <<inst.shamt\n",
    "        elif rtypes[inst.funct] =='srl':\n",
    "            EX_MEM.data = op1 >> inst.shamt\n",
    "    elif opcodes[inst.opcode] == 'addi':\n",
    "        EX_MEM.data = op1+op2\n",
    "    elif opcodes[inst.opcode] == 'ori':\n",
    "        EX_MEM.data = op1|op2\n",
    "    elif opcodes[inst.opcode] == 'xori':\n",
    "        EX_MEM.data = op1^op2\n",
    "    elif opcodes[inst.opcode] == 'andi':\n",
    "        EX_MEM.data = op1&op2\n",
    "    elif opcodes[inst.opcode] == 'slti':\n",
    "        EX_MEM.data = 1 if op1<op2 else 0\n",
    "    elif opcodes[inst.opcode] == 'sw': EX_MEM.data = state.registers[inst.rt]\n",
    "    else: EX_MEM.data = 0\n",
    "    EX_MEM.instruction = inst\n",
    "    EX_MEM.instructionVal = inst.instructionVal\n",
    "    EX_MEM.imm = ID_EX.imm\n",
    "    EX_MEM.readData1 = ID_EX.readData1\n",
    "    EX_MEM.rs = inst.rs\n",
    "    EX_MEM.rt = inst.rt\n",
    "    EX_MEM.rd = inst.rd\n",
    "    EX_MEM.op1 = op1\n",
    "    EX_MEM.op2 = op2\n",
    "    EX_MEM.last = ID_EX.last\n",
    "    EX_MEM.destreg = inst.rd if validRt else inst.rt\n",
    "    EX_MEM.pcp1 = ID_EX.pcp1\n",
    "    EX_MEM.done = 1\n",
    "    ID_EX.done = 0\n",
    "        \n",
    "        \n",
    "            \n",
    "        \n",
    "            \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "def memory (state, EX_MEM, MEM_WB):\n",
    "    MEM_WB.last =0\n",
    "    if not EX_MEM.done: #checks if exeucte is executing or not\n",
    "        return\n",
    "    inst = EX_MEM.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 0\n",
    "    inst.cycles[2] = 0\n",
    "    inst.cycles[3] = 1\n",
    "    MEM_WB.data = EX_MEM.data\n",
    "    if opcodes[inst.opcode] == 'lw':\n",
    "         MEM_WB.data = state.memory[EX_MEM.op1 + EX_MEM.imm]\n",
    "    elif opcodes[inst.opcode] == 'sw':\n",
    "        state.memory[EX_MEM.op1 + EX_MEM.imm] = MEM_WB.data\n",
    "    \n",
    "    MEM_WB.instruction = inst\n",
    "    MEM_WB.instructionVal = inst.instructionVal\n",
    "    MEM_WB.rs = inst.rs\n",
    "    MEM_WB.rt = inst.rt\n",
    "    MEM_WB.rd = inst.rd\n",
    "    MEM_WB.last = EX_MEM.last\n",
    "    MEM_WB.destreg = EX_MEM.destreg\n",
    "    MEM_WB.done = 1\n",
    "    EX_MEM.done =0\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "opcodes = {\n",
    "    0x0 : 'rtype', 0x8: 'addi', 0xd :'ori', 0xe: 'xori', 0xc:'andi', 0xa:'slti',\n",
    "    0x23: 'lw', 0x2b : 'sw', 0x4:'beq', 0x2:'j', 0x3 : 'jal', 0x5:'bne'\n",
    "      \n",
    "}\n",
    "\n",
    "\n",
    "def writeBack(state, MEM_WB):\n",
    "    if not MEM_WB.done:\n",
    "        return\n",
    "    inst = MEM_WB.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 0\n",
    "    inst.cycles[2] = 0\n",
    "    inst.cycles[3] = 0\n",
    "    inst.cycles[4] = 1\n",
    "    if opcodes[inst.opcode] != 'sw' and opcodes[inst.opcode] !='j' and opcodes[inst.opcode] !='jal' and opcodes[inst.opcode] !='bne' and opcodes[inst.opcode] !='beq':\n",
    "        state.registers[inst.rd if opcodes[inst.opcode] == 'rtype' else inst.rt] = MEM_WB.data\n",
    "    MEM_WB.done = 0\n",
    "    \n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "def printState(stages):\n",
    "    for stage, reg in stages.items():\n",
    "            print(f\"{stage}: \\n\")\n",
    "            for signal, value in vars(reg).items():\n",
    "                print(f\"{signal}: {value}\")\n",
    "            print(\"-\"*20)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "--------------------------------------------------\n",
      "Cycle 0\n",
      "--------------------------------------------------\n",
      "PC: 0\n"
     ]
    },
    {
     "ename": "AttributeError",
     "evalue": "'PipelineRegister' object has no attribute 'last'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[28], line 9\u001b[0m\n\u001b[0;32m      7\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m-\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m50\u001b[39m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m      8\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mPC: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mstate\u001b[38;5;241m.\u001b[39mpc\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m----> 9\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m MEM_WB\u001b[38;5;241m.\u001b[39mlast:\u001b[38;5;28;01mbreak\u001b[39;00m\n\u001b[0;32m     10\u001b[0m writeBack(state, MEM_WB)\n\u001b[0;32m     11\u001b[0m memory(state, EX_MEM, MEM_WB)\n",
      "\u001b[1;31mAttributeError\u001b[0m: 'PipelineRegister' object has no attribute 'last'"
     ]
    }
   ],
   "source": [
    "cycle = 0\n",
    "cycles = 5000\n",
    "stages = {'IF_ID':IF_ID, 'ID_EX': ID_EX, 'EX_MEM': EX_MEM, 'MEM_WB': MEM_WB }\n",
    "while (cycle < cycles):\n",
    "    print(f\"\\n\\n{'-' *50}\")\n",
    "    print(f\"Cycle {cycle}\")\n",
    "    print(f\"{'-'*50}\")\n",
    "    print(f\"PC: {state.pc}\")\n",
    "    if MEM_WB.last:break\n",
    "    writeBack(state, MEM_WB)\n",
    "    memory(state, EX_MEM, MEM_WB)\n",
    "    branchHazard, ldHazard = hazard_unit(ID_EX, state, EX_MEM, MEM_WB, IF_ID)\n",
    "    if branchHazard:\n",
    "        state.pc = ID_EX.pcp1\n",
    "        state.ifidFlush = 1\n",
    "        state.idexFlush = 1\n",
    "        print(\"flush detected\")\n",
    "    elif ldHazard:\n",
    "        state.pc = IF_ID.thisPc\n",
    "        state.idexFlush = 1\n",
    "        print(\"load hazard detected\")\n",
    "    else:\n",
    "        state.ifidFlush = 0\n",
    "        state.idexFlush = 0\n",
    "    execute(state, ID_EX, EX_MEM)\n",
    "    decode(state, IF_ID, ID_EX)\n",
    "    fetch(state, instructions, IF_ID)\n",
    "    \n",
    "    #pipeline register states\n",
    "    printState(stages)\n",
    "    cycle +=1\n",
    "state.pc = 0\n",
    "\n",
    "def print_registers(registers):\n",
    "    print(\"\\nFinal Register Values:\")\n",
    "    print(f\"{'-' * 50}\")\n",
    "    for i, value in enumerate(registers):\n",
    "        print(f\"R{i:2}: {value}\")\n",
    "    print(f\"{'-' * 50}\\n\")\n",
    "\n",
    "print_registers(state.registers[0:32])\n",
    "\n",
    "def printMemory(memory):\n",
    "    print (\"\\nFinal mem values:\")\n",
    "    print(f\"{\"-\"*50}\")\n",
    "    for i in range(15):\n",
    "        print(f\"M{i:2}: {memory[i]}\")\n",
    "    print(f\"{\"-\"*50}\")\n",
    "printMemory(state.memory)\n",
    "    \n",
    "\n",
    "\n",
    "            \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
