#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 23 12:54:07 2025
# Process ID: 50588
# Current directory: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13948 C:\working\FPAG_Harman\250718_OV7670_HDMI_V2\250718_OV7670_HDMI_V2.xpr
# Log file: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/vivado.log
# Journal file: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v
update_compile_order -fileset sources_1
add_files {C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v}
WARNING: [filemgmt 56-12] File 'C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP_OV7670_HDMI
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.355 ; gain = 250.602
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit resetbridge [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'TOP_OV7670_HDMI' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'btn_detector' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6155] done synthesizing module 'btn_detector' (1#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (3#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Master' (5#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7023] instance 'u_pll' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (9#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_decoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_decoder' (11#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (12#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (13#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (14#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-3876] $readmem data file 'younghee.mem' is read successfully [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'rom' (15#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (16#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (17#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_Hand_Signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter ZBW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AreaSel' (18#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter IMG_WB bound to: 10 - type: integer 
	Parameter IMG_HB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb_color_detect' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
	Parameter ABS_TH bound to: 6 - type: integer 
	Parameter MARGIN bound to: 2 - type: integer 
	Parameter HIST_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb_color_detect' (19#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hand_signal' (20#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:40]
INFO: [Synth 8-6157] synthesizing module 'print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
	Parameter X_SIZE bound to: 640 - type: integer 
	Parameter Y_SIZE bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'print_grid' (21#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
WARNING: [Synth 8-7071] port 'zone_id' of module 'print_grid' is unconnected for instance 'u_print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
WARNING: [Synth 8-7023] instance 'u_print_grid' of module 'print_grid' has 11 connections declared, but only 10 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Hand_Signal' (22#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
	Parameter COUNT_BIT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (23#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (24#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (25#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (26#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'CS' does not match port width (2) of module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:134]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (27#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (28#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (29#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (30#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (31#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
INFO: [Synth 8-6155] done synthesizing module 'TOP_OV7670_HDMI' (32#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.488 ; gain = 400.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.691 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.691 ; gain = 416.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1723.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1818.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1955.176 ; gain = 658.422
79 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1955.176 ; gain = 848.391
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.375 ; gain = 18.176
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit resetbridge [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'TOP_OV7670_HDMI' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'btn_detector' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6155] done synthesizing module 'btn_detector' (1#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (3#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Master' (5#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7023] instance 'u_pll' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (9#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_decoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_decoder' (11#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (12#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (13#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (14#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-3876] $readmem data file 'younghee.mem' is read successfully [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'rom' (15#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (16#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (17#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_Hand_Signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter ZBW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AreaSel' (18#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter IMG_WB bound to: 10 - type: integer 
	Parameter IMG_HB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb_color_detect' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
	Parameter ABS_TH bound to: 10 - type: integer 
	Parameter MARGIN bound to: 4 - type: integer 
	Parameter HIST_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb_color_detect' (19#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hand_signal' (20#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:40]
INFO: [Synth 8-6157] synthesizing module 'print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
	Parameter X_SIZE bound to: 640 - type: integer 
	Parameter Y_SIZE bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'print_grid' (21#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
WARNING: [Synth 8-7071] port 'zone_id' of module 'print_grid' is unconnected for instance 'u_print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
WARNING: [Synth 8-7023] instance 'u_print_grid' of module 'print_grid' has 11 connections declared, but only 10 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Hand_Signal' (22#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
	Parameter COUNT_BIT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (23#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (24#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (25#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (26#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'CS' does not match port width (2) of module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:134]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (27#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (28#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (29#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (30#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (31#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
INFO: [Synth 8-6155] done synthesizing module 'TOP_OV7670_HDMI' (32#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.879 ; gain = 152.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.699 ; gain = 176.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.699 ; gain = 176.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2146.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.961 ; gain = 184.762
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jul 23 14:22:07 2025] Launched synth_1...
Run output will be captured here: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/synth_1/runme.log
[Wed Jul 23 14:22:07 2025] Launched impl_1...
Run output will be captured here: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/impl_1/runme.log
reset_run impl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.961 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit resetbridge [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'TOP_OV7670_HDMI' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'btn_detector' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6155] done synthesizing module 'btn_detector' (1#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (3#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Master' (5#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7023] instance 'u_pll' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (9#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_decoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_decoder' (11#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (12#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (13#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (14#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-3876] $readmem data file 'younghee.mem' is read successfully [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'rom' (15#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (16#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (17#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_Hand_Signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter ZBW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AreaSel' (18#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter IMG_WB bound to: 10 - type: integer 
	Parameter IMG_HB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb_color_detect' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
	Parameter ABS_TH bound to: 10 - type: integer 
	Parameter MARGIN bound to: 4 - type: integer 
	Parameter HIST_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb_color_detect' (19#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hand_signal' (20#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:40]
INFO: [Synth 8-6157] synthesizing module 'print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
	Parameter X_SIZE bound to: 640 - type: integer 
	Parameter Y_SIZE bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'print_grid' (21#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
WARNING: [Synth 8-7071] port 'zone_id' of module 'print_grid' is unconnected for instance 'u_print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
WARNING: [Synth 8-7023] instance 'u_print_grid' of module 'print_grid' has 11 connections declared, but only 10 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Hand_Signal' (22#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
	Parameter COUNT_BIT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (23#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (24#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (25#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (26#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (27#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (28#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (29#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (30#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (31#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
INFO: [Synth 8-6155] done synthesizing module 'TOP_OV7670_HDMI' (32#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2146.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2169.062 ; gain = 22.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2169.062 ; gain = 22.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2183.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2183.465 ; gain = 36.504
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2183.465 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit resetbridge [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'TOP_OV7670_HDMI' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'btn_detector' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6155] done synthesizing module 'btn_detector' (1#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (3#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Master' (5#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7023] instance 'u_pll' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (9#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_decoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_decoder' (11#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (12#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (13#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (14#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-3876] $readmem data file 'younghee.mem' is read successfully [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'rom' (15#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (16#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (17#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_Hand_Signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter ZBW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AreaSel' (18#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter IMG_WB bound to: 10 - type: integer 
	Parameter IMG_HB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb_color_detect' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
	Parameter ABS_TH bound to: 10 - type: integer 
	Parameter MARGIN bound to: 4 - type: integer 
	Parameter HIST_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb_color_detect' (19#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hand_signal' (20#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:40]
INFO: [Synth 8-6157] synthesizing module 'print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
	Parameter X_SIZE bound to: 640 - type: integer 
	Parameter Y_SIZE bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'print_grid' (21#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
WARNING: [Synth 8-7071] port 'zone_id' of module 'print_grid' is unconnected for instance 'u_print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
WARNING: [Synth 8-7023] instance 'u_print_grid' of module 'print_grid' has 11 connections declared, but only 10 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Hand_Signal' (22#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
	Parameter COUNT_BIT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (23#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (24#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (25#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (26#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (27#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (28#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (29#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (30#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (31#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
INFO: [Synth 8-6155] done synthesizing module 'TOP_OV7670_HDMI' (32#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2191.848 ; gain = 8.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.742 ; gain = 32.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.742 ; gain = 32.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2234.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2234.168 ; gain = 50.703
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jul 23 14:28:58 2025] Launched synth_1...
Run output will be captured here: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/synth_1/runme.log
[Wed Jul 23 14:28:58 2025] Launched impl_1...
Run output will be captured here: C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102DBA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3653.602 ; gain = 1417.965
set_property PROGRAM.FILE {C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/impl_1/TOP_OV7670_HDMI.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/impl_1/TOP_OV7670_HDMI.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B102DBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102DBA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
