Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 13:52:29 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.043                                                                           
  Arrival (ns):                7.037                                                                           
  Required (ns):               6.994                                                                           

Path 2
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.050                                                                           
  Arrival (ns):                7.035                                                                           
  Required (ns):               6.985                                                                           

Path 3
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.067                                                                           
  Arrival (ns):                6.871                                                                           
  Required (ns):               6.804                                                                           

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.368                                                                           
  Slack (ns):                  0.100                                                                           
  Arrival (ns):                7.088                                                                           
  Required (ns):               6.988                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.840                                                                           
  Slack (ns):                  0.107                                                                           
  Arrival (ns):                5.242                                                                           
  Required (ns):               5.135                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.369                                                                           
  Slack (ns):                  0.131                                                                           
  Arrival (ns):                6.938                                                                           
  Required (ns):               6.807                                                                           

Path 7
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.392                                                                           
  Slack (ns):                  0.133                                                                           
  Arrival (ns):                6.928                                                                           
  Required (ns):               6.795                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.379                                                                           
  Slack (ns):                  0.140                                                                           
  Arrival (ns):                6.942                                                                           
  Required (ns):               6.802                                                                           

Path 9
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.398                                                                           
  Slack (ns):                  0.146                                                                           
  Arrival (ns):                6.960                                                                           
  Required (ns):               6.814                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][33]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.150                                                                           
  Arrival (ns):                7.147                                                                           
  Required (ns):               6.997                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.401                                                                           
  Slack (ns):                  0.157                                                                           
  Arrival (ns):                6.952                                                                           
  Required (ns):               6.795                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.437                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                7.175                                                                           
  Required (ns):               7.012                                                                           

Path 13
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.845                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                5.247                                                                           
  Required (ns):               5.084                                                                           

Path 14
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.432                                                                           
  Slack (ns):                  0.165                                                                           
  Arrival (ns):                7.154                                                                           
  Required (ns):               6.989                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.449                                                                           
  Slack (ns):                  0.166                                                                           
  Arrival (ns):                7.177                                                                           
  Required (ns):               7.011                                                                           

Path 16
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.779                                                                           
  Slack (ns):                  0.174                                                                           
  Arrival (ns):                5.183                                                                           
  Required (ns):               5.009                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.442                                                                           
  Slack (ns):                  0.175                                                                           
  Arrival (ns):                7.178                                                                           
  Required (ns):               7.003                                                                           

Path 18
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.790                                                                           
  Slack (ns):                  0.178                                                                           
  Arrival (ns):                5.198                                                                           
  Required (ns):               5.020                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[38]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.179                                                                           
  Arrival (ns):                6.988                                                                           
  Required (ns):               6.809                                                                           

Path 20
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][31]:D
  Delay (ns):                  0.466                                                                           
  Slack (ns):                  0.183                                                                           
  Arrival (ns):                7.180                                                                           
  Required (ns):               6.997                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.459                                                                           
  Slack (ns):                  0.184                                                                           
  Arrival (ns):                7.187                                                                           
  Required (ns):               7.003                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.449                                                                           
  Slack (ns):                  0.184                                                                           
  Arrival (ns):                6.998                                                                           
  Required (ns):               6.814                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[39]:D
  Delay (ns):                  0.432                                                                           
  Slack (ns):                  0.187                                                                           
  Arrival (ns):                6.990                                                                           
  Required (ns):               6.803                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[35]:D
  Delay (ns):                  0.425                                                                           
  Slack (ns):                  0.187                                                                           
  Arrival (ns):                6.981                                                                           
  Required (ns):               6.794                                                                           

Path 25
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.828                                                                           
  Slack (ns):                  0.190                                                                           
  Arrival (ns):                5.223                                                                           
  Required (ns):               5.033                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][32]:D
  Delay (ns):                  0.457                                                                           
  Slack (ns):                  0.190                                                                           
  Arrival (ns):                7.193                                                                           
  Required (ns):               7.003                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.457                                                                           
  Slack (ns):                  0.190                                                                           
  Arrival (ns):                7.194                                                                           
  Required (ns):               7.004                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.429                                                                           
  Slack (ns):                  0.192                                                                           
  Arrival (ns):                6.999                                                                           
  Required (ns):               6.807                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.444                                                                           
  Slack (ns):                  0.199                                                                           
  Arrival (ns):                7.014                                                                           
  Required (ns):               6.815                                                                           

Path 30
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.822                                                                           
  Slack (ns):                  0.201                                                                           
  Arrival (ns):                5.217                                                                           
  Required (ns):               5.016                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.453                                                                           
  Slack (ns):                  0.208                                                                           
  Arrival (ns):                7.023                                                                           
  Required (ns):               6.815                                                                           

Path 32
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.954                                                                           
  Slack (ns):                  0.210                                                                           
  Arrival (ns):                5.348                                                                           
  Required (ns):               5.138                                                                           

Path 33
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[6]
  Delay (ns):                  0.915                                                                           
  Slack (ns):                  0.213                                                                           
  Arrival (ns):                5.315                                                                           
  Required (ns):               5.102                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.462                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                7.032                                                                           
  Required (ns):               6.815                                                                           

Path 35
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.791                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                5.203                                                                           
  Required (ns):               4.984                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.458                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                7.026                                                                           
  Required (ns):               6.807                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.470                                                                           
  Slack (ns):                  0.225                                                                           
  Arrival (ns):                7.040                                                                           
  Required (ns):               6.815                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.227                                                                           
  Arrival (ns):                7.224                                                                           
  Required (ns):               6.997                                                                           

Path 39
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.836                                                                           
  Slack (ns):                  0.228                                                                           
  Arrival (ns):                5.231                                                                           
  Required (ns):               5.003                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.497                                                                           
  Slack (ns):                  0.230                                                                           
  Arrival (ns):                7.215                                                                           
  Required (ns):               6.985                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:D
  Delay (ns):                  0.478                                                                           
  Slack (ns):                  0.233                                                                           
  Arrival (ns):                7.040                                                                           
  Required (ns):               6.807                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:D
  Delay (ns):                  0.480                                                                           
  Slack (ns):                  0.235                                                                           
  Arrival (ns):                7.047                                                                           
  Required (ns):               6.812                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[27]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:D
  Delay (ns):                  0.473                                                                           
  Slack (ns):                  0.235                                                                           
  Arrival (ns):                7.042                                                                           
  Required (ns):               6.807                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.477                                                                           
  Slack (ns):                  0.238                                                                           
  Arrival (ns):                7.045                                                                           
  Required (ns):               6.807                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.489                                                                           
  Slack (ns):                  0.238                                                                           
  Arrival (ns):                7.046                                                                           
  Required (ns):               6.808                                                                           

Path 46
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.801                                                                           
  Slack (ns):                  0.239                                                                           
  Arrival (ns):                5.203                                                                           
  Required (ns):               4.964                                                                           

Path 47
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.804                                                                           
  Slack (ns):                  0.240                                                                           
  Arrival (ns):                5.206                                                                           
  Required (ns):               4.966                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.240                                                                           
  Arrival (ns):                7.052                                                                           
  Required (ns):               6.812                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  0.248                                                                           
  Arrival (ns):                7.072                                                                           
  Required (ns):               6.824                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.248                                                                           
  Arrival (ns):                7.054                                                                           
  Required (ns):               6.806                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  0.249                                                                           
  Arrival (ns):                7.073                                                                           
  Required (ns):               6.824                                                                           

Path 52
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.838                                                                           
  Slack (ns):                  0.251                                                                           
  Arrival (ns):                5.233                                                                           
  Required (ns):               4.982                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][30]:D
  Delay (ns):                  0.522                                                                           
  Slack (ns):                  0.254                                                                           
  Arrival (ns):                7.242                                                                           
  Required (ns):               6.988                                                                           

Path 54
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.818                                                                           
  Slack (ns):                  0.261                                                                           
  Arrival (ns):                5.222                                                                           
  Required (ns):               4.961                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.541                                                                           
  Slack (ns):                  0.266                                                                           
  Arrival (ns):                7.270                                                                           
  Required (ns):               7.004                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.513                                                                           
  Slack (ns):                  0.268                                                                           
  Arrival (ns):                7.070                                                                           
  Required (ns):               6.802                                                                           

Path 57
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.798                                                                           
  Slack (ns):                  0.270                                                                           
  Arrival (ns):                5.200                                                                           
  Required (ns):               4.930                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.271                                                                           
  Arrival (ns):                7.060                                                                           
  Required (ns):               6.789                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.271                                                                           
  Arrival (ns):                7.060                                                                           
  Required (ns):               6.789                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.520                                                                           
  Slack (ns):                  0.276                                                                           
  Arrival (ns):                7.070                                                                           
  Required (ns):               6.794                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.527                                                                           
  Slack (ns):                  0.277                                                                           
  Arrival (ns):                7.092                                                                           
  Required (ns):               6.815                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.537                                                                           
  Slack (ns):                  0.283                                                                           
  Arrival (ns):                7.085                                                                           
  Required (ns):               6.802                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[26]:D
  Delay (ns):                  0.519                                                                           
  Slack (ns):                  0.285                                                                           
  Arrival (ns):                7.078                                                                           
  Required (ns):               6.793                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.544                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                7.088                                                                           
  Required (ns):               6.795                                                                           

Path 65
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[1]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.586                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[4]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.855                                                                           
  Required (ns):               3.558                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[5]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.566                                                                           

Path 68
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[31]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[31]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.563                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_5:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.565                                                                           

Path 70
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin2:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.575                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[7]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[1]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.570                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[14]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_47:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.563                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[22]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_23:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.569                                                                           

Path 74
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.579                                                                           

Path 75
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[24]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_17:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.573                                                                           

Path 76
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.556                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[29]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.567                                                                           

Path 78
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.578                                                                           

Path 79
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.580                                                                           

Path 80
  From:                        CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.574                                                                           

Path 81
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[15]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[15]
  Delay (ns):                  0.801                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                5.203                                                                           
  Required (ns):               4.901                                                                           

Path 82
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_12:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.853                                                                           
  Required (ns):               3.551                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[2]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.562                                                                           

Path 84
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin2:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.571                                                                           

Path 85
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin3:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.575                                                                           

Path 86
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[0]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.562                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_2:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.565                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/ram_addr_block_0_[15]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_addr_block_0_[15]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.568                                                                           

Path 89
  From:                        CORESPI_0/USPI/UCC/msrxs_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.574                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[15]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[22]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.562                                                                           

Path 91
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.552                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[17]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[17]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.580                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[7]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.562                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[28]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_0:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.564                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_5:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.550                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                7.107                                                                           
  Required (ns):               6.802                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/dbRespReg_data[25]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.fifoMem[1][27]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.558                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[15]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[15]:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.579                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[4]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.564                                                                           

Path 99
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.886                                                                           
  Required (ns):               3.580                                                                           

Path 100
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.853                                                                           
  Required (ns):               3.547                                                                           

