<?xml version="1.0" encoding="UTF-8"?>
<module id="ATA" HW_revision="1" XML_version="1" description="IDE/ATA host controller to interface to IDE/ATA devices">
		<register id="DmaEngine_0_BMICP" acronym="DmaEngine_0_BMICP" offset="0" width="16" description="Primary Channel Bus Master IDE Command Register">
			<bitfield id="_RSVD" width="12" begin="15" end="4" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="DMADIR" width="1" begin="3" end="3" resetval="1" description="DMA Data Transfer Direction" range="" rwaccess="RW">
				<bitenum id="DMAREAD" value="0" token="DMAREAD" description="Write to IDE device"/>
				<bitenum id="DMAWRITE" value="1" token="DMAWRITE" description="Read from IDE device"/>
			</bitfield>
			<bitfield id="_RSVD" width="2" begin="2" end="1" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="DMASTART" width="1" begin="0" end="0" resetval="0" description="DMA Start/Stop Control" range="" rwaccess="RW">
				<bitenum id="START" value="1" token="START" description="Begin DMA operation"/>
				<bitenum id="STOP" value="0" token="STOP" description="Terminate DMA operation"/>
			</bitfield>
		</register>
		<register id="DmaEngine_0_BMISP" acronym="DmaEngine_0_BMISP" offset="2" width="16" description="Primary Channel Bus Master IDE Status Register">
			<bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="SIMPLEX" width="1" begin="7" end="7" resetval="0" description="Simplex DMA Mode" range="" rwaccess="R">
				<bitenum id="DUAL" value="0" token="DUAL" description="Can be simultaneously active"/>
				<bitenum id="SINGLE" value="1" token="SINGLE" description="Only one channel active at a time"/>
			</bitfield>
			<bitfield id="DMAEN1" width="1" begin="6" end="6" resetval="0" description="Device 1 DMA Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device 1 not capable of DMA operation"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Device 1 capable of DMA operation"/>
			</bitfield>
			<bitfield id="DMAEN0" width="1" begin="5" end="5" resetval="0" description="Device 0 DMA Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device 0 not capable of DMA operation"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Device 0 capable of DMA operation"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="IORDYINT" width="1" begin="3" end="3" resetval="0" description="IORDY Timeout" range="" rwaccess="RC">
				<bitenum id="ENABLED" value="1" token="ENABLED" description="IORDY Timer functionality enabled"/>
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
			</bitfield>
			<bitfield id="INTRSTAT" width="1" begin="2" end="2" resetval="0" description="IDE Interrupt Status" range="" rwaccess="RC">
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description="IDE Interrupt Active"/>
			</bitfield>
			<bitfield id="DMAERROR" width="1" begin="1" end="1" resetval="0" description="DMA Error" range="" rwaccess="RC">
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Set due to buffer underflow/overflow"/>
			</bitfield>
			<bitfield id="IDEACT" width="1" begin="0" end="0" resetval="0" description="IDE Active" range="" rwaccess="R">
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
				<bitenum id="COMPLETE" value="0" token="COMPLETE" description=""/>
			</bitfield>
		</register>
		<register id="DmaEngine_0_BMIDTP" acronym="DmaEngine_0_BMIDTP" offset="4" width="32" description="Primary Channel Bus Master Table Pointer Register">
			<bitfield id="BMIDTP" width="30" begin="31" end="2" resetval="0" description="Descriptor Base Address Pointer" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		</register>
		<register id="DmaEngine_0_BMICS" acronym="DmaEngine_0_BMICS" offset="8" width="16" description="Secondary Channel Bus Master IDE Command Register">
			<bitfield id="_RSVD" width="12" begin="15" end="4" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="DMADIR" width="1" begin="3" end="3" resetval="1" description="DMA Data Transfer Direction" range="" rwaccess="RW">
				<bitenum id="DMAREAD" value="0" token="DMAREAD" description="Write to IDE device"/>
				<bitenum id="DMAWRITE" value="1" token="DMAWRITE" description="Read from IDE device"/>
			</bitfield>
			<bitfield id="_RSVD" width="2" begin="2" end="1" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="DMASTART" width="1" begin="0" end="0" resetval="0" description="DMA Start/Stop Control" range="" rwaccess="RW">
				<bitenum id="START" value="1" token="START" description="Begin DMA operation"/>
				<bitenum id="STOP" value="0" token="STOP" description="Terminate DMA operation"/>
			</bitfield>
		</register>
		<register id="DmaEngine_0_BMISS" acronym="DmaEngine_0_BMISS" offset="10" width="16" description="Secondary Channel Bus Master IDE Status Register">
			<bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="SIMPLEX" width="1" begin="7" end="7" resetval="0" description="Simplex DMA Mode" range="" rwaccess="R">
				<bitenum id="DUAL" value="0" token="DUAL" description="Can be simultaneously active"/>
				<bitenum id="SINGLE" value="1" token="SINGLE" description="Only one channel active at a time"/>
			</bitfield>
			<bitfield id="DMAEN1" width="1" begin="6" end="6" resetval="0" description="Device 1 DMA Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device 1 not capable of DMA operation"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Device 1 capable of DMA operation"/>
			</bitfield>
			<bitfield id="DMAEN0" width="1" begin="5" end="5" resetval="0" description="Device 0 DMA Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device 0 not capable of DMA operation"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Device 0 capable of DMA operation"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="IORDYINT" width="1" begin="3" end="3" resetval="0" description="IORDY Timeout" range="" rwaccess="RC">
				<bitenum id="ENABLED" value="1" token="ENABLED" description="IORDY Timer functionality enabled"/>
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
			</bitfield>
			<bitfield id="INTRSTAT" width="1" begin="2" end="2" resetval="0" description="IDE Interrupt Status" range="" rwaccess="RC">
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description="IDE Interrupt Active"/>
			</bitfield>
			<bitfield id="DMAERROR" width="1" begin="1" end="1" resetval="0" description="DMA Error" range="" rwaccess="RC">
				<bitenum id="CLEAR" value="1" token="CLEAR" description="Write 1 to clear the bit"/>
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Set due to buffer underflow/overflow"/>
			</bitfield>
			<bitfield id="IDEACT" width="1" begin="0" end="0" resetval="0" description="IDE Active" range="" rwaccess="R">
				<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
				<bitenum id="COMPLETE" value="0" token="COMPLETE" description=""/>
			</bitfield>
		</register>
		<register id="DmaEngine_0_BMIDTPS" acronym="DmaEngine_0_BMIDTPS" offset="12" width="32" description="Secondary Channel Bus Master Table Pointer Register">
			<bitfield id="BMIDTP" width="30" begin="31" end="2" resetval="0" description="Descriptor Base Address Pointer" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
		</register>
		<register id="Config_0_IDETIMP" acronym="Config_0_IDETIMP" offset="64" width="16" description="Primary IDE Channel Timing Register">
			<bitfield id="IDEEN" width="1" begin="15" end="15" resetval="0" description="IDE Decode Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO transactions not decoded"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO transactions decoded"/>
			</bitfield>
			<bitfield id="SLVTIMEN" width="1" begin="14" end="14" resetval="0" description="Slave IDE Timing Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="RDYSMPL" width="2" begin="13" end="12" resetval="0" description="IORDY sample point" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="80NS" value="2" token="80NS" description="80ns"/>
				<bitenum id="70NS" value="3" token="70NS" description="70ns"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="11" end="10" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="RDYRCVRY" width="2" begin="9" end="8" resetval="0" description="IORDY recovery time" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="75NS" value="2" token="75NS" description="75ns"/>
				<bitenum id="50NS" value="3" token="50NS" description="50ns"/>
			</bitfield>
			<bitfield id="DMAFTIM1" width="1" begin="7" end="7" resetval="0" description="Device 1 DMA fast timing enable" range="" rwaccess="RW">
				<bitenum id="PIOTCR" value="0" token="PIOTCR" description="PIO and DMA use timing control registers"/>
				<bitenum id="PIOCOMP" value="1" token="PIOCOMP" description="DMA uses timing control registers, PIO uses compatible timing"/>
			</bitfield>
			<bitfield id="PREPOST1" width="1" begin="6" end="6" resetval="0" description="Device 1 PIO prefetch and postwrite enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data prefetch and postwrite for device1 disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data prefetch and postwrite for device1 enabled"/>
			</bitfield>
			<bitfield id="RDYSEN1" width="1" begin="5" end="5" resetval="0" description="Device 1 IORDY sample point enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device1 iordy is ignored"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="iordy may extend PIO accesses to device1"/>
			</bitfield>
			<bitfield id="PIOFTIM1" width="1" begin="4" end="4" resetval="0" description="Device 1 PIO fast timing enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data accesses to device1 use 16-bit compatible timing"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data transfers to device1 depends on DMAFTIM1 value"/>
			</bitfield>
			<bitfield id="DMAFTIM0" width="1" begin="3" end="3" resetval="0" description="Device 0 DMA fast timing enable" range="" rwaccess="RW">
				<bitenum id="PIOTCR" value="0" token="PIOTCR" description="PIO and DMA use timing control registers"/>
				<bitenum id="PIOCOMP" value="1" token="PIOCOMP" description="DMA uses timing control registers, PIO uses compatible timing"/>
			</bitfield>
			<bitfield id="PREPOST0" width="1" begin="2" end="2" resetval="0" description="Device 0 PIO prefetch and postwrite enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data prefetch and postwrite for device0 disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data prefetch and postwrite for device0 enabled"/>
			</bitfield>
			<bitfield id="RDYSEN0" width="1" begin="1" end="1" resetval="0" description="Device 0 IORDY sample point enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device0 iordy is ignored"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="iordy may extend PIO accesses to device0"/>
			</bitfield>
			<bitfield id="PIOFTIM0" width="1" begin="0" end="0" resetval="0" description="Device 0 PIO fast timing enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data accesses to device0 use 16-bit compatible timing"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data transfers to device0 depends on DMAFTIM0 value"/>
			</bitfield>
		</register>
		<register id="Config_0_IDETIMS" acronym="Config_0_IDETIMS" offset="66" width="16" description="Secondary IDE Channel Timing Register">
			<bitfield id="IDEEN" width="1" begin="15" end="15" resetval="0" description="IDE Decode Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO transactions not decoded"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO transactions decoded"/>
			</bitfield>
			<bitfield id="SLVTIMEN" width="1" begin="14" end="14" resetval="0" description="Slave IDE Timing Enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="RDYSMPL" width="2" begin="13" end="12" resetval="0" description="IORDY sample point" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="80NS" value="2" token="80NS" description="80ns"/>
				<bitenum id="70NS" value="3" token="70NS" description="70ns"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="11" end="10" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="RDYRCVRY" width="2" begin="9" end="8" resetval="0" description="IORDY recovery time" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="75NS" value="2" token="75NS" description="75ns"/>
				<bitenum id="50NS" value="3" token="50NS" description="50ns"/>
			</bitfield>
			<bitfield id="DMAFTIM1" width="1" begin="7" end="7" resetval="0" description="Device 1 DMA fast timing enable" range="" rwaccess="RW">
				<bitenum id="PIOTCR" value="0" token="PIOTCR" description="PIO and DMA use timing control registers"/>
				<bitenum id="PIOCOMP" value="1" token="PIOCOMP" description="DMA uses timing control registers, PIO uses compatible timing"/>
			</bitfield>
			<bitfield id="PREPOST1" width="1" begin="6" end="6" resetval="0" description="Device 1 PIO prefetch and postwrite enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data prefetch and postwrite for device1 disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data prefetch and postwrite for device1 enabled"/>
			</bitfield>
			<bitfield id="RDYSEN1" width="1" begin="5" end="5" resetval="0" description="Device 1 IORDY sample point enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device1 iordy is ignored"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="iordy may extend PIO accesses to device1"/>
			</bitfield>
			<bitfield id="PIOFTIM1" width="1" begin="4" end="4" resetval="0" description="Device 1 PIO fast timing enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data accesses to device1 use 16-bit compatible timing"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data transfers to device1 depends on DMAFTIM1 value"/>
			</bitfield>
			<bitfield id="DMAFTIM0" width="1" begin="3" end="3" resetval="0" description="Device 0 DMA fast timing enable" range="" rwaccess="RW">
				<bitenum id="PIOTCR" value="0" token="PIOTCR" description="PIO and DMA use timing control registers"/>
				<bitenum id="PIOCOMP" value="1" token="PIOCOMP" description="DMA uses timing control registers, PIO uses compatible timing"/>
			</bitfield>
			<bitfield id="PREPOST0" width="1" begin="2" end="2" resetval="0" description="Device 0 PIO prefetch and postwrite enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data prefetch and postwrite for device0 disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data prefetch and postwrite for device0 enabled"/>
			</bitfield>
			<bitfield id="RDYSEN0" width="1" begin="1" end="1" resetval="0" description="Device 0 IORDY sample point enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Device0 iordy is ignored"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="iordy may extend PIO accesses to device0"/>
			</bitfield>
			<bitfield id="PIOFTIM0" width="1" begin="0" end="0" resetval="0" description="Device 0 PIO fast timing enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="PIO data accesses to device0 use 16-bit compatible timing"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="PIO data transfers to device0 depends on DMAFTIM0 value"/>
			</bitfield>
		</register>
		<register id="Config_0_SIDETIM" acronym="Config_0_SIDETIM" offset="68" width="8" description="Slave IDE Timing Register">
			<bitfield id="RDYSMPS1" width="2" begin="7" end="6" resetval="0" description="Secondary device 1 IORDY sample point" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="80NS" value="2" token="80NS" description="80ns"/>
				<bitenum id="70NS" value="3" token="70NS" description="70ns"/>
			</bitfield>
			<bitfield id="RDYRCYS1" width="2" begin="5" end="4" resetval="0" description="Secondary device 1 IORDY recovery time" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="75NS" value="2" token="75NS" description="75ns"/>
				<bitenum id="50NS" value="3" token="50NS" description="50ns"/>
			</bitfield>
			<bitfield id="RDYSMPP1" width="2" begin="3" end="2" resetval="0" description="Primary device 1 IORDY sample point" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="80NS" value="2" token="80NS" description="80ns"/>
				<bitenum id="70NS" value="3" token="70NS" description="70ns"/>
			</bitfield>
			<bitfield id="RDYRCYP1" width="2" begin="1" end="0" resetval="0" description="Primary device 1 IORDY recovery time" range="" rwaccess="RW">
				<bitenum id="120NS" value="0" token="120NS" description="120ns"/>
				<bitenum id="100NS" value="1" token="100NS" description="100ns"/>
				<bitenum id="75NS" value="2" token="75NS" description="75ns"/>
				<bitenum id="50NS" value="3" token="50NS" description="50ns"/>
			</bitfield>
		</register>
		<register id="Config_0_SLEWCTL" acronym="Config_0_SLEWCTL" offset="69" width="16" description="IDE Slew Control Register (configuration option)">
			<bitfield id="SLEWCTL" width="16" begin="15" end="0" resetval="0x0155" description="Slew Rate Control for data" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_IDESTATUS" acronym="Config_0_IDESTATUS" offset="71" width="8" description="IDE Status Register">
			<bitfield id="_RESV" width="6" begin="7" end="2" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="CABLEIDP" width="1" begin="1" end="1" resetval="0" description="Primary Cable ID" range="" rwaccess="R">
				<bitenum id="80COND" value="0" token="80COND" description="80-conductor primary channel IDE cable detected"/>
				<bitenum id="40COND" value="1" token="40COND" description="40-conductor primary channel IDE cable detected"/>
			</bitfield>
			<bitfield id="CABLEIDS" width="1" begin="0" end="0" resetval="0" description="Secondary Cable ID" range="" rwaccess="R">
				<bitenum id="80COND" value="0" token="80COND" description="80-conductor primary channel IDE cable detected"/>
				<bitenum id="40COND" value="1" token="40COND" description="40-conductor primary channel IDE cable detected"/>
			</bitfield>
		</register>
		<register id="Config_0_UDMACTL" acronym="Config_0_UDMACTL" offset="72" width="16" description="Ultra DMA Control Register">
			<bitfield id="_RESV" width="12" begin="15" end="4" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMAS1" width="1" begin="3" end="3" resetval="0" description="Secondary device 1 UDMA enable" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="UDMAS0" width="1" begin="2" end="2" resetval="0" description="Secondary device 0 UDMA enable" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="UDMAP1" width="1" begin="1" end="1" resetval="0" description="Primary device 1 UDMA enable" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="UDMAP0" width="1" begin="0" end="0" resetval="0" description="Primary device 0 UDMA enable" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_UDMATIM" acronym="Config_0_UDMATIM" offset="74" width="16" description="Ultra DMA Timing Register">
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="TCYCS1" width="3" begin="14" end="12" resetval="0" description="Secondary device 1 cycle time" range="" rwaccess="RW">
				<bitenum id="MODE0" value="0" token="MODE0" description="Secondary device 1 Mode 0 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE1" value="1" token="MODE1" description="Secondary device 1 Mode 1 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE2" value="2" token="MODE2" description="Secondary device 1 Mode 2 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE3" value="3" token="MODE3" description="Secondary device 1 Mode 3 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE4" value="4" token="MODE4" description="Secondary device 1 Mode 4 operation (UltraATA-66 and higher only)"/>
				<bitenum id="MODE5" value="5" token="MODE5" description="Secondary device 1 Mode 5 operation (UltraATA-100 and higher only)"/>
				<bitenum id="MODE6" value="6" token="MODE6" description="Secondary device 1 Mode 6 operation (UltraATA-133 only)"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="TCYCS0" width="3" begin="10" end="8" resetval="0" description="Secondary device 0 cycle time" range="" rwaccess="RW">
				<bitenum id="MODE0" value="0" token="MODE0" description="Secondary device 0 Mode 0 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE1" value="1" token="MODE1" description="Secondary device 0 Mode 1 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE2" value="2" token="MODE2" description="Secondary device 0 Mode 2 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE3" value="3" token="MODE3" description="Secondary device 0 Mode 3 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE4" value="4" token="MODE4" description="Secondary device 0 Mode 4 operation (UltraATA-66 and higher only)"/>
				<bitenum id="MODE5" value="5" token="MODE5" description="Secondary device 0 Mode 5 operation (UltraATA-100 and higher only)"/>
				<bitenum id="MODE6" value="6" token="MODE6" description="Secondary device 0 Mode 6 operation (UltraATA-133 only)"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="TCYCP1" width="3" begin="6" end="4" resetval="0" description="Primary device 1 cycle time" range="" rwaccess="RW">
				<bitenum id="MODE0" value="0" token="MODE0" description="Primary device 0 Mode 0 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE1" value="1" token="MODE1" description="Primary device 0 Mode 1 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE2" value="2" token="MODE2" description="Primary device 0 Mode 2 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE3" value="3" token="MODE3" description="Primary device 0 Mode 3 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE4" value="4" token="MODE4" description="Primary device 0 Mode 4 operation (UltraATA-66 and higher only)"/>
				<bitenum id="MODE5" value="5" token="MODE5" description="Primary device 0 Mode 5 operation (UltraATA-100 and higher only)"/>
				<bitenum id="MODE6" value="6" token="MODE6" description="Primary device 0 Mode 6 operation (UltraATA-133 only)"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="TCYCP0" width="3" begin="2" end="0" resetval="0" description="Primary device 0 cycle time" range="" rwaccess="RW">
				<bitenum id="MODE0" value="0" token="MODE0" description="Primary device 1 Mode 0 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE1" value="1" token="MODE1" description="Primary device 1 Mode 1 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE2" value="2" token="MODE2" description="Primary device 1 Mode 2 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE3" value="3" token="MODE3" description="Primary device 1 Mode 3 operation (UltraATA-33 and higher)"/>
				<bitenum id="MODE4" value="4" token="MODE4" description="Primary device 1 Mode 4 operation (UltraATA-66 and higher only)"/>
				<bitenum id="MODE5" value="5" token="MODE5" description="Primary device 1 Mode 5 operation (UltraATA-100 and higher only)"/>
				<bitenum id="MODE6" value="6" token="MODE6" description="Primary device 1 Mode 6 operation (UltraATA-133 only)"/>
			</bitfield>
		</register>
		<register id="Config_0_MISCCTL" acronym="Config_0_MISCCTL" offset="80" width="32" description="Miscellaneous Control Register">
			<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
			<bitfield id="_RESV" width="2" begin="15" end="14" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="RSTMODES" width="1" begin="13" end="13" resetval="0" description="Reset pin drive mode for secondary controller" range="" rwaccess="RW">
				<bitenum id="OPENCOLL" value="0" token="OPENCOLL" description="RESETN pin operates in open collector mode for secondary controller"/>
				<bitenum id="PUSHPULL" value="1" token="PUSHPULL" description="RESETN pin operates in push-pull mode for secondary controller"/>
			</bitfield>
			<bitfield id="RESETS" width="1" begin="12" end="12" resetval="0" description="Reset pin signal for secondary controller" range="" rwaccess="RW">
				<bitenum id="NEGATE" value="0" token="NEGATE" description="RESETN pin is negated (high voltage) for secondary controller"/>
				<bitenum id="ASSERT" value="1" token="ASSERT" description="RESETN pin is asserted (low voltage) for secondary controller"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="11" end="10" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="RSTMODEP" width="1" begin="9" end="9" resetval="0" description="Reset pin drive mode for primary controller" range="" rwaccess="RW">
				<bitenum id="OPENCOLL" value="0" token="OPENCOLL" description="RESETN pin operates in open collector mode for primary controller"/>
				<bitenum id="PUSHPULL" value="1" token="PUSHPULL" description="RESETN pin operates in push-pull mode for primary controller"/>
			</bitfield>
			<bitfield id="RESETP" width="1" begin="8" end="8" resetval="0" description="Reset pin signal for primary controller" range="" rwaccess="RW">
				<bitenum id="NEGATE" value="0" token="NEGATE" description="RESETN pin is negated (high voltage) for primary controller"/>
				<bitenum id="ASSERT" value="1" token="ASSERT" description="RESETN pin is asserted (low voltage) for primary controller"/>
			</bitfield>
			<bitfield id="_RESV" width="7" begin="7" end="1" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="TIMORIDE" width="1" begin="0" end="0" resetval="0" description="Override default IDE timing controls" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="IDE interface timing is controlled by the internal timing parameters of the controller"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="IDE interface timing is controlled by the timing override registers"/>
			</bitfield>
		</register>
		<register id="Config_0_REGSTB" acronym="Config_0_REGSTB" offset="84" width="32" description="Task File Register Strobe Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGSTB1S" width="7" begin="30" end="24" resetval="0" description="8-bit register access slave strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGSTB0S" width="7" begin="22" end="16" resetval="0" description="8-bit register access master strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGSTB1P" width="7" begin="14" end="8" resetval="0" description="8-bit register access slave strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGSTB0P" width="7" begin="6" end="0" resetval="0" description="8-bit register access master strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_REGRCVR" acronym="Config_0_REGRCVR" offset="88" width="32" description="Task File Register Recovery Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGRCV1S" width="7" begin="30" end="24" resetval="0" description="8-bit register access slave recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGRCV0S" width="7" begin="22" end="16" resetval="0" description="8-bit register access master recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGRCV1P" width="7" begin="14" end="8" resetval="0" description="8-bit register access slave recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="REGRCV0P" width="7" begin="6" end="0" resetval="0" description="8-bit register access master recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_DATSTB" acronym="Config_0_DATSTB" offset="92" width="32" description="Data Register PIO Strobe Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATSTB1S" width="7" begin="30" end="24" resetval="0" description="Slave data register access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATSTB0S" width="7" begin="22" end="16" resetval="0" description="Master data register access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATSTB1P" width="7" begin="14" end="8" resetval="0" description="Slave data register access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATSTB0P" width="7" begin="6" end="0" resetval="0" description="Master data register access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_DATRCVR" acronym="Config_0_DATRCVR" offset="96" width="32" description="Data Register PIO Recovery Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATRCV1S" width="7" begin="30" end="24" resetval="0" description="Slave data register access recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATRCV0S" width="7" begin="22" end="16" resetval="0" description="Master data register access recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATRCV1P" width="7" begin="14" end="8" resetval="0" description="Slave data register access recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DATRCV0P" width="7" begin="6" end="0" resetval="0" description="Master data register access recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_DMASTB" acronym="Config_0_DMASTB" offset="100" width="32" description="DMA Strobe Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMASTB1S" width="7" begin="30" end="24" resetval="0" description="Slave DMA access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMASTB0S" width="7" begin="22" end="16" resetval="0" description="Master DMA access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMASTB1P" width="7" begin="14" end="8" resetval="0" description="Slave DMA access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMASTB0P" width="7" begin="6" end="0" resetval="0" description="Master DMA access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_DMARCVR" acronym="Config_0_DMARCVR" offset="104" width="32" description="DMA Recovery Timing Register">
			<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMARCV1S" width="7" begin="30" end="24" resetval="0" description="Slave DMA access recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMARCV0S" width="7" begin="22" end="16" resetval="0" description="Master DMA access recovery time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMARCV1P" width="7" begin="14" end="8" resetval="0" description="Slave DMA access recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="DMARCV0P" width="7" begin="6" end="0" resetval="0" description="Master DMA access recovery time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_UDMASTB" acronym="Config_0_UDMASTB" offset="108" width="32" description="Ultra DMA Strobe Timing Register">
			<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMSTB1S" width="4" begin="27" end="24" resetval="0" description="Slave Ultra DMA access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="4" begin="23" end="20" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMSTB0S" width="4" begin="19" end="16" resetval="0" description="Master Ultra DMA access strobe width for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="4" begin="15" end="12" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMSTB1P" width="4" begin="11" end="8" resetval="0" description="Slave Ultra DMA access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMSTB0P" width="4" begin="3" end="0" resetval="0" description="Master Ultra DMA access strobe width for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_UDMATRP" acronym="Config_0_UDMATRP" offset="112" width="32" description="Ultra DMA Ready-to-Stop Timing Register">
			<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTRP1S" width="5" begin="28" end="24" resetval="0" description="Slave Ultra DMA ready-to-pause time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="23" end="21" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTRP0S" width="5" begin="20" end="16" resetval="0" description="Master Ultra DMA ready-to-pause time for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTRP1P" width="5" begin="12" end="8" resetval="0" description="Slave Ultra DMA ready-to-pause time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTRP0P" width="5" begin="4" end="0" resetval="0" description="Master Ultra DMA ready-to-pause time for primary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_UDMATENV" acronym="Config_0_UDMATENV" offset="116" width="32" description="Ultra DMA Timing Envelope Register">
			<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTNV1S" width="5" begin="28" end="24" resetval="0" description="T-env timing parameter for slave device for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="23" end="21" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTNV0S" width="5" begin="20" end="16" resetval="0" description="T-env timing parameter for master device for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTNV1P" width="5" begin="12" end="8" resetval="0" description="T-env timing parameter for slave device for primary controller" range="" rwaccess="RW">
         
      </bitfield>
			<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="UDMTNV0P" width="5" begin="4" end="0" resetval="0" description="T-env timing parameter for master device for secondary controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_IORDYTMP" acronym="Config_0_IORDYTMP" offset="120" width="32" description="Primary IO Ready Timer Configuration Register">
			<bitfield id="_RESV" width="14" begin="31" end="18" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="IORDYTMP" width="18" begin="17" end="0" resetval="0" description="IORDY Timeout value for Primary Controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
		<register id="Config_0_IORDYTMS" acronym="Config_0_IORDYTMS" offset="124" width="32" description="Secondary IO Ready Timer Configuration Register">
			<bitfield id="_RESV" width="14" begin="31" end="18" resetval="0" description="reserved" range="" rwaccess="N">
         
      </bitfield>
			<bitfield id="IORDYTMS" width="18" begin="17" end="0" resetval="0" description="IORDY Timeout value for Secondary Controller" range="" rwaccess="RW">
         
      </bitfield>
		</register>
</module>
