[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=dec
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=0
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=0
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=0
OBJECT_NAME_COLUMN_WIDTH=120
OBJECT_VALUE_COLUMN_WIDTH=105
OBJECT_DATA_TYPE_COLUMN_WIDTH=60
[Object Radixes]
RADIX_0=unsigned /network_tb_rtl/network1/n4_0/ctrl;
RADIX_1=dec /network_tb_rtl/network1/n2_0/g_delta;
RADIX_2=hex /network_tb_rtl/network1/x1;
RADIX_3=unsigned /network_tb_rtl/z_prev;
RADIX_4=unsigned /network_tb_rtl/network1/z;
RADIX_5=dec /network_tb_rtl/network1/n2_0/y;
RADIX_6=dec /network_tb_rtl/network1/n2_0/w;
RADIX_7=dec /network_tb_rtl/network1/n2_0/x;
RADIX_8=dec /network_tb_rtl/network1/n2_0/sum;
RADIX_9=dec /network_tb_rtl/network1/n2_0/FXP_SCALE;
RADIX_10=dec /network_tb_rtl/network1/n2_0/delta;
RADIX_11=dec /network_tb_rtl/network1/n2_0/w_nxt;
RADIX_12=unsigned /network_tb_rtl/z;
RADIX_13=hex /network_tb_rtl/network1/x1_prev;
RADIX_14=unsigned /network_tb_rtl/network1/z_prev;
RADIX_15=hex /network_tb_rtl/x;
RADIX_16=dec /network_tb_rtl/network1/n2_0/komparator;
RADIX_17=dec /network_tb_rtl/network1/n2_0/i;
RADIX_18=dec /network_tb_rtl/network1/n2_0/LAYER2;
RADIX_19=hex /network_tb_rtl/network1/n1_1/x;
RADIX_20=hex /network_tb_rtl/network1/n1_0/x;
RADIX_21=dec /network_tb_rtl/network1/n2_0/d;
