
*** Running vivado
    with args -log design_1_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_xlconcat_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 335.402 ; gain = 125.930
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (2#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 373.582 ; gain = 164.109
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 373.582 ; gain = 164.109
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 593.223 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:19 . Memory (MB): peak = 593.223 ; gain = 383.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:19 . Memory (MB): peak = 593.223 ; gain = 383.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:19 . Memory (MB): peak = 593.223 ; gain = 383.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:20 . Memory (MB): peak = 593.223 ; gain = 383.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:22 . Memory (MB): peak = 593.223 ; gain = 383.750
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:40 . Memory (MB): peak = 627.055 ; gain = 417.582
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:40 . Memory (MB): peak = 627.055 ; gain = 417.582
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:40 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:41 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:41 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:41 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:41 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:42 . Memory (MB): peak = 636.734 ; gain = 427.262
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:42 . Memory (MB): peak = 636.734 ; gain = 427.262

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:42 . Memory (MB): peak = 636.734 ; gain = 427.262
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:35 . Memory (MB): peak = 651.621 ; gain = 393.258
