#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Dec  8 14:37:53 2017
# Process ID: 2824
# Current directory: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.runs/synth_1
# Command line: vivado.exe -log display_deserializer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_deserializer.tcl
# Log file: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.runs/synth_1/display_deserializer.vds
# Journal file: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_deserializer.tcl -notrace
Command: synth_design -top display_deserializer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5552 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module dreg [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux4 [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 353.957 ; gain = 102.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_deserializer' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:265]
INFO: [Synth 8-638] synthesizing module 'display_clk' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk' (2#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-638] synthesizing module 'deserializer' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:247]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_width' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:125]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dreg' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg' (3#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized0' (3#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
INFO: [Synth 8-256] done synthesizing module 'pulse_width' (4#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:125]
INFO: [Synth 8-638] synthesizing module 'control_fsm' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:172]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized1' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized1' (4#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:22]
INFO: [Synth 8-256] done synthesizing module 'control_fsm' (5#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:172]
INFO: [Synth 8-638] synthesizing module 'shift4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:148]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:47]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (6#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:47]
INFO: [Synth 8-256] done synthesizing module 'shift4' (7#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:148]
INFO: [Synth 8-256] done synthesizing module 'deserializer' (8#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:247]
INFO: [Synth 8-638] synthesizing module 'display_clk__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (8#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk__parameterized0' (8#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-226] default block is never used [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:305]
INFO: [Synth 8-226] default block is never used [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:332]
INFO: [Synth 8-256] done synthesizing module 'display_deserializer' (9#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:265]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 379.633 ; gain = 128.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 379.633 ; gain = 128.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_deserializer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_deserializer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 696.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pulse_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module control_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element deserializer/pulse_width/dreg_new/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:30]
INFO: [Synth 8-5546] ROM "shifty_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element deserializer/pulse_width/dreg_pwidth/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.srcs/sources_1/imports/design2/dassign2_2.v:30]
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_0/q_reg[7]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_0/q_reg[6]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_0/q_reg[5]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_0/q_reg[4]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_1/q_reg[7]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_1/q_reg[6]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_1/q_reg[5]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_1/q_reg[4]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_2/q_reg[7]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_2/q_reg[6]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_2/q_reg[5]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_2/q_reg[4]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_3/q_reg[7]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_3/q_reg[6]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_3/q_reg[5]) is unused and will be removed from module display_deserializer.
WARNING: [Synth 8-3332] Sequential element (deserializer/shift4/dreg_3/q_reg[4]) is unused and will be removed from module display_deserializer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    57|
|6     |LUT4   |    21|
|7     |LUT5   |    20|
|8     |LUT6   |    15|
|9     |FDCE   |    70|
|10    |FDRE   |    29|
|11    |IBUF   |     3|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------------+------+
|      |Instance          |Module                      |Cells |
+------+------------------+----------------------------+------+
|1     |top               |                            |   250|
|2     |  deserializer    |deserializer                |    64|
|3     |    control       |control_fsm                 |     4|
|4     |      dreg_done   |dreg_5                      |     1|
|5     |      dreg_state  |dreg__parameterized1        |     3|
|6     |    pulse_width   |pulse_width                 |    32|
|7     |      dreg_long   |dreg                        |     1|
|8     |      dreg_pwidth |dreg__parameterized0_3      |    20|
|9     |      dreg_type   |dreg_4                      |    11|
|10    |    shift4        |shift4                      |    28|
|11    |      dreg_0      |dreg__parameterized0        |     8|
|12    |      dreg_1      |dreg__parameterized0_0      |     8|
|13    |      dreg_2      |dreg__parameterized0_1      |     4|
|14    |      dreg_3      |dreg__parameterized0_2      |     8|
|15    |  display_clk     |display_clk__parameterized0 |    67|
|16    |    clk_div       |clk_div__parameterized0     |    67|
|17    |  shifty_clk      |display_clk                 |    65|
|18    |    clk_div       |clk_div                     |    65|
+------+------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 696.762 ; gain = 128.422
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 696.762 ; gain = 445.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 18 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 696.762 ; gain = 458.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/tuamy/Documents/GitHub/EE89/Part 2/deserializer2/deserializer2.runs/synth_1/display_deserializer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_deserializer_utilization_synth.rpt -pb display_clk_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 696.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 14:39:08 2017...
