// Seed: 2326271609
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  bit id_3;
  assign id_1 = 1;
  bit id_4 = ~id_4;
  reg id_5;
  assign id_3 = id_5;
  assign module_1.id_1 = 0;
  always begin : LABEL_0
    if (id_3) id_4 = id_5;
    id_4 <= #1 id_3;
    id_2 = id_4;
    id_4 <= -1;
    $display(id_3);
    id_3 = -1;
  end
  localparam id_6 = 1'd0;
endmodule
module module_1 ();
  always if (id_1) id_2 <= -1'b0 == "";
  assign id_1 = (id_2) ? -1'd0 : id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
