<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPURegisterBankInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDGPU.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">///</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/// \par</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">///</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// AMDGPU has unique register bank constraints that require special high level</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/// strategies to deal with. There are two main true physical register banks</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/// VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/// sort of pseudo-register bank needed to represent SGPRs used in a vector</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/// boolean context. There is also the AGPR bank, which is a special purpose</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/// physical register bank present on some subtargets.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">///</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/// Copying from VGPR to SGPR is generally illegal, unless the value is known to</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/// be uniform. It is generally not valid to legalize operands by inserting</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/// copies as on other targets. Operations which require uniform, SGPR operands</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// generally require scalarization by repeatedly executing the instruction,</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/// activating each set of lanes using a unique set of input values. This is</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/// referred to as a waterfall loop.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">///</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/// \par Booleans</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">///</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/// Booleans (s1 values) requires special consideration. A vector compare result</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/// is naturally a bitmask with one bit per lane, in a 32 or 64-bit</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/// register. These are represented with the VCC bank. During selection, we need</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/// to be able to unambiguously go back from a register class to a register</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/// bank. To distinguish whether an SGPR should use the SGPR or VCC register</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/// bank, we need to know the use context type. An SGPR s1 value always means a</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// SCC, which is a 1-bit unaddressable register. This will need to be copied to</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// a 32-bit virtual register. Taken together, this means we need to adjust the</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// type of boolean operations to be regbank legal. All SALU booleans need to be</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// widened to 32-bits, and all VALU booleans need to be s1 values.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">///</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/// A noteworthy exception to the s1-means-vcc rule is for legalization artifact</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/// casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// bank. A non-boolean source (such as a truncate from a 1-bit load from</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/// memory) will require a copy to the VCC bank which will require clearing the</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/// high bits and inserting a compare.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">///</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/// \par Constant bus restriction</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">///</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/// VALU instructions have a limitation known as the constant bus</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/// restriction. Most VALU instructions can use SGPR operands, but may read at</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/// most 1 SGPR or constant literal value (this to 2 in gfx10 for most</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/// instructions). This is one unique SGPR, so the same SGPR may be used for</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/// multiple operands. From a register bank perspective, any combination of</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/// operands should be legal as an SGPR, but this is contextually dependent on</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/// the SGPR operands all being the same register. There is therefore optimal to</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/// choose the SGPR with the most uses to minimize the number of copies.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">///</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// We avoid trying to solve this problem in RegBankSelect. Any VALU G_*</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/// operation should have its source operands all mapped to VGPRs (except for</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/// VCC), inserting copies from any SGPR operands. This the most trival legal</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/// mapping. Anything beyond the simplest 1:1 instruction selection would be too</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/// complicated to solve here. Every optimization pattern or instruction</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/// selected to multiple outputs would have to enforce this rule, and there</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// would be additional complexity in tracking this rule for every G_*</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// operation. By forcing all inputs to VGPRs, it also simplifies the task of</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/// picking the optimal operand combination from a post-isel optimization pass.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">///</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a>&quot;</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   85</a></span><span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// This file will be TableGen&#39;ed at some point.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// Observer to apply a register bank to new registers created by LegalizerHelper.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="keyword">class </span>ApplyRegBankMapping final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *NewBank;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NewInsts;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  ApplyRegBankMapping(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBI_</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MRI_</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>)</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    : RBI(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBI_</a>), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MRI_</a>), NewBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>) {}</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  ~ApplyRegBankMapping() {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : NewInsts)</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">applyBank</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"></span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">  /// Set any registers that don&#39;t have a set register class or bank to SALU.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">applyBank</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keywordflow">if</span> (Opc == AMDGPU::G_ANYEXT || Opc == AMDGPU::G_ZEXT ||</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        Opc == AMDGPU::G_SEXT) {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>      <span class="comment">// LegalizerHelper wants to use the basic legalization artifacts when</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>      <span class="comment">// widening etc. We don&#39;t handle selection with vcc in artifact sources,</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      <span class="comment">// so we need to use a sslect instead to handle these properly.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg) == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1));</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg) == S32);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <span class="comment">// Replace the extension with a select, which really uses the boolean</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <span class="comment">// source.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        <span class="keyword">auto</span> True = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, Opc == AMDGPU::G_SEXT ? -1 : 1);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <span class="keyword">auto</span> False = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DstReg, SrcReg, True, False);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(True.getReg(0), *NewBank);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(False.getReg(0), *NewBank);</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      }</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(DstReg));</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *NewBank);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    }</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keywordflow">if</span> (Opc == AMDGPU::G_TRUNC) {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> != &amp;AMDGPU::VCCRegBank);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    }</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>      <span class="keywordflow">if</span> (!Op.isReg())</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      <span class="comment">// We may see physical registers if building a real MI</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = Op.getReg();</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      <span class="keywordflow">if</span> (Reg.isPhysical() || <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg))</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = NewBank;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg) == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1)) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>               <span class="stringliteral">&quot;s1 operands should only be used for vector bools&quot;</span>);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::G_TRUNC &amp;&amp;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::G_ANYEXT) &amp;&amp;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>               <span class="stringliteral">&quot;not expecting legalization artifacts here&quot;</span>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = &amp;AMDGPU::VCCRegBank;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>      }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Reg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    }</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  }</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordtype">void</span> erasingInstr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordtype">void</span> createdInstr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// At this point, the instruction was just inserted and has no operands.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    NewInsts.push_back(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  }</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keywordtype">void</span> changingInstr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordtype">void</span> changedInstr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="comment">// FIXME: In principle we should probably add the instruction to NewInsts,</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">// but the way the LegalizerHelper uses the observer, we will always see the</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">// registers we need to set the regbank on also referenced in a new</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="comment">// instruction.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  }</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>};</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>}</div>
<div class="foldopen" id="foldopen00195" data-start="{" data-end="}">
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">  195</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    : <a class="code hl_class" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">AMDGPUGenRegisterBankInfo</a>(),</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      Subtarget(ST),</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(Subtarget.getRegisterInfo()),</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(Subtarget.getInstrInfo()) {</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1once__flag.html">llvm::once_flag</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegisterBankFlag</a>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keyword">static</span> <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegisterBankOnce</a> = [<span class="keyword">this</span>]() {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::SGPRRegBankID) == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>           &amp;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>           &amp;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::AGPRRegBankID) == &amp;AMDGPU::AGPRRegBank);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    (<a class="code hl_class" href="classvoid.html">void</a>)<span class="keyword">this</span>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  };</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_function" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegisterBankFlag</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegisterBankOnce</a>);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>}</div>
</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="foldopen" id="foldopen00214" data-start="{" data-end="}">
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">  214</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>) {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>.getID();</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> == AMDGPU::VGPRRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> == AMDGPU::AGPRRegBankID;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>}</div>
</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="foldopen" id="foldopen00219" data-start="{" data-end="}">
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">  219</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">AMDGPURegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                                          <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">// TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordflow">if</span> (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>      (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src) || Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID)) {</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">return</span> std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  }</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="comment">// Bool values are tricky, because the meaning is based on context. The SCC</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">// and VCC banks are for the natural scalar and vector conditions produced by</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="comment">// a compare.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="comment">// Legalization doesn&#39;t know about the necessary context, so an s1 use may</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">// have been a truncate from an arbitrary value, in which case a copy (lowered</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="comment">// as a compare with 0) needs to be inserted.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1 &amp;&amp;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) &amp;&amp;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>      (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src) ||</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>       Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>       Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID))</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">return</span> std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// There is no direct copy between AGPRs.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordflow">if</span> (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::AGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>      Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::AGPRRegBankID)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(Dst, Src, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="foldopen" id="foldopen00250" data-start="{" data-end="}">
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">  250</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">AMDGPURegisterBankInfo::getBreakDownCost</a>(</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurBank</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">// Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">// VGPR.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">// FIXME: Is there a better way to do this?</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.NumBreakDowns &gt;= 2 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[0].Length &gt;= 64)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <span class="keywordflow">return</span> 10; <span class="comment">// This is expensive.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.NumBreakDowns == 2 &amp;&amp;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[0].Length == 32 &amp;&amp;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[0].StartIdx == 0 &amp;&amp;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[1].Length == 32 &amp;&amp;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[1].StartIdx == 32 &amp;&amp;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[0].RegBank == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>.BreakDown[1].RegBank);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="comment">// 32-bit extract of a 64-bit value is just access of a subregister, so free.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="comment">// TODO: Cost of 0 hits assert, though it&#39;s not clear it&#39;s what we really</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="comment">// want.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="comment">// TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// alignment restrictions, but this probably isn&#39;t important.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>}</div>
</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div>
<div class="foldopen" id="foldopen00276" data-start="{" data-end="}">
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">  276</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">AMDGPURegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                                               <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordflow">if</span> (&amp;RC == &amp;AMDGPU::SReg_1RegClass)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keywordflow">return</span> AMDGPU::VCCRegBank;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">// We promote real scalar booleans to SReg_32. Any SGPR using s1 is really a</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">// VCC-like use.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(&amp;RC)) {</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">// FIXME: This probably came from a copy from a physical register, which</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">// should be inferrrable from the copied to-type. We don&#39;t have many boolean</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="comment">// physical register constraints so just assume a normal SGPR for now.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordflow">if</span> (!Ty.isValid())</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <span class="keywordflow">return</span> AMDGPU::SGPRRegBank;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">return</span> Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1) ? AMDGPU::VCCRegBank : AMDGPU::SGPRRegBank;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  }</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af33c851383c73dc2913f1461d5e42068">isAGPRClass</a>(&amp;RC) ? AMDGPU::AGPRRegBank : AMDGPU::VGPRRegBank;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>}</div>
</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="foldopen" id="foldopen00298" data-start="{" data-end="}">
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a7af7bb833a1702eacc1b0974ee514698">  298</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a317794ba2e8cf8f07ca39ade5115d66a">AMDGPURegisterBankInfo::addMappingFromTable</a>(</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keyword">const</span> std::array&lt;unsigned, NumOps&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;NumOps&gt;</a>&gt; Table)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping *, 10&gt;</a> <a class="code hl_variable" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordtype">unsigned</span> Sizes[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>];</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]).getReg();</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    Sizes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeI</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <a class="code hl_variable" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeI</a>);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  }</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="comment">// getInstrMapping&#39;s default mapping uses ID 1, so start at 2.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MappingID</a> = 2;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Entry : Table) {</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>      <span class="keywordtype">int</span> OpIdx = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <a class="code hl_variable" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], Sizes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    }</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MappingID</a>++, Entry.Cost,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                                                 <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_variable" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>),</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                                                 <a class="code hl_variable" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>.size()));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>}</div>
</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="foldopen" id="foldopen00335" data-start="{" data-end="}">
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">  335</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a>(</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>      <span class="comment">// Need a readfirstlane for the index.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    };</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a> = { { 0, 2, 3 } };</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;3&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;4&gt;</a> Table[4] = {</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      <span class="comment">// Need readfirstlane of first op</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>      <span class="comment">// Need readfirstlane of second op</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      <span class="comment">// Need readfirstlane of both ops</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    };</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="comment">// rsrc, voffset, offset</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keyword">const</span> std::array&lt;unsigned, 4&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a> = { { 0, 2, 3, 4 } };</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;4&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  }</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>}</div>
</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="foldopen" id="foldopen00375" data-start="{" data-end="}">
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">  375</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a>(</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;2&gt;</a> Table[4] = {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>      <span class="comment">// Only need 1 register in loop</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 300 },</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>      <span class="comment">// Have to waterfall the resource.</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>      <span class="comment">// Have to waterfall the resource, and the offset.</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1500 }</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    };</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="comment">// rsrc, offset</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keyword">const</span> std::array&lt;unsigned, 2&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a> = { { 2, 3 } };</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;2&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  }</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="comment">// VGPR = M0, VGPR</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID  }, 1 },</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>      <span class="comment">// Need a readfirstlane for m0</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    };</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a> = { { 0, 2, 3 } };</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;3&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  }</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="comment">// FIXME: Should have no register for immediate</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      { { AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>      <span class="comment">// Need readlane</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      { { AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    };</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keyword">const</span> std::array&lt;unsigned, 1&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a> = { { 2 } };</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;1&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  }</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>}</div>
</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="foldopen" id="foldopen00431" data-start="{" data-end="}">
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">  431</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">dyn_cast_or_null&lt;Instruction&gt;</a>(MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">getValue</a>());</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getMetadata(<span class="stringliteral">&quot;amdgpu.noclobber&quot;</span>);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>}</div>
</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">// FIXME: Returns uniform if there&#39;s no source value information. This is</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// probably wrong.</span></div>
<div class="foldopen" id="foldopen00438" data-start="{" data-end="}">
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">  438</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand())</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AS = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsConst = AS == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6aa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                       AS == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a1caf1e287a5fe7250388d66ed72aa0c1">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="comment">// Require 4-byte alignment.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="keywordflow">return</span> MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &gt;= <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4) &amp;&amp;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>         <span class="comment">// Can&#39;t do a scalar atomic load.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>         !MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">isAtomic</a>() &amp;&amp;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>         <span class="comment">// Don&#39;t use scalar loads for volatile accesses to non-constant address</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>         <span class="comment">// spaces.</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>         (IsConst || !MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">isVolatile</a>()) &amp;&amp;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>         <span class="comment">// Memory must be known constant, or not written before this load.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>         (IsConst || MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">isInvariant</a>() || <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a>(MMO)) &amp;&amp;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>         <a class="code hl_function" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(MMO);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>}</div>
</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="foldopen" id="foldopen00459" data-start="{" data-end="}">
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">  459</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">AMDGPURegisterBankInfo::getInstrAlternativeMappings</a>(</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1) {</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;1&gt;</a> Table[3] = {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>        { { AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        { { AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>        { { AMDGPU::VCCRegBankID }, 1 }</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      };</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;1&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    }</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  }</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      { { AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>      { { AMDGPU::SGPRRegBankID }, 1 }</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    };</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">addMappingFromTable&lt;1&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  }</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="keywordflow">case</span> TargetOpcode::G_XOR: {</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1) {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>      <span class="comment">// s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SCCMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>        1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>          {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32)}),</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SCCMapping</a>);</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VCCMapping0</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        2, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>          {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)}),</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VCCMapping0</a>);</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>    }</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64)</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)}),</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a>);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>      2, 2, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)}),</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a>);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  }</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXTLOAD: {</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a> = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>();</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="keywordflow">if</span> ((AS != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a77b1c964e2ff99057bf5e75140457abe">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; AS != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a5b71ba6fa435ec288aba849e113721a7">AMDGPUAS::REGION_ADDRESS</a> &amp;&amp;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>         AS != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>) &amp;&amp;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>          1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>                    {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                     AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a>)}),</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>          2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a>);</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    }</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        2, 1,</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>            {AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>             AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a>)}),</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>        2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a>);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="comment">// It may be possible to have a vgpr = load sgpr mapping here, because</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="comment">// the mubuf instructions support this kind of load, but probably for only</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="comment">// gfx7 and older.  However, the addressing mode matching in the instruction</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <span class="comment">// selector should be able to do a better job of detecting and selecting</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <span class="comment">// these kinds of loads from the vgpr = load vgpr mapping.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)}),</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a>);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)}),</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a>);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  }</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordflow">case</span> TargetOpcode::G_SADDE:</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordflow">case</span> TargetOpcode::G_SSUBE: {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1)}),</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSMapping</a>);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1)}),</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VVMapping</a>);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  }</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() == 1);</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="comment">// TODO: Change type to 32 for scalar</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1), <span class="keyword">nullptr</span>}),</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SMapping</a>);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VMapping</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>        {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1), <span class="keyword">nullptr</span> }),</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>.push_back(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VMapping</a>);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AltMappings</a>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  }</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC:</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  }</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>}</div>
</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="foldopen" id="foldopen00645" data-start="{" data-end="}">
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">  645</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">AMDGPURegisterBankInfo::split64BitValueForMapping</a>(</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> &amp;Regs,</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HalfTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>() == 32);</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoLHS</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createGenericVirtualRegister(HalfTy);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HiLHS</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createGenericVirtualRegister(HalfTy);</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoLHS</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>);</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HiLHS</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  Regs.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoLHS</a>);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  Regs.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HiLHS</a>);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::G_UNMERGE_VALUES)</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoLHS</a>)</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HiLHS</a>)</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    .addUse(Reg);</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>}</div>
</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"></span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/// Replace the current type each register in \p Regs has with \p NewTy</span></div>
<div class="foldopen" id="foldopen00668" data-start="{" data-end="}">
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">  668</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;Register&gt;</a> Regs,</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>                          <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewTy</a>) {</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : Regs) {</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg).getSizeInBits() == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewTy</a>.getSizeInBits());</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(Reg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewTy</a>);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  }</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>}</div>
</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="foldopen" id="foldopen00676" data-start="{" data-end="}">
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">  676</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="keywordflow">if</span> (Ty.isVector()) {</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getElementCount().isKnownMultipleOf(2));</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#ace8cc56197be42426cacfc7de4ed853a">LLT::scalarOrVector</a>(Ty.getElementCount().divideCoefficientBy(2),</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                               Ty.getElementType());</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  }</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getScalarSizeInBits() % 2 == 0);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Ty.getScalarSizeInBits() / 2);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>}</div>
</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"></span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/// Legalize instruction \p MI where operands in \p OpIndices must be SGPRs. If</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/// execute the instruction for each unique combination of values in all lanes</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/// in the wave. The block will be split such that rest of the instructions are</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/// moved to a new block.</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">///</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/// Essentially performs this loop:</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"></span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">/// Save Execution Mask</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">/// For (Lane : Wavefront) {</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">///   Enable Lane, Disable all other lanes</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">///   SGPR = read SGPR value for current lane from VGPR</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">///   VGPRResult[Lane] = use_op SGPR</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/// }</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">/// Restore Execution Mask</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">///</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/// There is additional complexity to try for compare values to identify the</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">/// unique values used.</span></div>
<div class="foldopen" id="foldopen00705" data-start="{" data-end="}">
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">  705</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">iterator_range&lt;MachineBasicBlock::iterator&gt;</a> Range,</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>,</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultRegs</a>;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitResultRegs</a>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiRegs</a>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="comment">// Track use registers which have already been expanded with a readfirstlane</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">// sequence. This may have multiple uses if moving a sequence.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DenseMap&lt;Register, Register&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfalledRegMap</a>;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMBB();</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMF();</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a> = <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>();</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveAndOpc</a> = <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    AMDGPU::S_AND_B32 : AMDGPU::S_AND_B64;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovTermOpc = <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    AMDGPU::S_MOV_B32_term : AMDGPU::S_MOV_B64_term;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">XorTermOpc</a> = <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    AMDGPU::S_XOR_B32_term : AMDGPU::S_XOR_B64_term;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AndSaveExecOpc =  <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    AMDGPU::S_AND_SAVEEXEC_B32 : AMDGPU::S_AND_SAVEEXEC_B64;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ExecReg =  <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigRangeSize</a> = std::distance(Range.begin(), Range.end());</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Range) {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Def : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.defs()) {</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_empty(Def.getReg()))</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Def.getReg());</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Def.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultRegs</a>.push_back(Def.getReg());</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUndef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResTy</a>).getReg(0);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResTy</a>);</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitResultRegs</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitReg</a>);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiRegs</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiReg</a>);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefBank</a>);</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefBank</a>);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    }</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  }</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SaveExecReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitSaveExecReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="comment">// Don&#39;t bother using generic instructions/registers for the exec mask.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::IMPLICIT_DEF)</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitSaveExecReg</a>);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiExec</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewExec</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">// To insert the loop we need to split the block. Move everything before this</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="comment">// point to a new block, and insert a new empty block before this instruction.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreExecBB</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <a class="code hl_typedef" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  ++<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreExecBB</a>);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;addSuccessor(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreExecBB</a>);</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;addSuccessor(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="comment">// Move the rest of the block into a new block.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>-&gt;transferSuccessorsAndUpdatePHIs(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>-&gt;splice(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>-&gt;begin(), &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Range.end(), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreExecBB</a>-&gt;addSuccessor(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;end());</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::PHI)</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiExec</a>)</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitSaveExecReg</a>)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    .addMBB(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewExec</a>)</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    .addMBB(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Result : <a class="code hl_function" href="namespacellvm.html#aa34f572d891c9b45fbe921e5782c5e30">zip</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitResultRegs</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultRegs</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhiRegs</a>)) {</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::G_PHI)</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>      .addDef(std::get&lt;2&gt;(Result))</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>      .addReg(std::get&lt;0&gt;(Result)) <span class="comment">// Initial value / implicit_def</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>      .addMBB(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>      .addReg(std::get&lt;1&gt;(Result)) <span class="comment">// Mid-loop value.</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>      .addMBB(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  }</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getDL();</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstInst = *Range.begin();</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="comment">// Move the instruction into the loop. Note we moved everything after</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="comment">// Range.end() already into a new block, so Range.end() is no longer valid.</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;splice(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;end(), &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Range.begin(), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <span class="comment">// Figure out the iterator range after splicing the instructions.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBegin</a> = FirstInst.<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewEnd</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;end();</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Range.begin();</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::distance(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBegin</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewEnd</a>) == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigRangeSize</a>);</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBegin</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewEnd</a>)) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses()) {</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      <span class="keywordflow">if</span> (!Op.isReg() || Op.isDef())</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldReg</a> = Op.getReg();</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>.count(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldReg</a>))</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>      <span class="comment">// See if we already processed this register in another instruction in the</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      <span class="comment">// sequence.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldVal</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfalledRegMap</a>.find(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldReg</a>);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldVal</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfalledRegMap</a>.end()) {</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        Op.setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldVal</a>-&gt;second);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>      }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = Op.getReg();</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> != &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>        <span class="comment">// Insert copy from AGPR to VGPR before the loop.</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setMBB(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>).getReg(0);</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>      }</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits();</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>      <span class="comment">// Can only do a readlane of 32-bit pieces.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> == 32) {</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        <span class="comment">// Avoid extra copies in the simple case of one 32-bit register.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>          = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>, AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>)</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        <span class="keywordflow">if</span> (First)</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>          CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        <span class="comment">// Compare the just read M0 value to all possible Idx values.</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_CMP_EQ_U32_e64)</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>          .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>)</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>          .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>)</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>          .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        Op.setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>        <span class="keywordflow">if</span> (!First) {</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>          <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveAndOpc</a>)</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>            .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a>)</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>            .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>)</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>            .addReg(CondReg);</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>          CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        }</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>        <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>        <span class="comment">// in 32-bit pieces.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> % 64 == 0;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeTy</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> % 64 == 0 ? <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> % 64 == 0 ? AMDGPU::V_CMP_EQ_U64_e64</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>          : AMDGPU::V_CMP_EQ_U32_e64;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>        <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>        <span class="comment">// in 32-bit pieces.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>        <span class="comment">// Insert the unmerge before the loop.</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setMBB(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumPieces</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a>-&gt;getNumOperands() - 1;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PieceIdx</a> = 0; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PieceIdx</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumPieces</a>; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PieceIdx</a>) {</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a>.getReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PieceIdx</a>);</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>          <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a>) {</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegLo</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegHi</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>, &amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegLo</a>, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegHi</a>, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegLo</a>)</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegHi</a>)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a> =</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>              <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64),</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                           {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegLo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegHi</a>})</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>              .<a class="code hl_function" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>, &amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>            <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getScalarSizeInBits() == 64) {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>              <span class="comment">// If we need to produce a 64-bit element vector, so use the</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>              <span class="comment">// merged pieces</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>);</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>              <span class="comment">// 32-bit element type.</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegLo</a>);</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpRegHi</a>);</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>            }</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>          } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>, &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>)</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>          }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>          <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>          <span class="keywordflow">if</span> (First)</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>            CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOp</a>)</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>            .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>)</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>            .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrentLaneOpReg</a>)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>            .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergePiece</a>);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>          <span class="keywordflow">if</span> (!First) {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRC</a>);</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>            <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>            <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveAndOpc</a>)</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>              .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a>)</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>              .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>)</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>              .addReg(CondReg);</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>            CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndReg</a>;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>          }</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>        }</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>        <span class="comment">// FIXME: Build merge seems to switch to CONCAT_VECTORS but not</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>        <span class="comment">// BUILD_VECTOR</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.isVector()) {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>          <span class="keyword">auto</span> <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBuildVector(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>          Op.setReg(<a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>          <span class="keyword">auto</span> <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReadlanePieces</a>);</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>          Op.setReg(<a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>        }</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Op.getReg(), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>      }</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>      <span class="comment">// Make sure we don&#39;t re-process this register again.</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfalledRegMap</a>.insert(std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldReg</a>, Op.getReg()));</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    }</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  }</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>-&gt;end());</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="comment">// Update EXEC, save the original EXEC value to VCC.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AndSaveExecOpc)</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewExec</a>)</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    .addReg(CondReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a0b193efca077eca9222719ac1afa165fa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setSimpleHint(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewExec</a>, CondReg);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">XorTermOpc</a>)</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    .addDef(ExecReg)</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    .addReg(ExecReg)</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewExec</a>);</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="comment">// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="comment">// s_cbranch_scc0?</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="comment">// Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_CBRANCH_EXECNZ)</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    .addMBB(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="comment">// Save the EXEC mask before the loop.</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(MovTermOpc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SaveExecReg</a>)</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ExecReg);</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="comment">// Restore the EXEC mask after the loop.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setMBB(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreExecBB</a>);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(MovTermOpc)</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    .addDef(ExecReg)</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SaveExecReg</a>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="comment">// Set the insert point after the original instruction, so any new</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <span class="comment">// instructions will be in the remainder.</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderBB</a>-&gt;begin());</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">// Return any unique registers used by \p MI at \p OpIndices that need to be</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// handled in a waterfall loop. Returns these registers in \p</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// SGPROperandRegs. Returns true if there are any operands to handle and a</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// waterfall loop is necessary.</span></div>
<div class="foldopen" id="foldopen01044" data-start="{" data-end="}">
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea"> 1044</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">AMDGPURegisterBankInfo::collectWaterfallOperands</a>(</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Op : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) {</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Op).isUse());</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Op).getReg();</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>.insert(Reg);</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  }</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="comment">// No operands need to be replaced, so no need to loop.</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <span class="keywordflow">return</span> !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>.empty();</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>}</div>
</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="foldopen" id="foldopen01059" data-start="{" data-end="}">
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8054fd66e07e0d1b528b890a8554a290"> 1059</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="comment">// Use a set to avoid extra readfirstlanes in the case where multiple operands</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <span class="comment">// are the same register.</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>))</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, std::next(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)),</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>                                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>}</div>
</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="foldopen" id="foldopen01074" data-start="{" data-end="}">
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af24440df02989c99abd91167e9e143e1"> 1074</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>}</div>
</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">// Legalize an operand that must be an SGPR by inserting a readfirstlane.</span></div>
<div class="foldopen" id="foldopen01082" data-start="{" data-end="}">
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d"> 1082</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a>(</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getReg();</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> != &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    <span class="comment">// We need to copy from AGPR to VGPR</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    Reg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(Ty, Reg).getReg(0);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Reg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  }</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_READFIRSTLANE_B32)</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a>)</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    .addReg(Reg);</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a>, Ty);</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Constrained</a> =</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Reg, AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  (<a class="code hl_class" href="classvoid.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Constrained</a>;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Constrained</a> &amp;&amp; <span class="stringliteral">&quot;Failed to constrain readfirstlane src reg&quot;</span>);</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a>);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>}</div>
</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"></span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">/// Split \p Ty into 2 pieces. The first will have \p FirstSize bits, and the</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/// rest will be in the remainder.</span></div>
<div class="foldopen" id="foldopen01115" data-start="{" data-end="}">
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#ab4c2bc39e4119d3c2098986cfd7be179"> 1115</a></span><span class="comment"></span><span class="keyword">static</span> std::pair&lt;LLT, LLT&gt; <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#ab4c2bc39e4119d3c2098986cfd7be179">splitUnequalType</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>) {</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="keywordtype">unsigned</span> TotalSize = Ty.getSizeInBits();</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <span class="keywordflow">if</span> (!Ty.isVector())</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>    <span class="keywordflow">return</span> {<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>), <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(TotalSize - <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>)};</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>();</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a> % EltSize == 0);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstPartNumElts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a> / EltSize;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderElts</a> = (TotalSize - <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>) / EltSize;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="keywordflow">return</span> {<a class="code hl_function" href="classllvm_1_1LLT.html#ace8cc56197be42426cacfc7de4ed853a">LLT::scalarOrVector</a>(<a class="code hl_function" href="classllvm_1_1LinearPolySize.html#afaf8f62538ab335bb4e3e08a1a57e27f">ElementCount::getFixed</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstPartNumElts</a>), EltTy),</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>          <a class="code hl_function" href="classllvm_1_1LLT.html#ace8cc56197be42426cacfc7de4ed853a">LLT::scalarOrVector</a>(<a class="code hl_function" href="classllvm_1_1LinearPolySize.html#afaf8f62538ab335bb4e3e08a1a57e27f">ElementCount::getFixed</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderElts</a>), EltTy)};</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>}</div>
</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="foldopen" id="foldopen01131" data-start="{" data-end="}">
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79"> 1131</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordflow">if</span> (!Ty.isVector())</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(128);</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(128 % EltTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>() == 0);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(128 / EltTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>(), EltTy);</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>}</div>
</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="foldopen" id="foldopen01140" data-start="{" data-end="}">
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921"> 1140</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">AMDGPURegisterBankInfo::applyMappingLoad</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>,</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>                                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <span class="keywordtype">unsigned</span> LoadSize = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>.getSizeInBits();</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNonSmrdLoadSize</a> = 128;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>    <span class="comment">// There are some special cases that we need to look at for 32 bit and 96</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    <span class="comment">// bit SGPR loads otherwise we have nothing to do.</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>    <span class="keywordflow">if</span> (LoadSize != 32 &amp;&amp; LoadSize != 96)</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>    <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize = 8 * MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    <span class="comment">// Scalar loads of size 8 or 16 bit with proper alignment may be widened to</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>    <span class="comment">// 32 bit. Check to see if we need to widen the memory access, 8 or 16 bit</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="comment">// scalar loads should have a load size of 32 but memory access size of less</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="comment">// than 32.</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="keywordflow">if</span> (LoadSize == 32 &amp;&amp;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>        (MemSize == 32 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>.isVector() || !<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    ApplyRegBankMapping O(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, O);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    <span class="keywordflow">if</span> (LoadSize == 32) {</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>      <span class="comment">// This is an extending load from a sub-dword size. Widen the memory</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>      <span class="comment">// access size to 4 bytes and clear the extra high bits appropriately</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_SEXTLOAD) {</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>        <span class="comment">// Must extend the sign bit into higher bits for a G_SEXTLOAD</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 0);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtInReg(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a>, MemSize);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_ZEXTLOAD) {</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>        <span class="comment">// Must extend zero into higher bits with an AND for a G_ZEXTLOAD</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 0);</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExtInReg(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a>, MemSize);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>      } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>        <span class="comment">// We do not need to touch the higher bits for regular loads.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 0);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>      <span class="comment">// 96-bit loads are only available for vector loads. We need to split this</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>      <span class="comment">// into a 64-bit part, and 32 (unless we can widen to a 128-bit load).</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>      <span class="keywordflow">if</span> (MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &lt; <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(16)) {</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part64</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part32</a>;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>        std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part64</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part32</a>) = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#ab4c2bc39e4119d3c2098986cfd7be179">splitUnequalType</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>, 64);</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Load0</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part64</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 0);</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Load1</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Part32</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 8);</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>        <span class="keyword">auto</span> Undef = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUndef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>);</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ins0</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInsert(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>, Undef, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Load0</a>, 0);</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInsert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ins0</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Load1</a>, 64);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WiderTy</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>);</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLoadFromOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WiderTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, *MMO, 0);</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildExtract(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideLoad</a>, 0);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>      }</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    }</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  }</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  <span class="comment">// 128-bit loads are supported for all instruction types.</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <span class="keywordflow">if</span> (LoadSize &lt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNonSmrdLoadSize</a>)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 16&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 1&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1));</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>.empty())</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>.push_back(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadSize % <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNonSmrdLoadSize</a> == 0);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="comment">// RegBankSelect only emits scalar types, so we need to reset the pointer</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="comment">// operand to a pointer type.</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>[0];</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrReg</a>, PtrTy);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumSplitParts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>.getSizeInBits() / <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNonSmrdLoadSize</a>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadSplitTy</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>.divide(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumSplitParts</a>);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  ApplyRegBankMapping Observer(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Observer);</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMF(), Observer, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadTy</a>.isVector()) {</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#aa8fe481cda91a90b364e410009785003">fewerElementsVector</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadSplitTy</a>) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">narrowScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadSplitTy</a>) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>}</div>
</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="foldopen" id="foldopen01245" data-start="{" data-end="}">
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e"> 1245</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">AMDGPURegisterBankInfo::applyMappingDynStackAlloc</a>(</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>,</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getMF();</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;TFI = *ST.getFrameLowering();</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <span class="comment">// Guard in case the stack growth direction ever changes with scratch</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="comment">// instructions.</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="keywordflow">if</span> (TFI.getStackGrowthDirection() == <a class="code hl_enumvalue" href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">TargetFrameLowering::StackGrowsDown</a>)</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AllocSize = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code hl_function" href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">assumeAligned</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm());</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AllocSize, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="comment">// TODO: Need to emit a wave reduction to get the maximum size.</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeBank</a> != &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> IntPtrTy = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>());</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SPReg = Info-&gt;getStackPtrOffsetReg();</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>);</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveSize</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), ST.getWavefrontSizeLog2());</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScaledSize</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(IntPtrTy, AllocSize, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveSize</a>);</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <span class="keyword">auto</span> SPCopy = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(PtrTy, SPReg);</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="keywordflow">if</span> (Alignment &gt; TFI.getStackAlign()) {</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildPtrAdd(PtrTy, SPCopy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScaledSize</a>);</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMaskLowPtrBits(Dst, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>,</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>                          <a class="code hl_function" href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">Log2</a>(Alignment) + ST.getWavefrontSizeLog2());</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildPtrAdd(Dst, SPCopy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScaledSize</a>);</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>}</div>
</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="foldopen" id="foldopen01292" data-start="{" data-end="}">
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b"> 1292</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">AMDGPURegisterBankInfo::applyMappingImage</a>(</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>,</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> NumDefs = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs();</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> += NumDefs + 1;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <span class="comment">// Insert copies to VGPR arguments.</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="comment">// Fixup any SGPR arguments.</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;unsigned, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRIndexes</a>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NumDefs, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).isReg())</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    <span class="comment">// If this intrinsic has a sampler, it immediately follows rsrc.</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> || <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> + 1)</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRIndexes</a>.push_back(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  }</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRIndexes</a>);</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>}</div>
</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="foldopen" id="foldopen01319" data-start="{" data-end="}">
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#af74ba83dde21c4eb9ced98ce5c77879f"> 1319</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) {</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="keywordflow">if</span> (!Def)</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="comment">// TODO: Guard against this being an implicit def</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordflow">return</span> Def-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>}</div>
</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">// Analyze a combined offset from an llvm.amdgcn.s.buffer intrinsic and store</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">// the three offsets (voffset, soffset and instoffset)</span></div>
<div class="foldopen" id="foldopen01331" data-start="{" data-end="}">
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4"> 1331</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>,</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a>,</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>                                 <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment) {</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> Imm = <a class="code hl_function" href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">getConstantVRegSExtVal</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">AMDGPU::splitMUBUFOffset</a>(*Imm, SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, &amp;RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>,</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>                                 Alignment)) {</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, SOffset).getReg(0);</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>      <span class="keywordflow">return</span> SOffset + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>    }</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  }</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  std::tie(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) =</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">AMDGPU::getBaseWithConstantOffset</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>);</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &gt; 0 &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">AMDGPU::splitMUBUFOffset</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>,</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>                                                  &amp;RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>, Alignment)) {</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, SOffset).getReg(0);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>      <span class="keywordflow">return</span> 0; <span class="comment">// XXX - Why is this 0?</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>    }</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    <span class="comment">// If we have SGPR base, we can use it for soffset.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    <span class="keywordflow">if</span> (SOffset == 0) {</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>      <span class="keywordflow">return</span> 0; <span class="comment">// XXX - Why is this 0?</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    }</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  }</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  <span class="comment">// Handle the variable sgpr + vgpr case.</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(AMDGPU::G_ADD, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> &amp;&amp; (<span class="keywordtype">int</span>)<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &gt;= 0) {</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>-&gt;getOperand(1).getReg());</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1 = <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>-&gt;getOperand(2).getReg());</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Bank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Src0, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Bank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Src1, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Bank</a> == &amp;AMDGPU::VGPRRegBank &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Bank</a> == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = Src0;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = Src1;</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    }</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Bank</a> == &amp;AMDGPU::SGPRRegBank &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Bank</a> == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = Src1;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = Src0;</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>    }</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  }</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <span class="comment">// Ensure we have a VGPR for the combined offset. This could be an issue if we</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <span class="comment">// have an SGPR offset and a VGPR resource.</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>;</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>).getReg(0);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  }</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>}</div>
</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="foldopen" id="foldopen01416" data-start="{" data-end="}">
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26"> 1416</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">AMDGPURegisterBankInfo::applyMappingSBufferLoad</a>(</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMI();</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMRI();</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a> =</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetBank</a> =</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a> == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetBank</a> == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Legal mapping</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <span class="comment">// FIXME: 96-bit case was widened during legalize. We neeed to narrow it back</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <span class="comment">// here but don&#39;t have an MMO.</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  <span class="keywordtype">unsigned</span> LoadSize = Ty.getSizeInBits();</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keywordtype">int</span> NumLoads = 1;</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <span class="keywordflow">if</span> (LoadSize == 256 || LoadSize == 512) {</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    NumLoads = LoadSize / 128;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    Ty = Ty.divide(NumLoads);</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  }</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span> </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>  <span class="comment">// Use the alignment to ensure that the required offsets will fit into the</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  <span class="comment">// immediate offsets.</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = NumLoads &gt; 1 ? <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(16 * NumLoads) : <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1);</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMF();</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>;</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = 0;</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MMOOffset</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, *<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(),</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>                                        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>, SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, Alignment);</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <span class="comment">// TODO: 96-bit loads were widened to 128-bit results. Shrink the result if we</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <span class="comment">// can, but we neeed to track an MMO for that.</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize = (Ty.getSizeInBits() + 7) / 8;</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> MemAlign(4); <span class="comment">// FIXME: ABI type alignment?</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>    <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(),</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    MemSize, MemAlign);</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MMOOffset</a> != 0)</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MMOOffset</a>, MemSize);</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="comment">// If only the offset is divergent, emit a MUBUF buffer load instead. We can</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  <span class="comment">// assume that the buffer is unswizzled.</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>(NumLoads);</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>(MII, &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMBB());</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> &lt; NumLoads; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <span class="keywordflow">if</span> (NumLoads == 1) {</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = Dst;</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(Ty);</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>], AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    }</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>    <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a>;</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != 0)</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMMO</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MMOOffset</a> + 16 * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>, MemSize);</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::G_AMDGPU_BUFFER_LOAD)</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>      .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>])       <span class="comment">// vdata</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>      .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a>)               <span class="comment">// rsrc</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>      .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a>)             <span class="comment">// vindex</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>      .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>)            <span class="comment">// voffset</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>      .addUse(SOffset)            <span class="comment">// soffset</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>      .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> + 16 * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) <span class="comment">// offset(imm)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>      .addImm(0)                  <span class="comment">// cachepolicy, swizzled buffer(imm)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>      .addImm(0)                  <span class="comment">// idxen(imm)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>      .addMemOperand(MMO);</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  }</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="comment">// TODO: If only the resource is a VGPR, it may be better to execute the</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>  <span class="comment">// scalar load in the waterfall loop if the resource is expected to frequently</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="comment">// be dynamically uniform.</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a> != &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="comment">// Remove the original instruction to avoid potentially confusing the</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="comment">// waterfall loop logic.</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin());</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>;</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>.insert(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a>);</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.end()),</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  }</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>  <span class="keywordflow">if</span> (NumLoads != 1) {</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConcatVectors(Dst, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>);</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(Dst, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadParts</a>);</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  }</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span> </div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  <span class="comment">// We removed the instruction earlier with a waterfall loop.</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a> == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>}</div>
</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="foldopen" id="foldopen01535" data-start="{" data-end="}">
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888"> 1535</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">AMDGPURegisterBankInfo::applyMappingBFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>,</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>                                             <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMI();</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMRI();</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="comment">// Insert basic copies</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstOpnd</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_INTRINSIC ? 2 : 1;</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstOpnd</a>).getReg();</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstOpnd</a> + 1).getReg();</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstOpnd</a> + 2).getReg();</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>    <span class="keywordflow">if</span> (Ty == S32)</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>    <span class="comment">// There is no 64-bit vgpr bitfield extract instructions so the operation</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>    <span class="comment">// is expanded to a sequence of instructions that implement the operation.</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>);</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span> </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="comment">// Shift the source operand so that extracted bits start at bit 0.</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <span class="keyword">auto</span> ShiftOffset = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(S64, SrcReg, OffsetReg)</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>                              : <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLShr(S64, SrcReg, OffsetReg);</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge({S32, S32}, ShiftOffset);</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>    <span class="comment">// A 64-bit bitfield extract uses the 32-bit bitfield extract instructions</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>    <span class="comment">// if the width is a constant.</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>    <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstWidth</a> = <a class="code hl_function" href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">getConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>      <span class="comment">// Use the 32-bit bitfield extract instruction if the width is a constant.</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>      <span class="comment">// Depending on the width size, use either the low or high 32-bits.</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>      <span class="keyword">auto</span> Zero = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0);</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthImm</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstWidth</a>-&gt;Value.getZExtValue();</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthImm</a> &lt;= 32) {</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>        <span class="comment">// Use bitfield extract on the lower 32-bit source, and then sign-extend</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>        <span class="comment">// or clear the upper 32-bits.</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>        <span class="keyword">auto</span> Extract =</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>            <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSbfx(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a>.getReg(0), Zero, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>)</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>                   : <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUbfx(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a>.getReg(0), Zero, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>);</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extend</a> =</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>            <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(S32, Extract, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 31)) : Zero;</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(DstReg, {Extract, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extend</a>});</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>        <span class="comment">// Use bitfield extract on upper 32-bit source, and combine with lower</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>        <span class="comment">// 32-bit source.</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UpperWidth</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthImm</a> - 32);</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>        <span class="keyword">auto</span> Extract =</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>            <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>                ? <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSbfx(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a>.getReg(1), Zero, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UpperWidth</a>)</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>                : <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUbfx(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a>.getReg(1), Zero, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UpperWidth</a>);</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(DstReg, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeSOffset</a>.getReg(0), Extract});</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>      }</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>    }</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>    <span class="comment">// Expand to Src &gt;&gt; Offset &lt;&lt; (64 - Width) &gt;&gt; (64 - Width) using 64-bit</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    <span class="comment">// operations.</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtShift</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSub(S32, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 64), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>);</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>    <span class="keyword">auto</span> SignBit = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S64, ShiftOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtShift</a>);</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(S64, SignBit, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtShift</a>);</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLShr(S64, SignBit, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtShift</a>);</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  }</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>  <span class="comment">// The scalar form packs the offset and width in a single operand.</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>  <span class="comment">// Ensure the high bits are clear to insert the offset.</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetMask</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">maskTrailingOnes&lt;unsigned&gt;</a>(6));</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ClampOffset</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAnd(S32, OffsetReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetMask</a>);</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  <span class="comment">// Zeros out the low bits, so don&#39;t bother clamping the input value.</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftWidth</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <span class="comment">// Transformation function, pack the offset and width of a BFE into</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <span class="comment">// the format expected by the S_BFE_I32 / S_BFE_U32. In the second</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <span class="comment">// source, bits [5:0] contain the offset and bits [22:16] the width.</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MergedInputs</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildOr(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ClampOffset</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftWidth</a>);</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <span class="comment">// TODO: It might be worth using a pseudo here to avoid scc clobber and</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  <span class="comment">// register class constraints.</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  <span class="keywordtype">unsigned</span> Opc = Ty == S32 ? (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32) :</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>                             (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keyword">auto</span> MIB = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc, {DstReg}, {SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MergedInputs</a>});</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, *<span class="keyword">this</span>))</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;failed to constrain BFE&quot;</span>);</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>}</div>
</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Return a suitable opcode for extending the operands of Opc when widening.</span></div>
<div class="foldopen" id="foldopen01643" data-start="{" data-end="}">
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4"> 1643</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <span class="keywordflow">case</span> TargetOpcode::G_SMIN:</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  <span class="keywordflow">case</span> TargetOpcode::G_SMAX:</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>    <span class="keywordflow">return</span> TargetOpcode::G_SEXT;</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <span class="keywordflow">case</span> TargetOpcode::G_UMIN:</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="keywordflow">case</span> TargetOpcode::G_UMAX:</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>    <span class="keywordflow">return</span> TargetOpcode::G_ZEXT;</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    <span class="keywordflow">return</span> TargetOpcode::G_ANYEXT;</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  }</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>}</div>
</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">// Emit a legalized extension from &lt;2 x s16&gt; to 2 32-bit components, avoiding</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">// any illegal vector extend or unmerge operations.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="keyword">static</span> std::pair&lt;Register, Register&gt;</div>
<div class="foldopen" id="foldopen01661" data-start="{" data-end="}">
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a5227e311d2ae980540efa4033943595e"> 1661</a></span><a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a>) {</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="keyword">auto</span> Bitcast = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(S32, Src);</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a> == TargetOpcode::G_SEXT) {</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtInReg(S32, Bitcast, 16);</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(S32, Bitcast, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtLo</a>.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>.getReg(0));</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  }</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span> </div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLShr(S32, Bitcast, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a> == TargetOpcode::G_ZEXT) {</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAnd(S32, Bitcast, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0xffff));</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtLo</a>.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>.getReg(0));</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  }</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a> == TargetOpcode::G_ANYEXT);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <span class="keywordflow">return</span> std::make_pair(Bitcast.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>.getReg(0));</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>}</div>
</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">// For cases where only a single copy is inserted for matching register banks.</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">// Replace the register in the instruction operand</span></div>
<div class="foldopen" id="foldopen01683" data-start="{" data-end="}">
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176"> 1683</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <span class="keywordtype">unsigned</span> OpIdx) {</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;unsigned, 1&gt;</a> SrcReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(OpIdx));</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <span class="keywordflow">if</span> (!SrcReg.empty()) {</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.size() == 1);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMI().getOperand(OpIdx).setReg(SrcReg[0]);</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  }</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span> </div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>}</div>
</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"></span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/// Handle register layout difference for f16 images for some subtargets.</span></div>
<div class="foldopen" id="foldopen01696" data-start="{" data-end="}">
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0"> 1696</a></span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">AMDGPURegisterBankInfo::handleD16VData</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>                                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>                                                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span> </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreVT</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreVT</a>.isVector() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreVT</a>.getElementType() != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>)</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>, Reg);</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideRegs</a>;</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a>-&gt;getNumOperands() - 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideRegs</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unmerge</a>.getReg(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span> </div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreVT</a>.getNumElements();</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(<a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, S32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideRegs</a>).getReg(0);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>}</div>
</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span> </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="keyword">static</span> std::pair&lt;Register, unsigned&gt;</div>
<div class="foldopen" id="foldopen01721" data-start="{" data-end="}">
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a51e652265b0217f8fdba9f95129c0d47"> 1721</a></span><a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a51e652265b0217f8fdba9f95129c0d47">getBaseWithConstantOffset</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) {</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  int64_t Const;</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Const)))</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(), Const);</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">m_GAdd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Const))))</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, Const);</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  <span class="comment">// TODO: Handle G_OR used for add case</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  <span class="keywordflow">return</span> std::make_pair(Reg, 0);</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>}</div>
</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="foldopen" id="foldopen01735" data-start="{" data-end="}">
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c"> 1735</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">AMDGPURegisterBankInfo::splitBufferOffsets</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>                                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigOffset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxImm</a> = 4095;</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span> </div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  std::tie(BaseReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>) = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a51e652265b0217f8fdba9f95129c0d47">getBaseWithConstantOffset</a>(*<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI(),</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>                                                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigOffset</a>);</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">C1</a> = 0;</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> != 0) {</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>    <span class="comment">// If the immediate value is too big for the immoffset field, put the value</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>    <span class="comment">// and -4096 into the immoffset field so that the value that is copied/added</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>    <span class="comment">// for the voffset field is a multiple of 4096, and it stands more chance</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <span class="comment">// of being CSEd with the copy/add for another similar load/store.</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    <span class="comment">// However, do not do that rounding down to a multiple of 4096 if that is a</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>    <span class="comment">// negative number, as it appears to be illegal to have a negative offset</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>    <span class="comment">// in the vgpr, even if adding the immediate offset makes it positive.</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> &amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">~MaxImm</a>;</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> -= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a>;</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>    <span class="keywordflow">if</span> ((int32_t)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a> &lt; 0) {</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a> += <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = 0;</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>    }</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">C1</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a> != 0) {</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>      <span class="keywordflow">if</span> (!BaseReg)</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>        BaseReg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a>).getReg(0);</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>      <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OverflowVal</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Overflow</a>);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>        BaseReg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAdd(S32, BaseReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OverflowVal</a>).getReg(0);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>      }</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    }</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  }</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <span class="keywordflow">if</span> (!BaseReg)</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>    BaseReg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <span class="keywordflow">return</span> {BaseReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">C1</a>};</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>}</div>
</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="foldopen" id="foldopen01778" data-start="{" data-end="}">
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2"> 1778</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">isZero</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  int64_t <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>;</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)) &amp;&amp; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> == 0;</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>}</div>
</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="foldopen" id="foldopen01783" data-start="{" data-end="}">
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3da063bd59f11a86a7802ade7b552344"> 1783</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a3da063bd59f11a86a7802ade7b552344">extractCPol</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>) {</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">AMDGPU::CPol::ALL</a>;</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>}</div>
</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span> </div>
<div class="foldopen" id="foldopen01787" data-start="{" data-end="}">
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#acc44f43c2650a92df5d791270e54ea1f"> 1787</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#acc44f43c2650a92df5d791270e54ea1f">extractSWZ</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>) {</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a> &gt;&gt; 3) &amp; 1;</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>}</div>
</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span> </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span> </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="foldopen" id="foldopen01793" data-start="{" data-end="}">
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69"> 1793</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69">AMDGPURegisterBankInfo::selectStoreIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>                                             <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>   <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {2, 4});</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span> </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <span class="comment">// FIXME: DAG lowering brokenly changes opcode based on FP vs. integer.</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>);</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  <span class="keywordtype">int</span> EltSize = Ty.getScalarSizeInBits();</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  <span class="comment">// FIXME: Broken integer truncstore.</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <span class="keywordflow">if</span> (EltSize != 32)</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unhandled intrinsic store&quot;</span>);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span> </div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  <span class="comment">// FIXME: Verifier should enforce 1 MMO for these intrinsics.</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> MemSize = (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin())-&gt;getSize();</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span> </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span> </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getImm();</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>) = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span> </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offen</a> = !<a class="code hl_function" href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">isZero</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  <span class="keywordtype">unsigned</span> Opc = AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  <span class="keywordflow">switch</span> (8 * MemSize) {</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offen</a> ? AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact :</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>                  AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offen</a> ? AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact :</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>                  AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact;</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offen</a> ? AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact :</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>                  AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &gt; 32)</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>      Opc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">AMDGPU::getMUBUFOpcode</a>(Opc, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> / 32);</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  }</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span> </div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span> </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  <span class="comment">// Set the insertion point back to the instruction in case it was moved into a</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  <span class="comment">// loop.</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc)</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>    .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>);</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offen</a>)</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>);</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a>)</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SOffset)</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>)</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a3da063bd59f11a86a7802ade7b552344">extractCPol</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>))</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// tfe: FIXME: Remove from inst</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#acc44f43c2650a92df5d791270e54ea1f">extractSWZ</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>))</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  <span class="comment">// FIXME: We need a way to report failure from applyMappingImpl.</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <span class="comment">// Insert constrain copies before inserting the loop.</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, *<span class="keyword">this</span>))</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to constrain selected store intrinsic&quot;</span>);</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>}</div>
</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span> </div>
<div class="foldopen" id="foldopen01869" data-start="{" data-end="}">
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0"> 1869</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">AMDGPURegisterBankInfo::buildVCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="keywordflow">if</span> (SrcTy.getSizeInBits() == 32) {</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>    <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>      .addDef(DstReg)</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>      .addUse(SrcReg);</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>           <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  }</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>)</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>    .addUse(SrcReg, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>)</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    .addUse(SrcReg, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::REG_SEQUENCE)</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>    .addDef(DstReg)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>    .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>)</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    .addImm(AMDGPU::sub0)</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>    .addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>)</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>    .addImm(AMDGPU::sub1);</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>         <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VReg_64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>}</div>
</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"></span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">/// Utility function for pushing dynamic vector indexes with a constant offset</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">/// into waterwall loops.</span></div>
<div class="foldopen" id="foldopen01904" data-start="{" data-end="}">
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7"> 1904</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>,</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>                                   <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>                                   <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) {</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfallIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>.getOperand(OpIdx).getReg();</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>.getParent(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>.<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializedOffset</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAdd(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaterfallIdx</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializedOffset</a>);</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializedOffset</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>.getOperand(OpIdx).setReg(<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>.getReg(0));</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment"></span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">/// Implement extending a 32-bit value to a 64-bit value. \p Lo32Reg is the</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">/// original 32-bit source value (to be inserted in the low part of the combined</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">/// 64-bit result), and \p Hi32Reg is the high half of the combined 64-bit</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">/// value.</span></div>
<div class="foldopen" id="foldopen01925" data-start="{" data-end="}">
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd"> 1925</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo32Reg</a>,</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>                                  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a>,</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank,</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBooleanSrc</a> = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a> == AMDGPU::G_ZEXT) {</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, 0);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a> == AMDGPU::G_SEXT) {</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBooleanSrc</a>) {</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>      <span class="comment">// If we know the original source was an s1, the high half is the same as</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>      <span class="comment">// the low.</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo32Reg</a>);</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>      <span class="comment">// Replicate sign bit from 32-bit extended part.</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>      <span class="keyword">auto</span> ShiftAmt = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), 31);</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI()-&gt;setRegBank(ShiftAmt.getReg(0), RegBank);</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo32Reg</a>, ShiftAmt);</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>    }</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a> == AMDGPU::G_ANYEXT &amp;&amp; <span class="stringliteral">&quot;not an integer extension&quot;</span>);</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUndef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>);</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  }</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>}</div>
</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="keywordtype">bool</span> AMDGPURegisterBankInfo::foldExtractEltToCmpSelect(</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <span class="keyword">const</span> OperandsMapper &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> =</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDivergentIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> != AMDGPU::SGPRRegBank;</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  <span class="keywordtype">unsigned</span> EltSize = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>();</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a> = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SITargetLowering.html#a16e6cae6b6fd00971170320c73662c00">SITargetLowering::shouldExpandVectorDynExt</a>(EltSize, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a>,</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>                                                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDivergentIdx</a>))</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span> </div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> =</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> =</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> == AMDGPU::SGPRRegBank) ? AMDGPU::SGPRRegBank</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>                                     : AMDGPU::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VCCRegBank</a>;</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCTy</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> == AMDGPU::SGPRRegBank) ? S32 : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>::scalar(1);</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> == AMDGPU::VCCRegBank &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> == AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>    <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(S32, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  }</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>.size();</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>)</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> = 1;</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    EltTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0]);</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span> </div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeToEltTy</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge(EltTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> Res(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>);</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>; ++L)</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    Res[L] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeToEltTy</a>.getReg(L);</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span> </div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    <span class="keyword">auto</span> IC = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildICmp(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCTy</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, IC);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a>);</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>; ++L) {</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>      <span class="keyword">auto</span> S = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(EltTy, Cmp,</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>                             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeToEltTy</a>.getReg(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> + L), Res[L]);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> : { 0, 2, 3 })</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(S-&gt;getOperand(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span> </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>      Res[L] = S-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    }</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  }</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>; ++L) {</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> == 1) ? <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[L];</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(DstReg, Res[L]);</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>  }</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span> </div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>}</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">// Insert a cross regbank copy for a register if it already has a bank that</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">// differs from the one we want to set.</span></div>
<div class="foldopen" id="foldopen02033" data-start="{" data-end="}">
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1"> 2033</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg,</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>) {</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(Reg);</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrBank</a> &amp;&amp; *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurrBank</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>) {</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Copy = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg), Reg).getReg(0);</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Copy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>);</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="keywordflow">return</span> Copy;</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>  }</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Reg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>);</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>}</div>
</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="keywordtype">bool</span> AMDGPURegisterBankInfo::foldInsertEltToCmpSelect(</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>  <span class="keyword">const</span> OperandsMapper &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span> </div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> =</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(3).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span> </div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDivergentIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> != AMDGPU::SGPRRegBank;</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>  <span class="keywordtype">unsigned</span> EltSize = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>();</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a> = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SITargetLowering.html#a16e6cae6b6fd00971170320c73662c00">SITargetLowering::shouldExpandVectorDynExt</a>(EltSize, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a>,</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>                                                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDivergentIdx</a>))</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> =</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsBank</a> =</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> =</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>    (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsBank</a> == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> == AMDGPU::SGPRRegBank) ? AMDGPU::SGPRRegBank</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>                                     : AMDGPU::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VCCRegBank</a>;</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCTy</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> == AMDGPU::SGPRRegBank) ? S32 : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>::scalar(1);</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span> </div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a> == AMDGPU::VCCRegBank &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> == AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(S32, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>  }</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2));</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>.size();</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>) {</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> = 1;</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>.push_back(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    EltTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>[0]);</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>  }</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeToEltTy</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge(EltTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 16&gt;</a> Ops(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span> </div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElem</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>    <span class="keyword">auto</span> IC = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildICmp(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCTy</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, IC);</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCBank</a>);</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a>; ++L) {</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op0 = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>[L], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnmergeToEltTy</a>.getReg(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> + L);</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>      Op1 = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, Op1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(EltTy, Cmp, Op0, Op1).getReg(0);</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Select, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>      Ops[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLanes</a> + L] = <a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a>;</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>    }</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  }</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MergeTy</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(Ops.size(), EltTy);</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MergeTy</a> == <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())) {</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBuildVector(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), Ops);</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>    <span class="keyword">auto</span> Vec = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBuildVector(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MergeTy</a>, Ops);</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Vec-&gt;getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), Vec);</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  }</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>}</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="foldopen" id="foldopen02136" data-start="{" data-end="}">
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e"> 2136</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">AMDGPURegisterBankInfo::applyMappingImpl</a>(</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMI();</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getMRI();</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>  <span class="keywordflow">case</span> AMDGPU::G_PHI: {</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>      <span class="comment">// The standard handling only considers the result register bank for</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>      <span class="comment">// phis. For VCC, blindly inserting a copy when the phi is lowered will</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>      <span class="comment">// produce an invalid copy. We can only copy with some kind of compare to</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>      <span class="comment">// get a vector boolean result. Insert a regitser bank copy that will be</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>      <span class="comment">// correctly lowered to a compare.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent());</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> </div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> != &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>          <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcMBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).getMBB();</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcMBB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcMBB</a>-&gt;getFirstTerminator());</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>          <span class="keyword">auto</span> Copy = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1), SrcReg);</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Copy.getReg(0), AMDGPU::VCCRegBank);</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).setReg(Copy.getReg(0));</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>        }</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>      }</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>    }</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>    <span class="comment">// Phi handling is strange and only considers the bank of the destination.</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 0);</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span> </div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>    <span class="comment">// Promote SGPR/VGPR booleans to s32</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>    ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>);</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span> </div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  }</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>  <span class="keywordflow">case</span> AMDGPU::G_ICMP:</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>  <span class="keywordflow">case</span> AMDGPU::G_SSUBE: {</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BoolDstOp</a> = Opc == AMDGPU::G_ICMP ? 0 : 1;</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BoolDstOp</a>).getReg();</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> != &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span> </div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 5;</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="comment">// If this is a scalar compare, promote the result to s32, as the selection</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>    <span class="comment">// will end up using a copy to a 32-bit vreg.</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDstReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDstReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BoolDstOp</a>).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDstReg</a>);</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a>) {</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrcReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrcReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExt(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrcReg</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg());</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrcReg</a>);</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>    }</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span> </div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator()));</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>    <span class="comment">// If we had a constrained VCC result register, a copy was inserted to VCC</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    <span class="comment">// from SGPR.</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 1&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    <span class="keywordflow">if</span> (DefRegs.empty())</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>      DefRegs.push_back(DstReg);</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildTrunc(DefRegs[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDstReg</a>);</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  }</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span> </div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 1&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1));</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>.empty())</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>.push_back(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>.size() == 1);</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>    }</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>[0], <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span> </div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>);</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExt(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>[0]);</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>    }</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span> </div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 64)</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>);</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span> </div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2));</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(3));</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>.empty() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>.empty());</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>    }</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span> </div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>.empty())</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>, HalfTy);</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>    }</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span> </div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>.empty())</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>, HalfTy);</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span> </div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>[0]);</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Regs</a>[1]);</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span> </div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>  }</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>    <span class="comment">// FIXME: Should use legalizer helper, but should change bool ext type.</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> =</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span> </div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>);</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExt(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewCondReg</a>, CondReg);</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>    }</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  }</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>    <span class="comment">// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>    <span class="comment">// there is a VGPR input.</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 1) {</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VCCRegBank)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>      ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>);</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>      <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyBank</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>      <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32)) !=</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>          <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>    }</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 64)</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>);</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1));</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2));</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>.empty() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>.empty());</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>    }</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefRegs.size() == 2);</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>.size() == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>.size() &amp;&amp;</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>           (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>.empty() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>.size() == 2));</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span> </div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>    <span class="comment">// Depending on where the source registers came from, the generic code may</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>    <span class="comment">// have decided to split the inputs already or not. If not, we still need to</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>    <span class="comment">// extract the values.</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>.empty())</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>, HalfTy);</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>.empty())</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>, HalfTy);</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span> </div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc, {DefRegs[0]}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>[0]});</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc, {DefRegs[1]}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Regs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Regs</a>[1]});</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>  }</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>  <span class="keywordflow">case</span> AMDGPU::G_ABS: {</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(SrcReg);</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span> </div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>    <span class="comment">// There is no VALU abs instruction so we need to replace it with a sub and</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>    <span class="comment">// max combination.</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>      ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Apply</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Apply</a>);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>      <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Apply</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>      <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#a34f7e7a55fa5743fadeef838b7c9ece9">lowerAbsToMaxNeg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;lowerAbsToMaxNeg should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>    }</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>  }</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>  <span class="keywordflow">case</span> AMDGPU::G_UMAX: {</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>    <span class="comment">// 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>    <span class="comment">// Packed 16-bit operations need to be scalarized and promoted.</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16) &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> != <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16))</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span> </div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>    ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplySALU</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplySALU</a>);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector()) {</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc0Lo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc0Hi</a>;</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc1Lo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc1Hi</a>;</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendOp</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>      std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc0Lo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc0Hi</a>)</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>        = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendOp</a>);</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>      std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc1Lo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideSrc1Hi</a>)</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>        = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendOp</a>);</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>      <span class="keyword">auto</span> Lo = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), {S32}, {WideSrc0Lo, WideSrc1Lo});</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>      <span class="keyword">auto</span> Hi = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), {S32}, {WideSrc0Hi, WideSrc1Hi});</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBuildVectorTrunc(DstReg, {Lo.getReg(0), Hi.getReg(0)});</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>      <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplySALU</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span> </div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>      <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span> </div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>      <span class="comment">// FIXME: s16 shift amounts should be legal.</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>      <span class="keywordflow">if</span> (Opc == AMDGPU::G_SHL || Opc == AMDGPU::G_LSHR ||</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>          Opc == AMDGPU::G_ASHR) {</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>        <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>          <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>      }</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>    }</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>  }</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT_INREG: {</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1));</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>.empty())</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>      <span class="keywordflow">break</span>; <span class="comment">// Nothing to repair</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span> </div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>    ApplyRegBankMapping O(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>    <a class="code hl_class" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;O);</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setChangeObserver(Observer);</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span> </div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>    <span class="comment">// Don&#39;t use LegalizerHelper&#39;s narrowScalar. It produces unwanted G_SEXTs</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>    <span class="comment">// we would need to further expand, and doesn&#39;t let us directly set the</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>    <span class="comment">// result registers.</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span> </div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>    <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Amt</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Amt</a> &lt;= 32) {</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Amt</a> == 32) {</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>        <span class="comment">// The low bits are unchanged.</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>[0]);</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>        <span class="comment">// Extend in the low bits and propagate the sign bit to the high half.</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtInReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Amt</a>);</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>      }</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span> </div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 31));</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>      <span class="comment">// The low bits are unchanged, and extend in the high bits.</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegs</a>[0]);</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtInReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Amt</a> - 32);</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>    }</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span> </div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  }</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  <span class="keywordflow">case</span> AMDGPU::G_CTPOP:</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>  <span class="keywordflow">case</span> AMDGPU::G_BITREVERSE:</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF: {</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span> </div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>    <span class="keywordflow">if</span> (Ty == S32)</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span> </div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>    ApplyRegBankMapping <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyVALU</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyVALU</a>);</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMF();</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>    <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(MF, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ApplyVALU</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>    <span class="keywordflow">if</span> (Helper.<a class="code hl_function" href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">narrowScalar</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;narrowScalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  }</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT: {</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = Opc == AMDGPU::G_SEXT;</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span> </div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1)));</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span> </div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> =</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span> </div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isScalar() &amp;&amp;</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> != &amp;AMDGPU::VCCRegBank &amp;&amp;</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>        <span class="comment">// FIXME: Should handle any type that round to s64 when irregular</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>        <span class="comment">// breakdowns supported.</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 64 &amp;&amp;</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>        SrcTy.getSizeInBits() &lt;= 32) {</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>      <span class="comment">// Extend to 32-bit, and then extend the low half.</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>      <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) {</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>        <span class="comment">// TODO: Should really be buildSExtOrCopy</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == AMDGPU::G_ZEXT) {</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAnyExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>      }</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span> </div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, DefRegs[1], DefRegs[0], Opc, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>);</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>);</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>    }</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>    <span class="keywordflow">if</span> (SrcTy != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>    <span class="comment">// It is not legal to have a legalization artifact with a VCC source. Rather</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>    <span class="comment">// than introducing a copy, insert the select we would have to select the</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <span class="comment">// copy to.</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span> </div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = &amp;AMDGPU::VGPRRegBank;</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span> </div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>      <span class="comment">// 64-bit select is SGPR only</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSel64</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32 &amp;&amp;</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>-&gt;getID() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span> </div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>      <span class="comment">// TODO: Should s16 select be legal?</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelType</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSel64</a> ? <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>      <span class="keyword">auto</span> True = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelType</a>, <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? -1 : 1);</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>      <span class="keyword">auto</span> False = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelType</a>, 0);</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(True.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(False.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span> </div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32) {</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[0], SrcReg, True, False);</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>        <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, DefRegs[1], DefRegs[0], Opc, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt; 32) {</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelType</a>, SrcReg, True, False);</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildTrunc(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>);</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DstReg, SrcReg, True, False);</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>      }</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span> </div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>    }</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span> </div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  }</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR_TRUNC: {</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> != <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16))</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span> </div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 3 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0).empty());</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 1);</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 2);</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>      <span class="keywordflow">break</span>; <span class="comment">// Can use S_PACK_* instructions.</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span> </div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Lo = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Hi = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span> </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLo</a> =</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a> =</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span> </div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a>;</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>;</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>    <span class="keywordflow">if</span> (Opc == AMDGPU::G_BUILD_VECTOR) {</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExt(S32, Lo).getReg(0);</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLo</a>);</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span> </div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExt(S32, Hi).getReg(0);</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextHi</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a>);</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>      <span class="keyword">auto</span> ShiftAmt = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 16);</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(ShiftAmt.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a>);</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span> </div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextHi</a>, ShiftAmt).getReg(0);</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a>);</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 0xffff).getReg(0);</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLo</a>);</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span> </div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>      <span class="keyword">auto</span> ShiftAmt = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 16);</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(ShiftAmt.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a>);</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S32, Hi, ShiftAmt).getReg(0);</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankHi</a>);</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span> </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAnd(S32, Lo, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a>).getReg(0);</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLo</a>);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>    }</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span> </div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>    <span class="keyword">auto</span> <a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildOr(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZextLo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftHi</a>);</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(DstReg, <a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a>);</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>  }</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0));</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span> </div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(1).empty() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2).empty());</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span> </div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>    <span class="keywordflow">if</span> (foldExtractEltToCmpSelect(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>))</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMapping</a></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>      = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0);</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMapping</a>.BreakDown[0].RegBank;</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> =</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> =</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>;</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>    std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) =</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">AMDGPU::getBaseWithConstantOffset</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span> </div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>    <span class="comment">// See if the index is an add of a constant which will be foldable by moving</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>    <span class="comment">// the base register of the index later if this is going to be executed in a</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>    <span class="comment">// waterfall loop. This is essentially to reassociate the add of a constant</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>    <span class="comment">// with the readfirstlane.</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &gt; 0 &amp;&amp;</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &lt; SrcTy.getNumElements();</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>    <span class="comment">// Move the base register. We&#39;ll re-insert the add later.</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>)</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>);</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span> </div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>    <span class="comment">// If this is a VGPR result only because the index was a VGPR result, the</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>    <span class="comment">// actual indexing will be done on the SGPR source vector, which will</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>    <span class="comment">// produce a scalar result. We need to copy to the VGPR result inside the</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>    <span class="comment">// waterfall loop.</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedCopyToVGPR</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>                                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> == &amp;AMDGPU::SGPRRegBank;</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>.empty()) {</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span> </div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 });</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedCopyToVGPR</a>) {</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>        <span class="comment">// We don&#39;t want a phi for this temporary reg.</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>);</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(TmpReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).setReg(TmpReg);</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), ++<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>        <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>        <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, DstReg, TmpReg);</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>      }</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>      <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>)</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>        <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 2, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span> </div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>    }</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 64);</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2 * SrcTy.getNumElements(), 32);</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span> </div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a>, SrcReg);</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>    <span class="keyword">auto</span> One = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 1);</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span> </div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span> </div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>(MII, &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMBB());</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>, One);</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAdd(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>, One);</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span> </div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract0</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildExtractVectorElement(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>);</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract1</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildExtractVectorElement(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a>);</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span> </div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>);</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(One.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span> </div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>;</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 })) {</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>    }</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span> </div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <span class="comment">// Remove the original instruction to avoid potentially confusing the</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>    <span class="comment">// waterfall loop logic.</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin());</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.end()),</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedCopyToVGPR</a>) {</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract1</a>-&gt;getParent();</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>, AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span> </div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract0</a>-&gt;getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>);</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract1</a>-&gt;getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>);</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Extract1</a>-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span> </div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>);</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>);</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>    }</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span> </div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>)</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>, 1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span> </div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>  }</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2));</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0).empty());</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(3).empty());</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 1))</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), VecTy);</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>    <span class="keywordflow">if</span> (foldInsertEltToCmpSelect(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>))</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> =</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(3).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsReg</a>);</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>    (<a class="code hl_class" href="classvoid.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsTy</a>;</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span> </div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>;</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>    std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) =</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">AMDGPU::getBaseWithConstantOffset</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>    <span class="comment">// See if the index is an add of a constant which will be foldable by moving</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>    <span class="comment">// the base register of the index later if this is going to be executed in a</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>    <span class="comment">// waterfall loop. This is essentially to reassociate the add of a constant</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>    <span class="comment">// with the readfirstlane.</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &gt; 0 &amp;&amp;</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &lt; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span> </div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>    <span class="comment">// Move the base register. We&#39;ll re-insert the add later.</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>)</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>);</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span> </div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span> </div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>.empty()) {</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 3 });</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span> </div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>      <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>) {</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>        <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 3, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>      }</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span> </div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>    }</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsTy</a>.getSizeInBits() == 64);</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2 * VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>(), 32);</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span> </div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a>, SrcReg);</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>    <span class="keyword">auto</span> One = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 1);</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMBB());</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span> </div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdxReg</a>, One);</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAdd(S32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>, One);</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsLo</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInsertVectorElement(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>[0], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>);</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsHi</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInsertVectorElement(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vec32</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsLo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsRegs</a>[1], <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a>);</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> =</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> =</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSrcBank</a> =</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span> </div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSrcBank</a>);</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastSrc</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>);</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsLo</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsHi</a>.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(One.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxHi</a>.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span> </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span> </div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>;</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 3 })) {</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMBB(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsHi</a>);</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>    }</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin());</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span> </div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>    <span class="comment">// Figure out the point after the waterfall loop before mangling the control</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>    <span class="comment">// flow.</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.begin(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Span</a>.end()),</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpsToWaterfall</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span> </div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>    <span class="comment">// The insertion point is now right after the original instruction.</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>    <span class="comment">// Keep the bitcast to the original vector type out of the loop. Doing this</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>    <span class="comment">// saved an extra phi we don&#39;t need inside the loop.</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBitcast(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsHi</a>);</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span> </div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>    <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldMoveIndexIntoLoop</a>)</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxLo</a>, 1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span> </div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>  }</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD:</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE:</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16:</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16: {</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>    <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {1, 4});</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>  }</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC: {</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>    <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {2, 5});</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  }</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>    <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {2, 5});</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>  }</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>    <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {3, 6});</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>  }</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_S_BUFFER_LOAD: {</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>  }</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 2);</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span> </div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0).empty());</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(3).empty());</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span> </div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>      <span class="comment">// Make sure the index is an SGPR. It doesn&#39;t make sense to run this in a</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>      <span class="comment">// waterfall loop, so assume it&#39;s a uniform value.</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>    }</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0).empty());</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(2).empty());</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(3).empty());</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span> </div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 4); <span class="comment">// VGPR input val</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// Source value</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>    }</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1:</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2:</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_mov:</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16:</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2_f16: {</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span> </div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>      <span class="comment">// Readlane for m0 value, which is always the last operand.</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>      <span class="comment">// FIXME: Should this be a waterfall loop instead?</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1); <span class="comment">// Index</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>    }</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlane16:</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlanex16: {</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>      <span class="comment">// Doing a waterfall loop over these wouldn&#39;t make any sense.</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 2);</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 3);</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 4);</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 5);</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>    }</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ballot:</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>      <span class="comment">// Use default handling and insert copy to vcc source.</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>    }</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>  }</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE: {</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">AMDGPU::lookupRsrcIntrinsic</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID());</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;IsImage);</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>    <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>    <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>    <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;RsrcArg);</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>  }</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>    <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands() - 2;</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> });</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>  }</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>    <span class="keyword">auto</span> IntrID = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>    <span class="keywordflow">switch</span> (IntrID) {</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>      <span class="comment">// This is only allowed to execute with 1 lane, so readfirstlane is safe.</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>.getVRegs(0).empty());</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 3);</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>    }</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, 1);</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>    }</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 1); <span class="comment">// M0</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>    }</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume: {</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>    }</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>      <span class="comment">// FIXME: Should this use a waterfall loop?</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>    }</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_setreg: {</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>      <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2);</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>    }</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>    <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a> =</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>              <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">AMDGPU::lookupRsrcIntrinsic</a>(IntrID)) {</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>        <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>        <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>        <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;IsImage) {</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>          <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;RsrcArg);</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>        }</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>      }</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>    }</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>    }</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>  }</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD: {</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>  }</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>  <span class="keywordflow">case</span> AMDGPU::G_DYN_STACKALLOC:</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  <span class="keywordflow">case</span> AMDGPU::G_SBFX:</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <span class="comment">/*Signed*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <span class="keywordflow">case</span> AMDGPU::G_UBFX:</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>    <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <span class="comment">/*Signed*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>  }</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span> </div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>);</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>}</div>
</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span> </div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">// vgpr, sgpr -&gt; vgpr</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">// vgpr, agpr -&gt; vgpr</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">// agpr, agpr -&gt; agpr</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">// agpr, sgpr -&gt; vgpr</span></div>
<div class="foldopen" id="foldopen03125" data-start="{" data-end="}">
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7"> 3125</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a>) {</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a> == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a>;</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a> == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a>;</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a> == AMDGPU::SGPRRegBankID &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a> == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>    <span class="keywordflow">return</span> AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a> == AMDGPU::AGPRRegBankID &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a> == AMDGPU::AGPRRegBankID)</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>    <span class="keywordflow">return</span> AMDGPU::AGPRRegBankID;</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span> </div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  <span class="keywordflow">return</span> AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>}</div>
</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span> </div>
<div class="foldopen" id="foldopen03140" data-start="{" data-end="}">
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c"> 3140</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a>) {</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a> == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a>;</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a> == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a>;</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>  <span class="comment">// vcc, vcc -&gt; vcc</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>  <span class="comment">// vcc, sgpr -&gt; vcc</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>  <span class="comment">// vcc, vgpr -&gt; vcc</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a> == AMDGPU::VCCRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a> == AMDGPU::VCCRegBankID)</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>    <span class="keywordflow">return</span> AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span> </div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  <span class="comment">// vcc, vgpr -&gt; vgpr</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB1</a>);</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>}</div>
</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="foldopen" id="foldopen03156" data-start="{" data-end="}">
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79"> 3156</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">AMDGPURegisterBankInfo::getMappingType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>  <span class="keywordtype">unsigned</span> RegBank = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span> </div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>).isReg())</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>).getReg();</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>      RegBank = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(RegBank, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>-&gt;getID());</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>      <span class="keywordflow">if</span> (RegBank == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>    }</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>  }</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>  <span class="keywordflow">return</span> RegBank;</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>}</div>
</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span> </div>
<div class="foldopen" id="foldopen03174" data-start="{" data-end="}">
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4"> 3174</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">AMDGPURegisterBankInfo::isSALUMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>).isReg())</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>).getReg();</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>    }</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>  }</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>}</div>
</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span> </div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03190" data-start="{" data-end="}">
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92"> 3190</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">AMDGPURegisterBankInfo::getDefaultMappingSOP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span> </div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>);</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg())</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>  }</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>),</div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>}</div>
</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03208" data-start="{" data-end="}">
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160"> 3208</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">AMDGPURegisterBankInfo::getDefaultMappingVOP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span> </div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>  <span class="comment">// Even though we technically could use SGPRs, this would require knowledge of</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>  <span class="comment">// the constant bus restriction. Force all sources to VGPR (except for VCC).</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  <span class="comment">// TODO: Unary ops are trivially OK, so accept SGPRs?</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>);</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>    <span class="keywordflow">if</span> (!Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1 ? AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>  }</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span> </div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>),</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>}</div>
</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span> </div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03232" data-start="{" data-end="}">
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749"> 3232</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>    <span class="keywordflow">if</span> (!Op.isReg())</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Op.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>  }</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span> </div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>),</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>}</div>
</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span> </div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03251" data-start="{" data-end="}">
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401"> 3251</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">AMDGPURegisterBankInfo::getImageMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>                                        <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> += <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs() + 1;</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span> </div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>);</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span> </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>  <span class="comment">// TODO: Should packed/unpacked D16 difference be reported here as part of</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>  <span class="comment">// the value mapping?</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).isReg())</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>    <span class="comment">// We replace some dead address operands with $noreg</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>)</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span> </div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>    <span class="comment">// FIXME: Probably need a new intrinsic register bank searchable table to</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>    <span class="comment">// handle arbitrary intrinsics easily.</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>    <span class="comment">// If this has a sampler, it immediately follows rsrc.</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeSGPR</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> || <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a> + 1;</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span> </div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeSGPR</a>) {</div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>      <span class="comment">// If this must be an SGPR, so we must report whatever it is as legal.</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>      <span class="keywordtype">unsigned</span> NewBank = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(NewBank, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>      <span class="comment">// Some operands must be VGPR, and these are easy to copy to.</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>    }</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>  }</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOps</a>);</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>}</div>
</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment"></span> </div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">/// Return the mapping for a pointer arugment.</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment"></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="foldopen" id="foldopen03295" data-start="{" data-end="}">
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0"> 3295</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">AMDGPURegisterBankInfo::getValueMappingForPtr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>                                              <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>);</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>();</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>() ||</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>      !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">AMDGPU::isFlatGlobalAddrSpace</a>(PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>()))</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>    <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>  <span class="comment">// If we&#39;re using MUBUF instructions for global memory, an SGPR base register</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>  <span class="comment">// is possible. Otherwise this needs to be a VGPR.</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>  <span class="keywordflow">return</span> AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBank</a>-&gt;getID(), <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>}</div>
</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span> </div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03310" data-start="{" data-end="}">
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363"> 3310</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">AMDGPURegisterBankInfo::getInstrMappingForLoad</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span> </div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping*, 2&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(2);</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>);</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>  <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a> = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>();</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span> </div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>;</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMapping</a>;</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span> </div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span> </div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBank</a> == &amp;AMDGPU::SGPRRegBank &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">AMDGPU::isFlatGlobalAddrSpace</a>(AS)) {</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>      <span class="comment">// We have a uniform instruction so we want to use an SMRD load</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a> = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMapping</a> = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a>);</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a> = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>      <span class="comment">// If we&#39;re using MUBUF instructions for global memory, an SGPR base</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>      <span class="comment">// register is possible. Otherwise this needs to be a VGPR.</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBankID</a> = <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>() ?</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>        AMDGPU::VGPRRegBankID : AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span> </div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMapping</a> = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a>);</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span>    }</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a> = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMapping</a> = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrSize</a>);</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>  }</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span> </div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>;</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMapping</a>;</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>  <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span> </div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>  <span class="comment">// FIXME: Do we want to add a mapping for FLAT load, or should we just</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span>  <span class="comment">// handle that during instruction selection?</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>}</div>
</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span> </div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen03357" data-start="{" data-end="}">
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793"> 3357</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">AMDGPURegisterBankInfo::getRegBankID</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>-&gt;getID() : <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>}</div>
</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="foldopen" id="foldopen03365" data-start="{" data-end="}">
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf"> 3365</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">AMDGPURegisterBankInfo::getSGPROpMapping</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>  <span class="comment">// Lie and claim anything is legal, even though this needs to be an SGPR</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>  <span class="comment">// applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>  <span class="keywordflow">return</span> AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>}</div>
</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span> </div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="foldopen" id="foldopen03376" data-start="{" data-end="}">
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243"> 3376</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">AMDGPURegisterBankInfo::getVGPROpMapping</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>  <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>}</div>
</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span> </div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="foldopen" id="foldopen03384" data-start="{" data-end="}">
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724"> 3384</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">AMDGPURegisterBankInfo::getAGPROpMapping</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::AGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>}</div>
</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"></span> </div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment">///</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">/// This function must return a legal mapping, because</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment">/// VGPR to SGPR generated is illegal.</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">///</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment"></span><span class="comment">// Operands that must be SGPRs must accept potentially divergent VGPRs as</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment">// legal. These will be dealt with in applyMappingImpl.</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment">//</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="foldopen" id="foldopen03401" data-start="{" data-end="}">
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba"> 3401</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">AMDGPURegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span> </div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FREEZE) {</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>    <span class="comment">// The default logic bothers to analyze impossible alternative mappings. We</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>    <span class="comment">// want the most straightforward mapping, so just directly handle this.</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>                                             *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>                                             *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> &amp;&amp; <span class="stringliteral">&quot;src bank should have been assigned already&quot;</span>);</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>)</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>;</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span> </div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>))</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span> </div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>);</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMappingSize</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy() ? 1 : 2;</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping *, 1&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMappingSize</a>);</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a>;</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FREEZE)</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a>;</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span> </div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>        <span class="comment">/*OperandsMapping*/</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMappingSize</a>);</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>  }</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span> </div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegSequence()) {</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>    <span class="comment">// If any input is a VGPR, the result must be a VGPR. The default handling</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>    <span class="comment">// assumes any copy between banks is legal.</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span> </div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>      <span class="comment">// It doesn&#39;t make sense to use vcc or scc banks here, so just ignore</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>      <span class="comment">// them.</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> != AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>      }</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>    }</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span> </div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>));</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>        <span class="comment">/*OperandsMapping*/</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a>}), 1);</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>  }</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>  <span class="comment">// The default handling is broken and doesn&#39;t handle illegal SGPR-&gt;VGPR copies</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>  <span class="comment">// properly.</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>  <span class="comment">// TODO: There are additional exec masking dependencies to analyze.</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span> </div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>    <span class="comment">// Sometimes the result may have already been assigned a bank.</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>))</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>-&gt;getID();</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span> </div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span> </div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>      <span class="comment">// FIXME: Assuming VGPR for any undetermined inputs.</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>-&gt;getID() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span>      }</div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span> </div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>      <span class="comment">// FIXME: Need to promote SGPR case to s32</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>-&gt;getID();</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a>);</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>    }</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span> </div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> != AMDGPU::InvalidRegBankID);</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span> </div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span> </div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a> =</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a>));</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>        <span class="comment">/*OperandsMapping*/</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMap</a>}), 1);</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>  }</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span> </div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>  <span class="keywordflow">if</span> (Mapping.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>    <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span> </div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span> </div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1) {</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>        = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span> </div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>) {</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>-&gt;getID();</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>        }</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span> </div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>        <span class="comment">// Both inputs should be true booleans to produce a boolean result.</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> == AMDGPU::VGPRRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> == AMDGPU::VCCRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a> == AMDGPU::SGPRRegBankID &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a> == AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a> = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>        }</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>      }</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetBankID</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankLHS</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankRHS</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>    }</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span> </div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) {</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span> </div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getValueMappingSGPR64Only</a>(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0];</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getValueMappingSGPR64Only</a>(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank1</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> <span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank1</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span> </div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank2</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> <span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank2</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>      }</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span> </div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>    }</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span> </div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>  }</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>  <span class="keywordflow">case</span> AMDGPU::G_PTR_ADD:</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>  <span class="keywordflow">case</span> AMDGPU::G_PTRMASK:</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="keywordflow">case</span> AMDGPU::G_SSUBE:</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>  <span class="keywordflow">case</span> AMDGPU::G_ABS:</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>  <span class="keywordflow">case</span> AMDGPU::G_SHUFFLE_VECTOR:</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>  <span class="keywordflow">case</span> AMDGPU::G_SBFX:</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>  <span class="keywordflow">case</span> AMDGPU::G_UBFX:</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span> </div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>  <span class="keywordflow">case</span> AMDGPU::G_SADDSAT: <span class="comment">// FIXME: Could lower sat ops for SALU</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>  <span class="keywordflow">case</span> AMDGPU::G_SSUBSAT:</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDSAT:</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBSAT:</div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>  <span class="keywordflow">case</span> AMDGPU::G_FADD:</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>  <span class="keywordflow">case</span> AMDGPU::G_FSUB:</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTOSI:</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTOUI:</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>  <span class="keywordflow">case</span> AMDGPU::G_FMUL:</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>  <span class="keywordflow">case</span> AMDGPU::G_FMA:</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>  <span class="keywordflow">case</span> AMDGPU::G_FMAD:</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>  <span class="keywordflow">case</span> AMDGPU::G_FSQRT:</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>  <span class="keywordflow">case</span> AMDGPU::G_FFLOOR:</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>  <span class="keywordflow">case</span> AMDGPU::G_FCEIL:</div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>  <span class="keywordflow">case</span> AMDGPU::G_FRINT:</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>  <span class="keywordflow">case</span> AMDGPU::G_SITOFP:</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>  <span class="keywordflow">case</span> AMDGPU::G_UITOFP:</div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC:</div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>  <span class="keywordflow">case</span> AMDGPU::G_FPEXT:</div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>  <span class="keywordflow">case</span> AMDGPU::G_FEXP2:</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span>  <span class="keywordflow">case</span> AMDGPU::G_FLOG2:</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM:</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM:</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM_IEEE:</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM_IEEE:</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>  <span class="keywordflow">case</span> AMDGPU::G_FCANONICALIZE:</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_TRUNC:</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>  <span class="keywordflow">case</span> AMDGPU::G_BSWAP: <span class="comment">// TODO: Somehow expand for scalar?</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>  <span class="keywordflow">case</span> AMDGPU::G_FSHR: <span class="comment">// TODO: Expand for scalar</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBH_U32:</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FMIN_LEGACY:</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FMAX_LEGACY:</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_RCP_IFLAG:</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE0:</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE1:</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE2:</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE3:</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_PK_I16_I32:</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_SMED3:</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>  <span class="keywordflow">case</span> AMDGPU::G_UMULH:</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  <span class="keywordflow">case</span> AMDGPU::G_SMULH: {</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">hasScalarMulHiInsts</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>  }</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>  <span class="keywordflow">case</span> AMDGPU::G_IMPLICIT_DEF: {</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>  }</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>  <span class="keywordflow">case</span> AMDGPU::G_FCONSTANT:</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>  <span class="keywordflow">case</span> AMDGPU::G_CONSTANT:</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>  <span class="keywordflow">case</span> AMDGPU::G_GLOBAL_VALUE:</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>  <span class="keywordflow">case</span> AMDGPU::G_BLOCK_ADDR:</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>  <span class="keywordflow">case</span> AMDGPU::G_READCYCLECOUNTER: {</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>  }</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>  <span class="keywordflow">case</span> AMDGPU::G_FRAME_INDEX: {</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>    <span class="comment">// TODO: This should be the same as other constants, but eliminateFrameIndex</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>    <span class="comment">// currently assumes VALU uses.</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>  }</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>  <span class="keywordflow">case</span> AMDGPU::G_DYN_STACKALLOC: {</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>    <span class="comment">// Result is always uniform, and a wave reduction is needed for the source.</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a>, 32);</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>  }</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  <span class="keywordflow">case</span> AMDGPU::G_INSERT: {</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>    <span class="keywordtype">unsigned</span> EltSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, EltSize);</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>  }</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT: {</div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>  }</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR_TRUNC: {</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16)) {</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBankID</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1BankID</a>);</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span> </div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1BankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>    }</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>  }</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>  <span class="keywordflow">case</span> AMDGPU::G_MERGE_VALUES:</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>  <span class="keywordflow">case</span> AMDGPU::G_CONCAT_VECTORS: {</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span> </div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 1, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>)</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>  }</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>  <span class="keywordflow">case</span> AMDGPU::G_BITREVERSE:</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  <span class="keywordflow">case</span> AMDGPU::G_BITCAST:</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>  <span class="keywordflow">case</span> AMDGPU::G_INTTOPTR:</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>  <span class="keywordflow">case</span> AMDGPU::G_PTRTOINT:</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>  <span class="keywordflow">case</span> AMDGPU::G_FABS:</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>  <span class="keywordflow">case</span> AMDGPU::G_FNEG: {</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>();</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>  }</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF:</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>  <span class="keywordflow">case</span> AMDGPU::G_CTPOP: {</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, 32);</div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span> </div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>    <span class="comment">// This should really be getValueMappingSGPR64Only, but allowing the generic</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>    <span class="comment">// code to handle the register split just makes using LegalizerHelper more</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>    <span class="comment">// difficult.</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BankID</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>  }</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>  <span class="keywordflow">case</span> AMDGPU::G_TRUNC: {</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>  }</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT:</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT_INREG: {</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span> </div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>;</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>);</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>-&gt;getID()) {</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>    }</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span> </div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>    <span class="comment">// Scalar extend can use 64-bit BFE, but VGPRs require extending to</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>    <span class="comment">// 32-bits, and then to 64.</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>-&gt;getID(),</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>                                                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>  }</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>  <span class="keywordflow">case</span> AMDGPU::G_FCMP: {</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>  }</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>  <span class="keywordflow">case</span> AMDGPU::G_STORE: {</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg());</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span> </div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>    <span class="comment">// FIXME: We need to specify a different reg bank once scalar stores are</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>    <span class="comment">// supported.</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a> =</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>        AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>;</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>  }</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span>  <span class="keywordflow">case</span> AMDGPU::G_ICMP: {</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getPredicate());</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>();</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span> </div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>    <span class="comment">// See if the result register has already been constrained to vcc, which may</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>    <span class="comment">// happen due to control flow intrinsic lowering.</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op3Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span> </div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanUseSCC</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a> == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op3Bank</a> == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>      (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 &amp;&amp;</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>                      (Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a> || Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>) &amp;&amp;</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>                      <a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>()));</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span> </div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanUseSCC</a> ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanUseSCC</a> ? AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span> </div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>    <span class="comment">// TODO: Use 32-bit for scalar output size.</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>    <span class="comment">// SCC results will need to be copied to a 32-bit SGPR virtual register.</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultSize</a> = 1;</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span> </div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultSize</a>);</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>  }</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>    <span class="comment">// VGPR index can be used for waterfall when indexing a SGPR vector.</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a>);</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span> </div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span> </div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a>);</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>  }</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span>  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ?</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span> </div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertEltBankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBankID</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span> </div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecSize</a>);</div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecSize</a>);</div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span> </div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>    <span class="comment">// This is a weird case, because we need to break down the mapping based on</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>    <span class="comment">// the register bank of a different operand.</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a> == 64 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutputBankID</a> == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMappingSplit64(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertEltBankID</a>,</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>                                                      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a>);</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a> == 32 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a> == 64);</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertEltBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertSize</a>);</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>    }</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span> </div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBankID</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a>);</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>  }</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>  <span class="keywordflow">case</span> AMDGPU::G_UNMERGE_VALUES: {</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span> </div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>    <span class="comment">// FIXME: Shouldn&#39;t this be the default? Why do we need to handle this?</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a> != e; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>) {</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">i</a>] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>    }</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>  }</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD:</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16:</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE:</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16: {</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span> </div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>    <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span> </div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>    <span class="comment">// vindex</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>    <span class="comment">// voffset</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span> </div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>    <span class="comment">// soffset</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span> </div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>    <span class="comment">// initialized.</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>  }</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC:</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>    <span class="comment">// vdata_out</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span> </div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>    <span class="comment">// vdata_in</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span> </div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>    <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span> </div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>    <span class="comment">// vindex</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span> </div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>    <span class="comment">// voffset</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span> </div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>    <span class="comment">// soffset</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span> </div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>    <span class="comment">// initialized.</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>  }</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>    <span class="comment">// vdata_out</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span> </div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>    <span class="comment">// vdata_in</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span> </div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>    <span class="comment">// cmp</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span> </div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>    <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span> </div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>    <span class="comment">// vindex</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span> </div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>    <span class="comment">// voffset</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span> </div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>    <span class="comment">// soffset</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[6] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(6).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span> </div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>    <span class="comment">// initialized.</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>  }</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_S_BUFFER_LOAD: {</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>    <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>    <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span> </div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span>    <span class="comment">// We need to convert this to a MUBUF if either the resource of offset is</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>    <span class="comment">// VGPR.</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1]-&gt;BreakDown[0].RegBank-&gt;getID();</div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2]-&gt;BreakDown[0].RegBank-&gt;getID();</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a> = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetBank</a>);</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span> </div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Size0</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResultBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Size0</a>);</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>  }</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fmas:</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fixup:</div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_trig_preop:</div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sin:</div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cos:</div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_log_clamp:</div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp:</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp_legacy:</div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sqrt:</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq:</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_legacy:</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_clamp:</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmul_legacy:</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fma_legacy:</div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ldexp:</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_mant:</div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_exp:</div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fract:</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16:</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmed3:</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubeid:</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubema:</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubesc:</div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubetc:</div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sffbh:</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmad_ftz:</div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_lo:</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_hi:</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_u24:</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_i24:</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_lerp:</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u8:</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_msad_u8:</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_hi_u8:</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u16:</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_qsad_pk_u16_u8:</div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_pk_u16_u8:</div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_u32_u8:</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u8_f32:</div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbit:</div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbyte:</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_perm:</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot2:</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot2:</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot4:</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot4:</div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot8:</div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot8:</div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_swizzle:</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_permute:</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_bpermute:</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_update_dpp:</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mov_dpp8:</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mov_dpp:</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wwm:</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wwm:</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wqm:</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm:</div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_softwqm:</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_set_inactive:</div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr:</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getpc:</div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize:</div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_reloc_constant:</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span>    <span class="keywordflow">case</span> Intrinsic::returnaddress: {</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>    }</div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_vote: {</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2]</div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span>        = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>    }</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ps_live: {</div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>    }</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale: {</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0Size</a>);</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Size</a>);</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span> </div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>    }</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_class: {</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>).getSizeInBits();</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>).getSizeInBits();</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Size</a>);</div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Size</a>);</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>    }</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp:</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fcmp: {</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>      <span class="comment">// This is not VCCRegBank because this is not used in boolean contexts.</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>);</div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>);</div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span>    }</div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>).getSizeInBits();</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a>);</div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>      <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>    }</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readfirstlane: {</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>    }</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg).getSizeInBits();</div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>).getSizeInBits();</div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span> </div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>      <span class="comment">// These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>      <span class="comment">// to legalize.</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxSize</a>);</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span>    }</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>    }</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlane16:</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlanex16: {</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span>    }</div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x1f32:</div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x4f16:</div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_4x4x4i8:</div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x2bf16:</div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x1f32:</div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f32:</div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f16:</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x16f16:</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x4i8:</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x16i8:</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x2bf16:</div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x8bf16:</div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x1f32:</div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2f32:</div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4f16:</div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x8f16:</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x4i8:</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x8i8:</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2bf16:</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4bf16:</div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4bf16_1k:</div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4bf16_1k:</div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x4bf16_1k:</div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x8bf16_1k:</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x16bf16_1k:</div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f64_16x16x4f64:</div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f64_4x4x4f64: {</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span>      <span class="comment">// Default for MAI intrinsics.</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>      <span class="comment">// srcC can also be an immediate which can be folded later.</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>      <span class="comment">// FIXME: Should we eventually add an alternative mapping with AGPR src</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>      <span class="comment">// for srcA/srcB?</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span>      <span class="comment">//</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span>      <span class="comment">// vdst, srcA, srcB, srcC</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>    }</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1:</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2:</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_mov:</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16:</div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2_f16: {</div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span>      <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Idx</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1;</div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Idx</a>).getReg();</div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Reg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Idx</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code hl_function" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a>(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span> </div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span>      <span class="comment">// Must be SGPR, but we must take whatever the original bank is and fix it</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>      <span class="comment">// later.</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Idx</a>] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Bank</a>, 32);</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>    }</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ballot: {</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>);</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>    }</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span>    }</div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span>  }</div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE: {</div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>    <span class="keyword">auto</span> IntrID = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">AMDGPU::lookupRsrcIntrinsic</a>(IntrID);</div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a> &amp;&amp; <span class="stringliteral">&quot;missing RsrcIntrinsic for image intrinsic&quot;</span>);</div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>    <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>    <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>    <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;IsImage);</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcIntrin</a>-&gt;RsrcArg);</div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>  }</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>    <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands() - 2;</div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 128);</div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>  }</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span>    <span class="keyword">auto</span> IntrID = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>    <span class="keywordflow">switch</span> (IntrID) {</div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getreg:</div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memtime:</div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memrealtime:</div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_get_waveid_in_workgroup: {</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>    }</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd:</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_csub:</div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fmin:</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fmax:</div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fadd:</div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fmin:</div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fmax:</div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Bank</a>, 32);</div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>    }</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume: {</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>    }</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr:</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp:</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>      <span class="comment">// FIXME: Could we support packed types here?</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, 32);</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>    }</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_setreg: {</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span>                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, 32);</div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>    }</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf: {</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>    }</div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_else: {</div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveSize</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveSize</a>);</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveSize</a>);</div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>    }</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_live_mask: {</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span>    }</div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_demote:</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_kill: {</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>    }</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load:</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_load: {</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>      <span class="comment">// FIXME: Should make intrinsic ID the last operand of the instruction,</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span>      <span class="comment">// then this would be the same as store</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span>    }</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_store: {</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>    }</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load:</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_load: {</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span>    }</div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store:</div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_store: {</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[4] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[5] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span>    }</div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_init_exec_from_input: {</div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>    }</div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span> </div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span>                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, 32);</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>    }</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span>                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, 32);</div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>    }</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>    }</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>  }</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span>                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op3Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span>                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRSrcs</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Bank</a> == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op3Bank</a> == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span> </div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBankDefault</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRSrcs</a> ?</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>      AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>                                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBankDefault</a>);</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRSrcs</a> ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span> </div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRSrcs</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == AMDGPU::SGPRRegBankID ?</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span> </div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == AMDGPU::VCCRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a> == AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span> </div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span>    <span class="comment">// TODO: Should report 32-bit for scalar condition type.</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) {</div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a>, 1);</div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMappingSGPR64Only(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondBank</a>, 1);</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>    }</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span> </div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>  }</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span> </div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD:</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span> </div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XCHG:</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_ADD:</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_SUB:</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_AND:</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_OR:</div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XOR:</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MAX:</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MIN:</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMAX:</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMIN:</div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_FADD:</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG:</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_INC:</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_DEC:</div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMIN:</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMAX: {</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>  }</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMIC_CMPXCHG: {</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[1] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[2] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[3] = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>  }</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span>  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() == 1);</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a> = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span> </div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>[0] = AMDGPU::getValueMapping(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Bank</a>, 1);</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>  }</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>  }</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<span class="comment">/*ID*/</span>1, <span class="comment">/*Cost*/</span>1,</div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span>                               <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>),</div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aAMDGPUGlobalISelUtils_8h_html"><div class="ttname"><a href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a0f1b1f36c5069336e43ad70639b7f176"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a></div><div class="ttdeci">static bool substituteSimpleCopyRegs(const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, unsigned OpIdx)</div><div class="ttdef"><b>Definition</b> <a href="#l01683">AMDGPURegisterBankInfo.cpp:1683</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a1130bcafa3946d26a8db4ed3e3ff454c"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a></div><div class="ttdeci">static unsigned regBankBoolUnion(unsigned RB0, unsigned RB1)</div><div class="ttdef"><b>Definition</b> <a href="#l03140">AMDGPURegisterBankInfo.cpp:3140</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a3da063bd59f11a86a7802ade7b552344"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a3da063bd59f11a86a7802ade7b552344">extractCPol</a></div><div class="ttdeci">static unsigned extractCPol(unsigned CachePolicy)</div><div class="ttdef"><b>Definition</b> <a href="#l01783">AMDGPURegisterBankInfo.cpp:1783</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a51e652265b0217f8fdba9f95129c0d47"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a51e652265b0217f8fdba9f95129c0d47">getBaseWithConstantOffset</a></div><div class="ttdeci">static std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdef"><b>Definition</b> <a href="#l01721">AMDGPURegisterBankInfo.cpp:1721</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a51f39da29f54df5f90a0752608d8f8c1"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a></div><div class="ttdeci">static Register constrainRegToBank(MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, Register &amp;Reg, const RegisterBank &amp;Bank)</div><div class="ttdef"><b>Definition</b> <a href="#l02033">AMDGPURegisterBankInfo.cpp:2033</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a5227e311d2ae980540efa4033943595e"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a></div><div class="ttdeci">static std::pair&lt; Register, Register &gt; unpackV2S16ToS32(MachineIRBuilder &amp;B, Register Src, unsigned ExtOpcode)</div><div class="ttdef"><b>Definition</b> <a href="#l01661">AMDGPURegisterBankInfo.cpp:1661</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a6448cfc677ca653b92b0c0bf5f3b29cd"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a></div><div class="ttdeci">static void extendLow32IntoHigh32(MachineIRBuilder &amp;B, Register Hi32Reg, Register Lo32Reg, unsigned ExtOpc, const RegisterBank &amp;RegBank, bool IsBooleanSrc=false)</div><div class="ttdoc">Implement extending a 32-bit value to a 64-bit value.</div><div class="ttdef"><b>Definition</b> <a href="#l01925">AMDGPURegisterBankInfo.cpp:1925</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a79ebc5d429e92dbe3e0c6009ec8e55b4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a></div><div class="ttdeci">static unsigned getExtendOp(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l01643">AMDGPURegisterBankInfo.cpp:1643</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a7a37b09f19b8de5fc10685e0c6e16796"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a></div><div class="ttdeci">static bool memOpHasNoClobbered(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition</b> <a href="#l00431">AMDGPURegisterBankInfo.cpp:431</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a8c6b6408d508158782ddfaf264a20641"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a></div><div class="ttdeci">static bool isVectorRegisterBank(const RegisterBank &amp;Bank)</div><div class="ttdef"><b>Definition</b> <a href="#l00214">AMDGPURegisterBankInfo.cpp:214</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a9cf2c2b46650c2af4ba811f1b08156e7"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a></div><div class="ttdeci">static unsigned regBankUnion(unsigned RB0, unsigned RB1)</div><div class="ttdef"><b>Definition</b> <a href="#l03125">AMDGPURegisterBankInfo.cpp:3125</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_ab15d07b5d3309a7ec1f40da8418be6c4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a></div><div class="ttdeci">static unsigned setBufferOffsets(MachineIRBuilder &amp;B, const AMDGPURegisterBankInfo &amp;RBI, Register CombinedOffset, Register &amp;VOffsetReg, Register &amp;SOffsetReg, int64_t &amp;InstOffsetVal, Align Alignment)</div><div class="ttdef"><b>Definition</b> <a href="#l01331">AMDGPURegisterBankInfo.cpp:1331</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_ab4c2bc39e4119d3c2098986cfd7be179"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#ab4c2bc39e4119d3c2098986cfd7be179">splitUnequalType</a></div><div class="ttdeci">static std::pair&lt; LLT, LLT &gt; splitUnequalType(LLT Ty, unsigned FirstSize)</div><div class="ttdoc">Split Ty into 2 pieces.</div><div class="ttdef"><b>Definition</b> <a href="#l01115">AMDGPURegisterBankInfo.cpp:1115</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_abb0fc37a646fdbbe1e832d3c7720e915"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a></div><div class="ttdeci">static bool isScalarLoadLegal(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l00438">AMDGPURegisterBankInfo.cpp:438</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_abd86d813757b6a6e4b94c03a856002a4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a></div><div class="ttdeci">static void setRegsToType(MachineRegisterInfo &amp;MRI, ArrayRef&lt; Register &gt; Regs, LLT NewTy)</div><div class="ttdoc">Replace the current type each register in Regs has with NewTy.</div><div class="ttdef"><b>Definition</b> <a href="#l00668">AMDGPURegisterBankInfo.cpp:668</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_acc44f43c2650a92df5d791270e54ea1f"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#acc44f43c2650a92df5d791270e54ea1f">extractSWZ</a></div><div class="ttdeci">static unsigned extractSWZ(unsigned CachePolicy)</div><div class="ttdef"><b>Definition</b> <a href="#l01787">AMDGPURegisterBankInfo.cpp:1787</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_aeae677889401c02a8def9a0508e858c7"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a></div><div class="ttdeci">static void reinsertVectorIndexAdd(MachineIRBuilder &amp;B, MachineInstr &amp;IdxUseInstr, unsigned OpIdx, unsigned ConstOffset)</div><div class="ttdoc">Utility function for pushing dynamic vector indexes with a constant offset into waterwall loops.</div><div class="ttdef"><b>Definition</b> <a href="#l01904">AMDGPURegisterBankInfo.cpp:1904</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_af1deb020986939504194841306a9da79"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a></div><div class="ttdeci">static LLT widen96To128(LLT Ty)</div><div class="ttdef"><b>Definition</b> <a href="#l01131">AMDGPURegisterBankInfo.cpp:1131</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_afa3232adbead0d5386a1e7636a9d772f"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a></div><div class="ttdeci">static LLT getHalfSizedType(LLT Ty)</div><div class="ttdef"><b>Definition</b> <a href="#l00676">AMDGPURegisterBankInfo.cpp:676</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCompiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements.</div><div class="ttdef"><b>Definition</b> <a href="Compiler_8h_source.html#l00281">Compiler.h:281</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00345">DeadArgumentElimination.cpp:345</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00083">ELFObjHandler.cpp:83</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div><div class="ttdoc">AMD GCN specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00129">HexagonCopyToCombine.cpp:129</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00102">IRTranslator.cpp:102</a></div></div>
<div class="ttc" id="aLegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="aLint_8cpp_html_a45005634b54e2126cb3e6ec0dbc9ade4"><div class="ttname"><a href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">isZero</a></div><div class="ttdeci">static bool isZero(Value *V, const DataLayout &amp;DL, DominatorTree *DT, AssumptionCache *AC)</div><div class="ttdef"><b>Definition</b> <a href="Lint_8cpp_source.html#l00519">Lint.cpp:519</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div><div class="ttdoc">Contains matchers for matching SSA Machine Instructions.</div></div>
<div class="ttc" id="aMIRNamerPass_8cpp_html_a05e4be4ec3e2c3587dda0e376bb6822c"><div class="ttname"><a href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a></div><div class="ttdeci">mir Rename Register Operands</div><div class="ttdef"><b>Definition</b> <a href="MIRNamerPass_8cpp_source.html#l00078">MIRNamerPass.cpp:78</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01567">MachineSink.cpp:1567</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01566">MachineSink.cpp:1566</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="aMipsInstPrinter_8cpp_html_a85e8dc708ae90b1129b892cb8ae1500f"><div class="ttname"><a href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a></div><div class="ttdeci">static bool isReg(const MCInst &amp;MI, unsigned OpNo)</div><div class="ttdef"><b>Definition</b> <a href="MipsInstPrinter_8cpp_source.html#l00031">MipsInstPrinter.cpp:31</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition</b> <a href="NVPTXISelLowering_8cpp_source.html#l04630">NVPTXISelLowering.cpp:4630</a></div></div>
<div class="ttc" id="aR600ClauseMergePass_8cpp_html_aba99928790de45fa7aa12b47fbd828ff"><div class="ttname"><a href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a></div><div class="ttdeci">R600 Clause Merge</div><div class="ttdef"><b>Definition</b> <a href="R600ClauseMergePass_8cpp_source.html#l00069">R600ClauseMergePass.cpp:69</a></div></div>
<div class="ttc" id="aRegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">llvm::AMDGPUGenRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00034">AMDGPURegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00031">AMDGPUInstrInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a06010b168d1560e305bedddb74ab5921"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">llvm::AMDGPURegisterBankInfo::applyMappingLoad</a></div><div class="ttdeci">bool applyMappingLoad(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l01140">AMDGPURegisterBankInfo.cpp:1140</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a08eccc4e20c9a72b79a429c6b3e23381"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">llvm::AMDGPURegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition</b> <a href="#l00219">AMDGPURegisterBankInfo.cpp:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a0924254734e306adcc8cdcd0e2a3544c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">llvm::AMDGPURegisterBankInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register Offset) const</div><div class="ttdef"><b>Definition</b> <a href="#l01735">AMDGPURegisterBankInfo.cpp:1735</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a1d33fd387b81b22c1074a78d30192fea"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands</a></div><div class="ttdeci">bool collectWaterfallOperands(SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</div><div class="ttdef"><b>Definition</b> <a href="#l01044">AMDGPURegisterBankInfo.cpp:1044</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a27d74d69cbd37e794e77ff37aa8d3401"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">llvm::AMDGPURegisterBankInfo::getImageMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getImageMapping(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI, int RsrcIdx) const</div><div class="ttdef"><b>Definition</b> <a href="#l03251">AMDGPURegisterBankInfo.cpp:3251</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a317794ba2e8cf8f07ca39ade5115d66a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a317794ba2e8cf8f07ca39ade5115d66a">llvm::AMDGPURegisterBankInfo::addMappingFromTable</a></div><div class="ttdeci">InstructionMappings addMappingFromTable(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt; &gt; Table) const</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a3d8badc0c5eeec688355e80d3f116ac3"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsicWSideEffects(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l00375">AMDGPURegisterBankInfo.cpp:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a4a2188152bd06bdcbbbc6e200395a6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">llvm::AMDGPURegisterBankInfo::buildVCopy</a></div><div class="ttdeci">bool buildVCopy(MachineIRBuilder &amp;B, Register DstReg, Register SrcReg) const</div><div class="ttdef"><b>Definition</b> <a href="#l01869">AMDGPURegisterBankInfo.cpp:1869</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a52a5e2013d4605db2e56f9e094b0f44b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">llvm::AMDGPURegisterBankInfo::applyMappingImage</a></div><div class="ttdeci">bool applyMappingImage(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI, int RSrcIdx) const</div><div class="ttdef"><b>Definition</b> <a href="#l01292">AMDGPURegisterBankInfo.cpp:1292</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition</b> <a href="#l00276">AMDGPURegisterBankInfo.cpp:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a542fc1282cd157921c7f0900b73c63dd"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a></div><div class="ttdeci">AMDGPURegisterBankInfo(const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="#l00195">AMDGPURegisterBankInfo.cpp:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a578172134538b718906c8255c4d0eb6a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop</a></div><div class="ttdeci">bool executeInWaterfallLoop(MachineIRBuilder &amp;B, iterator_range&lt; MachineBasicBlock::iterator &gt; Range, SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Legalize instruction MI where operands in OpIndices must be SGPRs.</div><div class="ttdef"><b>Definition</b> <a href="#l00705">AMDGPURegisterBankInfo.cpp:705</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5bc45f557d3d69066e2c03a39ca51793"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">llvm::AMDGPURegisterBankInfo::getRegBankID</a></div><div class="ttdeci">unsigned getRegBankID(Register Reg, const MachineRegisterInfo &amp;MRI, unsigned Default=AMDGPU::VGPRRegBankID) const</div><div class="ttdef"><b>Definition</b> <a href="#l03357">AMDGPURegisterBankInfo.cpp:3357</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">llvm::AMDGPURegisterBankInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets.</div><div class="ttdef"><b>Definition</b> <a href="#l01696">AMDGPURegisterBankInfo.cpp:1696</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a61f99fec329ba9cbb633996ee0452363"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad</a></div><div class="ttdeci">const RegisterBankInfo::InstructionMapping &amp; getInstrMappingForLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03310">AMDGPURegisterBankInfo.cpp:3310</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a6dca2bae7706ebd6d1d1681137040243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">llvm::AMDGPURegisterBankInfo::getVGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getVGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03376">AMDGPURegisterBankInfo.cpp:3376</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a774f70ec47e4b324901ebbb23573157d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">llvm::AMDGPURegisterBankInfo::TII</a></div><div class="ttdeci">const SIInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00046">AMDGPURegisterBankInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a8096db0f3faef0f2b85f2ed8c0975e2e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">llvm::AMDGPURegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">See RegisterBankInfo::applyMapping.</div><div class="ttdef"><b>Definition</b> <a href="#l02136">AMDGPURegisterBankInfo.cpp:2136</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a854d61301ea33c4f27021c50ae9e8bdf"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">llvm::AMDGPURegisterBankInfo::getSGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getSGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03365">AMDGPURegisterBankInfo.cpp:3365</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a909ca36ce602ebf9224694d163064009"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping</a></div><div class="ttdeci">void split64BitValueForMapping(MachineIRBuilder &amp;B, SmallVector&lt; Register, 2 &gt; &amp;Regs, LLT HalfTy, Register Reg) const</div><div class="ttdoc">Split 64-bit value Reg into two 32-bit halves and populate them into Regs.</div><div class="ttdef"><b>Definition</b> <a href="#l00645">AMDGPURegisterBankInfo.cpp:645</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a941f1e23c69340ff634ea8bbb015e6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr</a></div><div class="ttdeci">const ValueMapping * getValueMappingForPtr(const MachineRegisterInfo &amp;MRI, Register Ptr) const</div><div class="ttdoc">Return the mapping for a pointer arugment.</div><div class="ttdef"><b>Definition</b> <a href="#l03295">AMDGPURegisterBankInfo.cpp:3295</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9561c2ca7dd4fcd8cf869156fbc79d79"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">llvm::AMDGPURegisterBankInfo::getMappingType</a></div><div class="ttdeci">unsigned getMappingType(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03156">AMDGPURegisterBankInfo.cpp:3156</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9d554817cae8090009510677635a1c7b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsic(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l00335">AMDGPURegisterBankInfo.cpp:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aa5e1be86d4ab22aaccc61651b329dc69"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic</a></div><div class="ttdeci">MachineInstr * selectStoreIntrinsic(MachineIRBuilder &amp;B, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l01793">AMDGPURegisterBankInfo.cpp:1793</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ab65adad01ce4004d6fe95c5b740190ab"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition</b> <a href="#l00459">AMDGPURegisterBankInfo.cpp:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aba8269780a1b283db0509e18d3f99d92"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingSOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03190">AMDGPURegisterBankInfo.cpp:3190</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb1babbd49300ea60d3fe16eb5472749"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingAllVGPR(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03232">AMDGPURegisterBankInfo.cpp:3232</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb21f77ed3dc15eb330b93b3efaa94ba"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">llvm::AMDGPURegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">This function must return a legal mapping, because AMDGPURegisterBankInfo::getInstrAlternativeMapping...</div><div class="ttdef"><b>Definition</b> <a href="#l03401">AMDGPURegisterBankInfo.cpp:3401</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abed896b56b0c65ef8efa59f57678b23e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc</a></div><div class="ttdeci">bool applyMappingDynStackAlloc(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l01245">AMDGPURegisterBankInfo.cpp:1245</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abf49a8e95b46f26d4977f6fa5d56da26"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad</a></div><div class="ttdeci">bool applyMappingSBufferLoad(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdef"><b>Definition</b> <a href="#l01416">AMDGPURegisterBankInfo.cpp:1416</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac08f356ffc589b235ea7a767ed09331d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a></div><div class="ttdeci">void constrainOpWithReadfirstlane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, unsigned OpIdx) const</div><div class="ttdef"><b>Definition</b> <a href="#l01082">AMDGPURegisterBankInfo.cpp:1082</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac390939d904c03a62f806bac6ae2626c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo::getBreakDownCost</a></div><div class="ttdeci">unsigned getBreakDownCost(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</div><div class="ttdoc">Get the cost of using ValMapping to decompose a register.</div><div class="ttdef"><b>Definition</b> <a href="#l00250">AMDGPURegisterBankInfo.cpp:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_acefa289ec10ccb3fb0a928a8609b3724"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">llvm::AMDGPURegisterBankInfo::getAGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getAGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03384">AMDGPURegisterBankInfo.cpp:3384</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ada542413c7089fe35272a9ec47c19116"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">llvm::AMDGPURegisterBankInfo::Subtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00044">AMDGPURegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae6a779141ce10443d7b7d15b7ca76160"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingVOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03208">AMDGPURegisterBankInfo.cpp:3208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae970f1f2282bb17dad3a3050c6c41888"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">llvm::AMDGPURegisterBankInfo::applyMappingBFE</a></div><div class="ttdeci">bool applyMappingBFE(const OperandsMapper &amp;OpdMapper, bool Signed) const</div><div class="ttdef"><b>Definition</b> <a href="#l01535">AMDGPURegisterBankInfo.cpp:1535</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_af5a764fec0343cb91d369059651a11e4"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">llvm::AMDGPURegisterBankInfo::isSALUMapping</a></div><div class="ttdeci">bool isSALUMapping(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l03174">AMDGPURegisterBankInfo.cpp:3174</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_afef42b99585e128b23a4980bc0bc1824"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">llvm::AMDGPURegisterBankInfo::TRI</a></div><div class="ttdeci">const SIRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00045">AMDGPURegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00043">ArrayRef.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00720">InstrTypes.h:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00741">InstrTypes.h:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00742">InstrTypes.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00038">GCNSubtarget.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00809">GCNSubtarget.h:809</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01142">GCNSubtarget.h:1142</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ac4dd4cfc2dbcd57221490dfc8b265592"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">llvm::GCNSubtarget::hasScalarMulHiInsts</a></div><div class="ttdeci">bool hasScalarMulHiInsts() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00393">GCNSubtarget.h:393</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ac984e6be051494d2f59e7bbe563b84b9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">llvm::GCNSubtarget::useFlatForGlobal</a></div><div class="ttdeci">bool useFlatForGlobal() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00471">GCNSubtarget.h:471</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00642">GCNSubtarget.h:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition</b> <a href="GISelChangeObserver_8h_source.html#l00029">GISelChangeObserver.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event.</div><div class="ttdef"><b>Definition</b> <a href="GISelChangeObserver_8h_source.html#l00066">GISelChangeObserver.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition</b> <a href="IR_2Instruction_8h_source.html#l00045">Instruction.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00040">LowLevelTypeImpl.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00127">LowLevelTypeImpl.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00213">LowLevelTypeImpl.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a53b9e76bd709dd733a3b510685577a24"><div class="ttname"><a href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">llvm::LLT::getScalarType</a></div><div class="ttdeci">LLT getScalarType() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00168">LowLevelTypeImpl.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00043">LowLevelTypeImpl.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ac4919a3dad89846440a26f0643456f5c"><div class="ttname"><a href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">llvm::LLT::fixed_vector</a></div><div class="ttdeci">static LLT fixed_vector(unsigned NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level fixed-width vector of some number of elements and element width.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00075">LowLevelTypeImpl.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ace8cc56197be42426cacfc7de4ed853a"><div class="ttname"><a href="classllvm_1_1LLT.html#ace8cc56197be42426cacfc7de4ed853a">llvm::LLT::scalarOrVector</a></div><div class="ttdeci">static LLT scalarOrVector(ElementCount EC, LLT ScalarTy)</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00098">LowLevelTypeImpl.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ad668b2a49b861d40533e071c40a1a58d"><div class="ttname"><a href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00153">LowLevelTypeImpl.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector's element type. Only valid for vector types.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00237">LowLevelTypeImpl.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00227">LowLevelTypeImpl.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8h_source.html#l00039">LegalizerHelper.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a34f7e7a55fa5743fadeef838b7c9ece9"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a34f7e7a55fa5743fadeef838b7c9ece9">llvm::LegalizerHelper::lowerAbsToMaxNeg</a></div><div class="ttdeci">LegalizeResult lowerAbsToMaxNeg(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8cpp_source.html#l07283">LegalizerHelper.cpp:7283</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a6701d040466d73f3dc51481d3186c294"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">llvm::LegalizerHelper::narrowScalar</a></div><div class="ttdeci">LegalizeResult narrowScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdoc">Legalize an instruction by reducing the width of the underlying scalar type.</div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8cpp_source.html#l00822">LegalizerHelper.cpp:822</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">llvm::LegalizerHelper::Legalized</a></div><div class="ttdeci">@ Legalized</div><div class="ttdoc">Instruction has been legalized and the MachineFunction changed.</div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8h_source.html#l00060">LegalizerHelper.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_aa8fe481cda91a90b364e410009785003"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aa8fe481cda91a90b364e410009785003">llvm::LegalizerHelper::fewerElementsVector</a></div><div class="ttdeci">LegalizeResult fewerElementsVector(MachineInstr &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdoc">Legalize a vector instruction by splitting into multiple components, each acting on the same scalar t...</div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8cpp_source.html#l04302">LegalizerHelper.cpp:4302</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_aacc36b9bbb74a3cdb987aa8f28b269e3"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">llvm::LegalizerHelper::widenScalar</a></div><div class="ttdeci">LegalizeResult widenScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT WideTy)</div><div class="ttdoc">Legalize an instruction by performing the operation on a wider scalar type (for example a 16-bit addi...</div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8cpp_source.html#l01970">LegalizerHelper.cpp:1970</a></div></div>
<div class="ttc" id="aclassllvm_1_1LinearPolySize_html_afaf8f62538ab335bb4e3e08a1a57e27f"><div class="ttname"><a href="classllvm_1_1LinearPolySize.html#afaf8f62538ab335bb4e3e08a1a57e27f">llvm::LinearPolySize&lt; ElementCount &gt;::getFixed</a></div><div class="ttdeci">static ElementCount getFixed(ScalarTy MinVal)</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00284">TypeSize.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8cpp_source.html#l00746">MachineBasicBlock.cpp:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00270">MachineBasicBlock.h:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00225">MachineBasicBlock.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00230">MachineFunction.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l00430">MachineFunction.cpp:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l00414">MachineFunction.cpp:414</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00622">MachineFunction.h:622</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00632">MachineFunction.h:632</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00786">MachineFunction.h:786</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00720">MachineFunction.h:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00823">MachineFunction.h:823</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00212">MachineIRBuilder.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00213">MachineInstrBuilder.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad88e27102395957e457fed8e73a085cf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00123">MachineInstrBuilder.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrSpan_html"><div class="ttname"><a href="classllvm_1_1MachineInstrSpan.html">llvm::MachineInstrSpan</a></div><div class="ttdoc">MachineInstrSpan provides an interface to get an iteration range containing the instruction it was in...</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l01181">MachineBasicBlock.h:1181</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a1d07cda64e7150bb7f330057c41a2965"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">llvm::MachineMemOperand::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00300">MachineMemOperand.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00229">MachineMemOperand.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a6829ff090c767b553f2390e0785adf4a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">llvm::MachineMemOperand::isAtomic</a></div><div class="ttdeci">bool isAtomic() const</div><div class="ttdoc">Returns true if this operation has an atomic ordering requirement of unordered or higher,...</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00307">MachineMemOperand.h:307</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00236">MachineMemOperand.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a88b252120eea5192e81cf30e81eccbe9"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">llvm::MachineMemOperand::isInvariant</a></div><div class="ttdeci">bool isInvariant() const</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00303">MachineMemOperand.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00145">MachineMemOperand.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_abc15369ab4cc583332950b913e2ef1dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">llvm::MachineMemOperand::getAlign</a></div><div class="ttdeci">Align getAlign() const</div><div class="ttdoc">Return the minimum known alignment in bytes of the actual memory reference.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l01082">MachineOperand.cpp:1082</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_add9e6ff8fe1923cb64757a6dbcd61676"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00211">MachineMemOperand.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00360">MachineOperand.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00189">RegisterBankInfo.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00254">RegisterBankInfo.h:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00280">RegisterBankInfo.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00493">RegisterBankInfo.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00433">RegisterBankInfo.cpp:433</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5b7e84a2ea3cdb118f44543cdb33f670"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00526">RegisterBankInfo.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00438">RegisterBankInfo.cpp:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5f683dcd4b6530d6f1b29d50b92e2907"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a></div><div class="ttdeci">const ValueMapping &amp; getValueMapping(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</div><div class="ttdoc">The most common ValueMapping consists of a single PartialMapping.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00297">RegisterBankInfo.cpp:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a640c554d91abd68270b79cdef71b99a2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00534">RegisterBankInfo.h:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00614">RegisterBankInfo.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00432">RegisterBankInfo.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_abe3557a319298bbcb38531c7c3785898"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">llvm::RegisterBankInfo::cannotCopy</a></div><div class="ttdeci">bool cannotCopy(const RegisterBank &amp;Dst, const RegisterBank &amp;Src, unsigned Size) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00624">RegisterBankInfo.h:624</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00335">SIMachineFunctionInfo.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00154">SIRegisterInfo.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00283">SIRegisterInfo.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af33c851383c73dc2913f1461d5e42068"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af33c851383c73dc2913f1461d5e42068">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">bool isAGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00166">SIRegisterInfo.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a16e6cae6b6fd00971170320c73662c00"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a16e6cae6b6fd00971170320c73662c00">llvm::SITargetLowering::shouldExpandVectorDynExt</a></div><div class="ttdeci">static bool shouldExpandVectorDynExt(unsigned EltSize, unsigned NumElem, bool IsDivergentIdx)</div><div class="ttdoc">Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be expanded into a set of cmp...</div><div class="ttdef"><b>Definition</b> <a href="SIISelLowering_8cpp_source.html#l10064">SIISelLowering.cpp:10064</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l01168">SmallVector.h:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00119">MachineIRBuilder.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00171">MachineIRBuilder.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">llvm::TargetFrameLowering::StackGrowsDown</a></div><div class="ttdeci">@ StackGrowsDown</div><div class="ttdef"><b>Definition</b> <a href="TargetFrameLowering_8h_source.html#l00048">TargetFrameLowering.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00231">TargetRegisterInfo.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassvoid_html"><div class="ttname"><a href="classvoid.html">void</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">ErrorHandling.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_acb2975f0fcb23502c28b8bd92809e1c6a1caf1e287a5fe7250388d66ed72aa0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a1caf1e287a5fe7250388d66ed72aa0c1">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdeci">@ CONSTANT_ADDRESS_32BIT</div><div class="ttdoc">Address space for 32-bit constant memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00389">AMDGPU.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_acb2975f0fcb23502c28b8bd92809e1c6a5b71ba6fa435ec288aba849e113721a7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a5b71ba6fa435ec288aba849e113721a7">llvm::AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdeci">@ REGION_ADDRESS</div><div class="ttdoc">Address space for region memory. (GDS)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00383">AMDGPU.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_acb2975f0fcb23502c28b8bd92809e1c6a77b1c964e2ff99057bf5e75140457abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6a77b1c964e2ff99057bf5e75140457abe">llvm::AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdeci">@ LOCAL_ADDRESS</div><div class="ttdoc">Address space for local memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00386">AMDGPU.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_acb2975f0fcb23502c28b8bd92809e1c6aa6d3112da64eecbdbb50aacb5f8251e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6aa6d3112da64eecbdbb50aacb5f8251e8">llvm::AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdeci">@ CONSTANT_ADDRESS</div><div class="ttdoc">Address space for constant memory (VTX2).</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00385">AMDGPU.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_acb2975f0fcb23502c28b8bd92809e1c6aec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#acb2975f0fcb23502c28b8bd92809e1c6aec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00387">AMDGPU.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">llvm::AMDGPU::CPol::ALL</a></div><div class="ttdeci">@ ALL</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00287">SIDefines.h:286</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a18181fdfe7f00ce255e61dda5d4dd0af"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">llvm::AMDGPU::getBaseWithConstantOffset</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdoc">Returns base register and constant offset.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">AMDGPUGlobalISelUtils.cpp:17</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f966c32e03bc8e84e63d3a6ea140e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, Align Alignment)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01912">AMDGPUBaseInfo.cpp:1912</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a22dc5c679c09756d04fe07f9e22baf84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">llvm::AMDGPU::isFlatGlobalAddrSpace</a></div><div class="ttdeci">bool isFlatGlobalAddrSpace(unsigned AS)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00429">AMDGPU.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00264">AMDGPUBaseInfo.cpp:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af678c3209f593c182c0043fd0fce81fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic</a></div><div class="ttdeci">const RsrcIntrinsic * lookupRsrcIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdeci">@ Select</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00162">MCInstrDesc.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00127">MIPatternMatch.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a04d383e8f4a37abbd0f5e1b2870e1da3"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch m_ICst(int64_t &amp;Cst)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00074">MIPatternMatch.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a5a165ce6b90fa37c5cec47d02e329748"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">llvm::MIPatternMatch::m_GAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_ADD, true &gt; m_GAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00297">MIPatternMatch.h:297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00024">MIPatternMatch.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a0b193efca077eca9222719ac1afa165fa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a0b193efca077eca9222719ac1afa165fa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">llvm::X86::FirstMacroFusionInstKind::Cmp</a></div><div class="ttdeci">@ Cmp</div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">--------------------- PointerInfo ------------------------------------</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00418">Utils.cpp:418</a></div></div>
<div class="ttc" id="anamespacellvm_html_a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::InliningAdvisorMode::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00134">Utils.cpp:134</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00404">Utils.cpp:404</a></div></div>
<div class="ttc" id="anamespacellvm_html_a521f17cafa0dccf245a7a9d95eb28834"><div class="ttname"><a href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">llvm::getConstantVRegSExtVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00281">Utils.cpp:281</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00476">ArrayRef.h:476</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="anamespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l00254">STLExtras.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa34f572d891c9b45fbe921e5782c5e30"><div class="ttname"><a href="namespacellvm.html#aa34f572d891c9b45fbe921e5782c5e30">llvm::zip</a></div><div class="ttdeci">detail::zippy&lt; detail::zip_shortest, T, U, Args... &gt; zip(T &amp;&amp;t, U &amp;&amp;u, Args &amp;&amp;... args)</div><div class="ttdoc">zip iterator for two or more iteratable types.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l00719">STLExtras.h:719</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::RecurKind::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdoc">Sum of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_abc08edd3ca31ae54f1a794719c4c153c"><div class="ttname"><a href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a></div><div class="ttdeci">void call_once(once_flag &amp;flag, Function &amp;&amp;F, Args &amp;&amp;... ArgList)</div><div class="ttdoc">Execute the function specified as a parameter once.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00090">Threading.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00328">MachineInstrBuilder.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad3683d21f4f67e5b72dedb82e8216406"><div class="ttname"><a href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true, bool LookThroughAnyExt=false)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00289">Utils.cpp:289</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad4b2e7a84faf3d7b6ffb84b541358e00"><div class="ttname"><a href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">llvm::assumeAligned</a></div><div class="ttdeci">Align assumeAligned(uint64_t Value)</div><div class="ttdoc">Treats the value 0 as a 1, so Align is always at least 1.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00103">Alignment.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad82de9da62635df78a534de0f16c1129"><div class="ttname"><a href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">llvm::Log2</a></div><div class="ttdeci">unsigned Log2(Align A)</div><div class="ttdoc">Returns the log2 of the alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00207">Alignment.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00411">Utils.cpp:411</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">llvm::AMDGPU::RsrcIntrinsic</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUInstrInfo_8h_source.html#l00037">AMDGPUInstrInfo.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MIPatternMatch_1_1Or_html"><div class="ttname"><a href="structllvm_1_1MIPatternMatch_1_1Or.html">llvm::MIPatternMatch::Or</a></div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00149">MIPatternMatch.h:149</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00038">MachineMemOperand.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00145">RegisterBankInfo.h:145</a></div></div>
<div class="ttc" id="astructllvm_1_1once__flag_html"><div class="ttname"><a href="structllvm_1_1once__flag.html">llvm::once_flag</a></div><div class="ttdoc">The llvm::once_flag structure.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00071">Threading.h:71</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 17:54:11 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
