#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 18:01:31 2020
# Process ID: 5484
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272
# Command line: vivado.exe -log fir8_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test.vdi
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 565.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 687.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 687.406 ; gain = 385.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 708.922 ; gain = 21.516

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f03e6b47

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1230.715 ; gain = 521.793

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f03e6b47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f03e6b47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11fd70f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11fd70f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11fd70f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11fd70f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1420.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bd676863

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1420.691 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.174 | TNS=-47.595 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1566.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: bd676863

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.055 ; gain = 145.363

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1566.055 ; gain = 878.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 811c431b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1566.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a673a99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 913385be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              1  |                     2  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12e79dba6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 14cb6273d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14cb6273d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a74f0dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca0ef0a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1074c8929

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18436d340

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1521ca54c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16570a93a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16570a93a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 191f51fe3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22ab206c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22ab206c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cb5a5c7b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb5a5c7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.674. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16793f094

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16793f094

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16793f094

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16793f094

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1537bebb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1537bebb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000
Ending Placer Task | Checksum: 11f53293f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1566.055 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.674 | TNS=-55.521 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a30ae5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1a30ae5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.674 | TNS=-55.521 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 1a30ae5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg_n_0_[2][13].  Re-placed instance fir_filter_i4/p_data_reg[2][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg_n_0_[2][7].  Re-placed instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg_n_0_[2][8].  Re-placed instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][0].  Did not re-place instance fir_filter_i4/p_data_reg[2][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][6].  Did not re-place instance fir_filter_i4/p_data_reg[2][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][11].  Did not re-place instance fir_filter_i4/p_data_reg[2][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][9].  Did not re-place instance fir_filter_i4/p_data_reg[2][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][10].  Did not re-place instance fir_filter_i4/p_data_reg[2][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][12].  Did not re-place instance fir_filter_i4/p_data_reg[2][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][5].  Did not re-place instance fir_filter_i4/p_data_reg[6][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][12].  Did not re-place instance fir_filter_i4/p_data_reg[6][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][9].  Did not re-place instance fir_filter_i4/p_data_reg[6][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][10].  Did not re-place instance fir_filter_i4/p_data_reg[6][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][11].  Did not re-place instance fir_filter_i4/p_data_reg[6][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][0].  Did not re-place instance fir_filter_i4/p_data_reg[6][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][8].  Did not re-place instance fir_filter_i4/p_data_reg[6][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][1].  Did not re-place instance fir_filter_i4/p_data_reg[6][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][3].  Did not re-place instance fir_filter_i4/p_data_reg[6][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][4].  Did not re-place instance fir_filter_i4/p_data_reg[6][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][6].  Did not re-place instance fir_filter_i4/p_data_reg[6][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][7].  Did not re-place instance fir_filter_i4/p_data_reg[6][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][2].  Did not re-place instance fir_filter_i4/p_data_reg[6][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.598 | TNS=-54.305 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1a6bd09ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 1a6bd09ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 6 Rewire | Checksum: 1a6bd09ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 29 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[2][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[6][5]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[6][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[6][8]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.598 | TNS=-54.305 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 1f60cadad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 1f60cadad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][13].  Did not re-place instance fir_filter_i4/p_data_reg[2][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][0].  Did not re-place instance fir_filter_i4/p_data_reg[2][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][6].  Did not re-place instance fir_filter_i4/p_data_reg[2][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][11].  Did not re-place instance fir_filter_i4/p_data_reg[2][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][9].  Did not re-place instance fir_filter_i4/p_data_reg[2][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][10].  Did not re-place instance fir_filter_i4/p_data_reg[2][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][8].  Did not re-place instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[2][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][12].  Did not re-place instance fir_filter_i4/p_data_reg[6][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][9].  Did not re-place instance fir_filter_i4/p_data_reg[6][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][10].  Did not re-place instance fir_filter_i4/p_data_reg[6][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][11].  Did not re-place instance fir_filter_i4/p_data_reg[6][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][1].  Did not re-place instance fir_filter_i4/p_data_reg[6][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][3].  Did not re-place instance fir_filter_i4/p_data_reg[6][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][4].  Did not re-place instance fir_filter_i4/p_data_reg[6][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][6].  Did not re-place instance fir_filter_i4/p_data_reg[6][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][7].  Did not re-place instance fir_filter_i4/p_data_reg[6][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][0]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][0]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][2].  Did not re-place instance fir_filter_i4/p_data_reg[6][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 2d39accf8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 2d39accf8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 11 Rewire | Checksum: 2d39accf8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 2453f3aa3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 2453f3aa3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 2453f3aa3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][13].  Did not re-place instance fir_filter_i4/p_data_reg[2][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][0].  Did not re-place instance fir_filter_i4/p_data_reg[2][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][6].  Did not re-place instance fir_filter_i4/p_data_reg[2][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][11].  Did not re-place instance fir_filter_i4/p_data_reg[2][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][9].  Did not re-place instance fir_filter_i4/p_data_reg[2][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][10].  Did not re-place instance fir_filter_i4/p_data_reg[2][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][8].  Did not re-place instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[2][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][12].  Did not re-place instance fir_filter_i4/p_data_reg[6][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][9].  Did not re-place instance fir_filter_i4/p_data_reg[6][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][10].  Did not re-place instance fir_filter_i4/p_data_reg[6][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][11].  Did not re-place instance fir_filter_i4/p_data_reg[6][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][1].  Did not re-place instance fir_filter_i4/p_data_reg[6][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][3].  Did not re-place instance fir_filter_i4/p_data_reg[6][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][4].  Did not re-place instance fir_filter_i4/p_data_reg[6][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][6].  Did not re-place instance fir_filter_i4/p_data_reg[6][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][7].  Did not re-place instance fir_filter_i4/p_data_reg[6][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][0]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][0]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][2].  Did not re-place instance fir_filter_i4/p_data_reg[6][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 17 Rewire | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 4 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 33 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-53.089 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 20b4a05e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][12].  Did not re-place instance fir_filter_i4/p_data_reg[6][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][9].  Did not re-place instance fir_filter_i4/p_data_reg[6][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][10].  Did not re-place instance fir_filter_i4/p_data_reg[6][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][11].  Did not re-place instance fir_filter_i4/p_data_reg[6][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][1].  Did not re-place instance fir_filter_i4/p_data_reg[6][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][3].  Did not re-place instance fir_filter_i4/p_data_reg[6][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][4].  Did not re-place instance fir_filter_i4/p_data_reg[6][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][6].  Did not re-place instance fir_filter_i4/p_data_reg[6][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][7].  Did not re-place instance fir_filter_i4/p_data_reg[6][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][0]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][0]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][2].  Did not re-place instance fir_filter_i4/p_data_reg[6][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][13].  Did not re-place instance fir_filter_i4/p_data_reg[2][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][0].  Did not re-place instance fir_filter_i4/p_data_reg[2][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][6].  Did not re-place instance fir_filter_i4/p_data_reg[2][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][11].  Did not re-place instance fir_filter_i4/p_data_reg[2][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][9].  Did not re-place instance fir_filter_i4/p_data_reg[2][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][10].  Did not re-place instance fir_filter_i4/p_data_reg[2][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][8].  Did not re-place instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[2][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[7][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 290b99711

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 290b99711

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 290b99711

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-53.089 |
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13].  Did not re-place instance fir_filter_i4/p_data_reg[6][13]
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-53.089 |
Phase 32 Critical Path Optimization | Checksum: 1f558a8f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1f558a8f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.522 | TNS=-53.089 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.076  |          1.216  |            0  |              0  |                     3  |           0  |           4  |  00:00:14  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            5  |              0  |                     5  |           0  |           3  |  00:00:06  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.076  |          1.216  |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total                   |          0.152  |          2.432  |            5  |              0  |                    11  |           0  |          32  |  00:00:23  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.055 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f60ebee5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
529 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1566.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_physopt.dcp' has been generated.
Command: route_design -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1c5c8434 ConstDB: 0 ShapeSum: e56a68b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16c18003

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.055 ; gain = 0.000
Post Restoration Checksum: NetGraph: b4f17f5 NumContArr: b72680e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16c18003

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.055 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16c18003

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1569.563 ; gain = 3.508

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16c18003

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1569.563 ; gain = 3.508
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e697f248

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1574.117 ; gain = 8.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.441 | TNS=-51.793| WHS=-1.489 | THS=-150.583|

Phase 2 Router Initialization | Checksum: 12d0638ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1574.375 ; gain = 8.320

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 475
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 475
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f78f7414

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.969 ; gain = 9.914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.792 | TNS=-57.409| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a012efce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.969 ; gain = 9.914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.796 | TNS=-57.473| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e213f34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.969 ; gain = 9.914
Phase 4 Rip-up And Reroute | Checksum: 18e213f34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.969 ; gain = 9.914

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: ff4eaada

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.713 | TNS=-56.145| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: efc889e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.670 | TNS=-55.457| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 13f1ef7bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.670 | TNS=-55.457| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: e6904d2a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922
Phase 5.1 TNS Cleanup | Checksum: e6904d2a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e6904d2a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922
Phase 5 Delay and Skew Optimization | Checksum: e6904d2a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.977 ; gain = 9.922

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d5e83cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1575.977 ; gain = 9.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.670 | TNS=-55.457| WHS=-0.133 | THS=-0.133 |

Phase 6.1 Hold Fix Iter | Checksum: 1268b3d09

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1575.977 ; gain = 9.922
Phase 6 Post Hold Fix | Checksum: 126e15934

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1575.977 ; gain = 9.922

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.25568 %
  Global Horizontal Routing Utilization  = 0.17608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10830633b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1575.977 ; gain = 9.922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10830633b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.988 ; gain = 11.934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1310ba3c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.988 ; gain = 11.934

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1422927be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.988 ; gain = 11.934
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.670 | TNS=-55.457| WHS=0.161  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1422927be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.988 ; gain = 11.934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.988 ; gain = 11.934

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
549 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1577.988 ; gain = 11.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.988 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1587.871 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
563 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.777 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.669 | TNS=-55.439 | WHS=0.161 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 3047c4992

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1614.777 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.669 | TNS=-55.439 | WHS=0.161 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/o_data[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/p_data_reg_n_0_[6][13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/o_data[2]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/r_add_st2[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__3_n_105.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__2_n_85.
INFO: [Physopt 32-952] Improved path group WNS = -3.639. Path group: clk. Processed net: fir_filter_i4/RESIZE0__1_n_84.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__1_n_84.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/o_data[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/p_data_reg_n_0_[6][13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/o_data[2]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/r_add_st2[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__3_n_105.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__2_n_85.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fir_filter_i4/RESIZE0__1_n_84.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.639 | TNS=-54.958 | WHS=0.161 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 3047c4992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1614.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.777 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.639 | TNS=-54.958 | WHS=0.161 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.030  |          0.482  |            0  |              0  |                     1  |           0  |           1  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.777 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 3047c4992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1614.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
603 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1614.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_272/fir8_test_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file fir8_test_timing_summary_postroute_physopted.rpt -pb fir8_test_timing_summary_postroute_physopted.pb -rpx fir8_test_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_postroute_physopted.rpt -pb fir8_test_bus_skew_postroute_physopted.pb -rpx fir8_test_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 18:03:09 2020...
