
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008519                       # Number of seconds simulated
sim_ticks                                  8519103000                       # Number of ticks simulated
final_tick                                 8519103000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192837                       # Simulator instruction rate (inst/s)
host_op_rate                                   192957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51336529                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652836                       # Number of bytes of host memory used
host_seconds                                   165.95                       # Real time elapsed on the host
sim_insts                                    32000522                       # Number of instructions simulated
sim_ops                                      32020559                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          409408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             442752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6918                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3914027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           48057642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51971669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3914027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3914027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3914027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          48057642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51971669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 442752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  442752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8519061500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.445972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.208012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.958612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          164     10.74%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1023     66.99%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      2.29%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      1.05%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      0.59%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.85%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.52%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.72%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248     16.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1527                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     47148000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               176860500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6815.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25565.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        51.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1231434.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6206760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3386625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28704000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            556364640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2375605530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3027186000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             5997453555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.057245                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5021618250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     284440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3212373000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5337360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2912250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25162800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            556364640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2369634210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3032427750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             5991839010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.397622                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5030327000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     284440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3203670250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2231230                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2228992                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17675                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2229161                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2225618                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.841061                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     763                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   18                       # Number of system calls
system.cpu.numCycles                         17038207                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4438008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       33254060                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2231230                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2226381                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12540401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35439                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                   4421812                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  9208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           16996128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.957932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.890204                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10548121     62.06%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   607811      3.58%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   654380      3.85%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   578970      3.41%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   597537      3.52%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   643025      3.78%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   645042      3.80%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1621684      9.54%     93.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1099558      6.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16996128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.130955                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.951735                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1480096                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11373982                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    248160                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3876461                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17429                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1037                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   301                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               32739110                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1090                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  17429                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2737663                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  864084                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8121                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2855150                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10513681                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32640176                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                9853000                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 257527                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            43232974                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             160980098                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54286358                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              42441959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   791015                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                128                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            129                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19295823                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8612848                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120497                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33651                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              414                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32560850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  33359758                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             66130                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          540559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2541128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      16996128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.962786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.257525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              259105      1.52%      1.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              114288      0.67%      2.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16622735     97.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16996128                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17144555     51.39%     51.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6324510     18.96%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9771615     29.29%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              119075      0.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33359758                       # Type of FU issued
system.cpu.iq.rate                           1.957938                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           83781718                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          33101683                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32046381                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               33359730                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       155175                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1756                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1298047                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17429                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   68477                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1141                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32561125                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1130                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8612848                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               120497                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                120                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    86                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16886                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          532                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17418                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              33347134                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9759652                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12624                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                      9878620                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2150482                       # Number of branches executed
system.cpu.iew.exec_stores                     118968                       # Number of stores executed
system.cpu.iew.exec_rate                     1.957197                       # Inst execution rate
system.cpu.iew.wb_sent                       32047841                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32046409                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  29743024                       # num instructions producing a value
system.cpu.iew.wb_consumers                  49107589                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.880856                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605671                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          540570                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17385                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     16922664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.892170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.483254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6137115     36.27%     36.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4555942     26.92%     63.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1984350     11.73%     74.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1758538     10.39%     85.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5363      0.03%     85.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       401426      2.37%     87.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50716      0.30%     88.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       346287      2.05%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1682927      9.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16922664                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             32000522                       # Number of instructions committed
system.cpu.commit.committedOps               32020559                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8576414                       # Number of memory references committed
system.cpu.commit.loads                       8457673                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                    2149860                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  29871177                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17119895     53.47%     53.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         6324247     19.75%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8457673     26.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         118741      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32020559                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1682927                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     47800644                       # The number of ROB reads
system.cpu.rob.rob_writes                    65195731                       # The number of ROB writes
system.cpu.timesIdled                             414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    32000522                       # Number of Instructions Simulated
system.cpu.committedOps                      32020559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.532435                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.532435                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.878163                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.878163                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 54750732                       # number of integer regfile reads
system.cpu.int_regfile_writes                29726699                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 125422376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12742669                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8580819                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2142009                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.021108                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4231082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2143033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.974343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          72457250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.021108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19331739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19331739                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4212127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4212127                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        18852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18852                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4230979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4230979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4230982                       # number of overall hits
system.cpu.dcache.overall_hits::total         4230982                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4263491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4263491                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        99776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        99776                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4363267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4363267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4363267                       # number of overall misses
system.cpu.dcache.overall_misses::total       4363267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  55458856970                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55458856970                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5121057967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5121057967                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  60579914937                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60579914937                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  60579914937                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60579914937                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      8475618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8475618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      8594246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8594246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      8594249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8594249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.503030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.503030                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.841083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.841083                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.507696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.507696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.507696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.507696                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13007.851305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13007.851305                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51325.548900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51325.548900                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13884.072402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13884.072402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13884.072402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13884.072402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2214650                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            995273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.225168                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2138626                       # number of writebacks
system.cpu.dcache.writebacks::total           2138626                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2141090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2141090                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        79148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        79148                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2220238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2220238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2220238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2220238                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2122401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2122401                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20628                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2143029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2143029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2143029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2143029                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24829194516                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24829194516                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    650815245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    650815245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  25480009761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25480009761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  25480009761                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25480009761                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.250413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.250413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.173888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.173888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.249356                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249356                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.249356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249356                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11698.634950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11698.634950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31550.089442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31550.089442                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11889.717666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11889.717666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11889.717666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11889.717666                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               232                       # number of replacements
system.cpu.icache.tags.tagsinuse           333.057926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4421031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7235.729951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   333.057926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.650504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.650504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8844235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8844235                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      4421031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4421031                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4421031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4421031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4421031                       # number of overall hits
system.cpu.icache.overall_hits::total         4421031                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           781                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          781                       # number of overall misses
system.cpu.icache.overall_misses::total           781                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52163249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52163249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52163249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52163249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52163249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52163249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4421812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4421812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4421812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4421812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4421812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4421812                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66790.331626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66790.331626                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66790.331626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66790.331626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66790.331626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66790.331626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41812751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41812751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41812751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41812751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41812751                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41812751                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68210.034258                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68210.034258                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68210.034258                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68210.034258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68210.034258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68210.034258                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5690.997148                       # Cycle average of tags in use
system.l2.tags.total_refs                     4254622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    616.880093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5133.972288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        448.578483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        108.446378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210480                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34285701                       # Number of tag accesses
system.l2.tags.data_accesses                 34285701                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2122264                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2122356                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2138626                       # number of Writeback hits
system.l2.Writeback_hits::total               2138626                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              14356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14356                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2136620                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2136712                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   92                       # number of overall hits
system.l2.overall_hits::cpu.data              2136620                       # number of overall hits
system.l2.overall_hits::total                 2136712                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                521                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                141                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   662                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             6272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6272                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 521                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6413                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6934                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                521                       # number of overall misses
system.l2.overall_misses::cpu.data               6413                       # number of overall misses
system.l2.overall_misses::total                  6934                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     40240250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     11155500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51395750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    473363750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     473363750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40240250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     484519250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        524759500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40240250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    484519250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       524759500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2122405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2123018                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2138626                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2138626                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20628                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               613                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2143033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2143646                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              613                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2143033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2143646                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.849918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.304053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304053                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.849918                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.002992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003235                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.849918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.002992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003235                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 77236.564299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79117.021277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77637.084592                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 75472.536671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75472.536671                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77236.564299                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75552.666459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75679.189501                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77236.564299                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75552.666459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75679.189501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              646                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6272                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6918                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     33743750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8454750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42198500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    394973250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    394973250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33743750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    403428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    437171750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33743750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    403428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    437171750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.849918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000304                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.304053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304053                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.849918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.002985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.849918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.002985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003227                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64767.274472                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data        67638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65322.755418                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62974.051339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62974.051339                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64767.274472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63065.186806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63193.372362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64767.274472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63065.186806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63193.372362                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 646                       # Transaction distribution
system.membus.trans_dist::ReadResp                645                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6918                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7753500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36684250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2123018                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2123016                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2138626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6424692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6425916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    274026176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              274065280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4282272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4282272    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4282272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4279762000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             50.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1016749                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3215726734                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            37.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
