<profile>

<section name = "Vivado HLS Report for 'counter_stream_unusual_s2mm_hls'" level="0">
<item name = "Date">Fri Sep  9 02:39:59 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">unusual_s2mm_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.67, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP">?, ?, 10, 10, 10, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 373</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 112, 168</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 134</column>
<column name="Register">-, -, 236, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="counter_stream_unusual_s2mm_hls_cpuControl_s_axi_U">counter_stream_unusual_s2mm_hls_cpuControl_s_axi, 0, 0, 112, 168</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_1_fu_149_p2">+, 0, 0, 32, 32, 1</column>
<column name="acc_1_2_fu_160_p2">+, 0, 0, 32, 32, 2</column>
<column name="acc_1_3_fu_171_p2">+, 0, 0, 32, 32, 2</column>
<column name="acc_1_4_fu_182_p2">+, 0, 0, 32, 32, 3</column>
<column name="acc_1_5_fu_193_p2">+, 0, 0, 32, 32, 3</column>
<column name="acc_1_6_fu_204_p2">+, 0, 0, 32, 32, 3</column>
<column name="acc_1_7_fu_215_p2">+, 0, 0, 32, 32, 3</column>
<column name="acc_1_8_fu_226_p2">+, 0, 0, 32, 32, 4</column>
<column name="acc_1_9_fu_237_p2">+, 0, 0, 32, 32, 4</column>
<column name="i_1_fu_128_p2">+, 0, 0, 31, 31, 1</column>
<column name="next_mul_fu_144_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_fu_123_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_last_V_fu_134_p2">icmp, 0, 0, 11, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_66">64, 10, 32, 320</column>
<column name="ap_NS_fsm">6, 13, 1, 13</column>
<column name="ap_sig_ioackin_counter_TREADY">1, 2, 1, 2</column>
<column name="i_reg_92">31, 2, 31, 62</column>
<column name="tmp_data_reg_103">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_66">32, 0, 32, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_reg_ioackin_counter_TREADY">1, 0, 1, 0</column>
<column name="i_1_reg_277">31, 0, 31, 0</column>
<column name="i_reg_92">31, 0, 31, 0</column>
<column name="next_mul_reg_287">32, 0, 32, 0</column>
<column name="numIteration_read_reg_248">32, 0, 32, 0</column>
<column name="resolution_read_reg_254">32, 0, 32, 0</column>
<column name="tmp_data_reg_103">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_282">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_cpuControl_AWVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_AWREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_AWADDR">in, 6, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WDATA">in, 32, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WSTRB">in, 4, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARADDR">in, 6, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RVALID">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RREADY">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RDATA">out, 32, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RRESP">out, 2, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BVALID">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BREADY">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BRESP">out, 2, s_axi, cpuControl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, counter_stream_unusual_s2mm_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, counter_stream_unusual_s2mm_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, counter_stream_unusual_s2mm_hls, return value</column>
<column name="counter_TDATA">out, 32, axis, counter_V_data, pointer</column>
<column name="counter_TVALID">out, 1, axis, counter_V_last_V, pointer</column>
<column name="counter_TREADY">in, 1, axis, counter_V_last_V, pointer</column>
<column name="counter_TLAST">out, 1, axis, counter_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
