<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Processor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALURegIntegration C:|Users|u0694842|Desktop|oct14|Processor|ALURegIntegration.v</ClosedNode>
         <ClosedNode>/ALURegIntegration C:|Users|u0694842|Desktop|oct14|Processor|ALURegIntegration.v/regBank - RegisterBank</ClosedNode>
         <ClosedNode>/ALU_FPGA_TESTER C:|Users|u0607599|Documents|GitHub|Processor|ALU_FPGA_TESTER.v</ClosedNode>
         <ClosedNode>/ALU_FPGA_TESTER C:|Users|u0694842|Desktop|oct14|Processor|ALU_FPGA_TESTER.v</ClosedNode>
         <ClosedNode>/FOUR_LIGHTS_FSM C:|Users|u0694842|Desktop|oct14|Processor|FOUR_LIGHTS_FSM.v</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0607599|Documents|GitHub|Processor|FPGA_REG_ALU_Display.v</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0694842|Desktop|oct14|Processor|FPGA_REG_ALU_Display.v/alu - ALURegIntegration</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0694842|Desktop|oct14|Processor|FPGA_REG_ALU_Display.v/light - FOUR_LIGHTS_FSM</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0694842|Documents|GitHub|Processor|FPGA_REG_ALU_Display.v/alu - ALURegIntegration</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0694842|Documents|GitHub|Processor|FPGA_REG_ALU_Display.v/light - FOUR_LIGHTS_FSM</ClosedNode>
         <ClosedNode>/Mem_FPGA_Test C:|Users|u0607599|Documents|GitHub|Processor|Mem_FPGA_Test.v</ClosedNode>
         <ClosedNode>/Mem_FPGA_Test C:|Users|u0607599|Documents|GitHub|Processor|Mem_FPGA_Test.v/light - FOUR_LIGHTS_FSM</ClosedNode>
         <ClosedNode>/Mem_FPGA_Test C:|Users|u0694842|Desktop|oct14|Processor|Mem_FPGA_Test.v</ClosedNode>
         <ClosedNode>/RegisterBank C:|Users|u0694842|Desktop|oct14|Processor|RegisterBank.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>xc6slx16-3csg324</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000161000000020000000000000000000000000200000064ffffffff000000810000000300000002000001610000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>xc6slx16-3csg324</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000252000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001860000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ALU.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Check Syntax</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Check Syntax</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALURegIntTester C:|Users|u0607599|Documents|GitHub|Processor|ALURegIntTester.v</ClosedNode>
         <ClosedNode>/ALURegIntTester C:|Users|u0694842|Desktop|oct14|Processor|ALURegIntTester.v</ClosedNode>
         <ClosedNode>/ALURegIntTester C:|Users|u0694842|Documents|GitHub|Processor|ALURegIntTester.v</ClosedNode>
         <ClosedNode>/ALU_FPGA_TESTER C:|Users|u0607599|Documents|GitHub|Processor|ALU_FPGA_TESTER.v</ClosedNode>
         <ClosedNode>/ALU_FPGA_TESTER C:|Users|u0694842|Desktop|oct14|Processor|ALU_FPGA_TESTER.v</ClosedNode>
         <ClosedNode>/ALU_FPGA_TESTER C:|Users|u0694842|Documents|GitHub|Processor|ALU_FPGA_TESTER.v</ClosedNode>
         <ClosedNode>/FPGA_REG_ALU_Display C:|Users|u0694842|Desktop|oct14|Processor|FPGA_REG_ALU_Display.v</ClosedNode>
         <ClosedNode>/Mem_FPGA_Test C:|Users|u0694842|Desktop|oct14|Processor|Mem_FPGA_Test.v</ClosedNode>
         <ClosedNode>/MemorySimulations C:|Users|u0607599|Documents|GitHub|Processor|MemorySimulations.v</ClosedNode>
         <ClosedNode>/MemorySimulations C:|Users|u0694842|Desktop|oct14|Processor|MemorySimulations.v</ClosedNode>
         <ClosedNode>/MemorySimulations C:|Users|u0694842|Documents|GitHub|Processor|MemorySimulations.v</ClosedNode>
         <ClosedNode>/Memory_Simulations_2 C:|Users|u0607599|Documents|GitHub|Processor|Memory_Simulations_2.v</ClosedNode>
         <ClosedNode>/Memory_Simulations_2 C:|Users|u0694842|Desktop|oct14|Processor|Memory_Simulations_2.v</ClosedNode>
         <ClosedNode>/Memory_Simulations_2 C:|Users|u0694842|Documents|GitHub|Processor|Memory_Simulations_2.v</ClosedNode>
         <ClosedNode>/Sign_Test C:|Users|u0607599|Documents|GitHub|Processor|Sign_Test.v</ClosedNode>
         <ClosedNode>/immTest C:|Users|u0607599|Documents|GitHub|Processor|immTest.v</ClosedNode>
         <ClosedNode>/immTest C:|Users|u0694842|Desktop|oct14|Processor|immTest.v</ClosedNode>
         <ClosedNode>/immTest C:|Users|u0694842|Documents|GitHub|Processor|immTest.v</ClosedNode>
         <ClosedNode>/simpleALU_REG_TESTER C:|Users|u0607599|Documents|GitHub|Processor|simpleALU_REG_TESTER.v</ClosedNode>
         <ClosedNode>/simpleALU_REG_TESTER C:|Users|u0694842|Desktop|oct14|Processor|simpleALU_REG_TESTER.v</ClosedNode>
         <ClosedNode>/simpleALU_REG_TESTER C:|Users|u0694842|Documents|GitHub|Processor|simpleALU_REG_TESTER.v</ClosedNode>
         <ClosedNode>/simulated_alu_test C:|Users|u0607599|Documents|GitHub|Processor|simulated_alu_test.v</ClosedNode>
         <ClosedNode>/simulated_alu_test C:|Users|u0694842|Desktop|oct14|Processor|simulated_alu_test.v</ClosedNode>
         <ClosedNode>/simulated_alu_test C:|Users|u0694842|Documents|GitHub|Processor|simulated_alu_test.v</ClosedNode>
         <ClosedNode>/testFin C:|Users|u0607599|Documents|GitHub|Processor|testFin.v</ClosedNode>
         <ClosedNode>/testFin C:|Users|u0694842|Desktop|oct14|Processor|testFin.v</ClosedNode>
         <ClosedNode>/testFin C:|Users|u0694842|Documents|GitHub|Processor|testFin.v</ClosedNode>
         <ClosedNode>/testMem C:|Users|u0694842|Desktop|oct14|Processor|testMem.v</ClosedNode>
         <ClosedNode>/testMem C:|Users|u0694842|Documents|GitHub|Processor|testMem.v</ClosedNode>
         <ClosedNode>/testPathing_REG_ALU_TEST C:|Users|u0607599|Documents|GitHub|Processor|testPathing_REG_ALU_TEST.v</ClosedNode>
         <ClosedNode>/testPathing_REG_ALU_TEST C:|Users|u0694842|Desktop|oct14|Processor|testPathing_REG_ALU_TEST.v</ClosedNode>
         <ClosedNode>/testPathing_REG_ALU_TEST C:|Users|u0694842|Documents|GitHub|Processor|testPathing_REG_ALU_TEST.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Sign_Test (C:/Users/u0607599/Documents/GitHub/Processor/Sign_Test.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >3</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000195000000020000000000000000000000000200000064ffffffff000000810000000300000002000001950000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Sign_Test (C:/Users/u0607599/Documents/GitHub/Processor/Sign_Test.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ISim Simulator</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ISim Simulator</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Behavioral Simulation</CurrentView>
</Project>
