

================================================================
== Vitis HLS Report for 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc'
================================================================
* Date:           Thu Oct  2 21:26:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       55|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_403_p2        |         +|   0|  0|  10|          10|           1|
    |ap_condition_212           |       and|   0|  0|   2|           1|           1|
    |icmp_ln113_fu_409_p2       |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  16|          2|   10|         20|
    |i_fu_110                 |  16|          2|   10|         20|
    |res_stream_blk_n         |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_110                 |  10|   0|   10|          0|
    |lshr_ln_reg_588          |   6|   0|    6|          0|
    |trunc_ln113_reg_584      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  matmul.216.1_Loop_VITIS_LOOP_113_1_proc|  return value|
|res_stream_dout            |   in|   32|     ap_fifo|                               res_stream|       pointer|
|res_stream_empty_n         |   in|    1|     ap_fifo|                               res_stream|       pointer|
|res_stream_read            |  out|    1|     ap_fifo|                               res_stream|       pointer|
|res_stream_num_data_valid  |   in|    7|     ap_fifo|                               res_stream|       pointer|
|res_stream_fifo_cap        |   in|    7|     ap_fifo|                               res_stream|       pointer|
|o_vec_15_address1          |  out|    6|   ap_memory|                                 o_vec_15|         array|
|o_vec_15_ce1               |  out|    1|   ap_memory|                                 o_vec_15|         array|
|o_vec_15_we1               |  out|    1|   ap_memory|                                 o_vec_15|         array|
|o_vec_15_d1                |  out|   32|   ap_memory|                                 o_vec_15|         array|
|o_vec_14_address1          |  out|    6|   ap_memory|                                 o_vec_14|         array|
|o_vec_14_ce1               |  out|    1|   ap_memory|                                 o_vec_14|         array|
|o_vec_14_we1               |  out|    1|   ap_memory|                                 o_vec_14|         array|
|o_vec_14_d1                |  out|   32|   ap_memory|                                 o_vec_14|         array|
|o_vec_13_address1          |  out|    6|   ap_memory|                                 o_vec_13|         array|
|o_vec_13_ce1               |  out|    1|   ap_memory|                                 o_vec_13|         array|
|o_vec_13_we1               |  out|    1|   ap_memory|                                 o_vec_13|         array|
|o_vec_13_d1                |  out|   32|   ap_memory|                                 o_vec_13|         array|
|o_vec_12_address1          |  out|    6|   ap_memory|                                 o_vec_12|         array|
|o_vec_12_ce1               |  out|    1|   ap_memory|                                 o_vec_12|         array|
|o_vec_12_we1               |  out|    1|   ap_memory|                                 o_vec_12|         array|
|o_vec_12_d1                |  out|   32|   ap_memory|                                 o_vec_12|         array|
|o_vec_11_address1          |  out|    6|   ap_memory|                                 o_vec_11|         array|
|o_vec_11_ce1               |  out|    1|   ap_memory|                                 o_vec_11|         array|
|o_vec_11_we1               |  out|    1|   ap_memory|                                 o_vec_11|         array|
|o_vec_11_d1                |  out|   32|   ap_memory|                                 o_vec_11|         array|
|o_vec_10_address1          |  out|    6|   ap_memory|                                 o_vec_10|         array|
|o_vec_10_ce1               |  out|    1|   ap_memory|                                 o_vec_10|         array|
|o_vec_10_we1               |  out|    1|   ap_memory|                                 o_vec_10|         array|
|o_vec_10_d1                |  out|   32|   ap_memory|                                 o_vec_10|         array|
|o_vec_9_address1           |  out|    6|   ap_memory|                                  o_vec_9|         array|
|o_vec_9_ce1                |  out|    1|   ap_memory|                                  o_vec_9|         array|
|o_vec_9_we1                |  out|    1|   ap_memory|                                  o_vec_9|         array|
|o_vec_9_d1                 |  out|   32|   ap_memory|                                  o_vec_9|         array|
|o_vec_8_address1           |  out|    6|   ap_memory|                                  o_vec_8|         array|
|o_vec_8_ce1                |  out|    1|   ap_memory|                                  o_vec_8|         array|
|o_vec_8_we1                |  out|    1|   ap_memory|                                  o_vec_8|         array|
|o_vec_8_d1                 |  out|   32|   ap_memory|                                  o_vec_8|         array|
|o_vec_7_address1           |  out|    6|   ap_memory|                                  o_vec_7|         array|
|o_vec_7_ce1                |  out|    1|   ap_memory|                                  o_vec_7|         array|
|o_vec_7_we1                |  out|    1|   ap_memory|                                  o_vec_7|         array|
|o_vec_7_d1                 |  out|   32|   ap_memory|                                  o_vec_7|         array|
|o_vec_6_address1           |  out|    6|   ap_memory|                                  o_vec_6|         array|
|o_vec_6_ce1                |  out|    1|   ap_memory|                                  o_vec_6|         array|
|o_vec_6_we1                |  out|    1|   ap_memory|                                  o_vec_6|         array|
|o_vec_6_d1                 |  out|   32|   ap_memory|                                  o_vec_6|         array|
|o_vec_5_address1           |  out|    6|   ap_memory|                                  o_vec_5|         array|
|o_vec_5_ce1                |  out|    1|   ap_memory|                                  o_vec_5|         array|
|o_vec_5_we1                |  out|    1|   ap_memory|                                  o_vec_5|         array|
|o_vec_5_d1                 |  out|   32|   ap_memory|                                  o_vec_5|         array|
|o_vec_4_address1           |  out|    6|   ap_memory|                                  o_vec_4|         array|
|o_vec_4_ce1                |  out|    1|   ap_memory|                                  o_vec_4|         array|
|o_vec_4_we1                |  out|    1|   ap_memory|                                  o_vec_4|         array|
|o_vec_4_d1                 |  out|   32|   ap_memory|                                  o_vec_4|         array|
|o_vec_3_address1           |  out|    6|   ap_memory|                                  o_vec_3|         array|
|o_vec_3_ce1                |  out|    1|   ap_memory|                                  o_vec_3|         array|
|o_vec_3_we1                |  out|    1|   ap_memory|                                  o_vec_3|         array|
|o_vec_3_d1                 |  out|   32|   ap_memory|                                  o_vec_3|         array|
|o_vec_2_address1           |  out|    6|   ap_memory|                                  o_vec_2|         array|
|o_vec_2_ce1                |  out|    1|   ap_memory|                                  o_vec_2|         array|
|o_vec_2_we1                |  out|    1|   ap_memory|                                  o_vec_2|         array|
|o_vec_2_d1                 |  out|   32|   ap_memory|                                  o_vec_2|         array|
|o_vec_1_address1           |  out|    6|   ap_memory|                                  o_vec_1|         array|
|o_vec_1_ce1                |  out|    1|   ap_memory|                                  o_vec_1|         array|
|o_vec_1_we1                |  out|    1|   ap_memory|                                  o_vec_1|         array|
|o_vec_1_d1                 |  out|   32|   ap_memory|                                  o_vec_1|         array|
|o_vec_0_address1           |  out|    6|   ap_memory|                                  o_vec_0|         array|
|o_vec_0_ce1                |  out|    1|   ap_memory|                                  o_vec_0|         array|
|o_vec_0_we1                |  out|    1|   ap_memory|                                  o_vec_0|         array|
|o_vec_0_d1                 |  out|   32|   ap_memory|                                  o_vec_0|         array|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

