// Seed: 2039562461
module module_0 #(
    parameter id_24 = 32'd90
) (
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    input logic id_19
    , id_20,
    input id_21,
    input id_22,
    input id_23,
    input _id_24,
    output id_25,
    output id_26
);
  assign id_19[id_24] = id_23;
endmodule
`default_nettype id_1 `timescale 1ps / 1ps
module module_1 (
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  assign id_6 = 1;
  logic id_7 (
      1'b0,
      id_5,
      1
  );
  assign id_5[1] = 1;
  logic id_8, id_9, id_10, id_11;
endmodule
