INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/lab6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-311] analyzing module lab6_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab6/lab6_1_1/lab6_1_1.srcs/sim_1/new/lab6_1_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_1_1_tb
