// Seed: 1994364592
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(*) $display((1));
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_3, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = (1);
  assign id_2 = 1;
  wire id_3;
  not (id_2, id_3);
  module_0(
      id_3, id_2
  );
endmodule
