{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422993624794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  3 15:00:24 2015 " "Processing started: Tue Feb  3 15:00:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422993624797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1422993624797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc system_fpga -c system_fpga " "Command: quartus_drc system_fpga -c system_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1422993624799 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1422993626028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1422993626028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1422993626028 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1422993626028 ""}
{ "Info" "ISTA_SDC_FOUND" "system_fpga.sdc " "Reading SDC File: 'system_fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1422993626051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_fpga.sdc 1 CLK port " "Ignored filter at system_fpga.sdc(1): CLK could not be matched with a port" {  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1422993626052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_fpga.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at system_fpga.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK \[get_ports \{CLK\}\] -period 100MHz " "create_clock -name CLK \[get_ports \{CLK\}\] -period 100MHz" {  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1422993626053 ""}  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1422993626053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_fpga.sdc 3 CPUCLK\|q pin " "Ignored filter at system_fpga.sdc(3): CPUCLK\|q could not be matched with a pin" {  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1422993626053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_fpga.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at system_fpga.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_ports CLK\] -name CPUCLK \[get_pins CPUCLK\|q\] " "create_generated_clock -divide_by 2 -source \[get_ports CLK\] -name CPUCLK \[get_pins CPUCLK\|q\]" {  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1422993626053 ""}  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1422993626053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_fpga.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at system_fpga.sdc(3): Argument -source is an empty collection" {  } { { "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1422993626053 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50 (Rise) CLK_50 (Rise) setup and hold " "From CLK_50 (Rise) to CLK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK_50 (Rise) setup and hold " "From CPUCLK (Rise) to CLK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK_50 (Rise) setup and hold " "From CPUCLK (Fall) to CLK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50 (Rise) CPUCLK (Rise) setup and hold " "From CLK_50 (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1422993626090 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1422993626090 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nRST " "Node  \"nRST\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2347 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627400 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1422993627400 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 2 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.dmemREN " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.dmemREN\"" {  } { { "../source/request_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/request_unit.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627401 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.dmemWEN " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.dmemWEN\"" {  } { { "../source/request_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/request_unit.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627401 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1422993627401 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " system:SYS\|CPUCLK " "Node  \"system:SYS\|CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2335 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627404 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1422993627404 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 134 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 134 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.rambusy~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.rambusy~0\"" {  } { { "../source/request_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/request_unit.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 4941 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.halt~_Duplicate_1 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|request_unit:RU\|ruif.halt~_Duplicate_1\"" {  } { { "../source/request_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/request_unit.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8134 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|memory_control:CC\|ccif.iwait\[0\]~0 " "Node  \"system:SYS\|singlecycle:CPU\|memory_control:CC\|ccif.iwait\[0\]~0\"" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/memory_control.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2672 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~34 " "Node  \"system:SYS\|ramaddr~34\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2537 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|pc:PC\|PCreg\[27\]~6 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|pc:PC\|PCreg\[27\]~6\"" {  } { { "../source/pc.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/pc.sv" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 4950 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector8~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector8~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8129 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]~32 " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]~32\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5211 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5209 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~36 " "Node  \"system:SYS\|ramaddr~36\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|pc:PC\|PCreg\[27\]~5 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|pc:PC\|PCreg\[27\]~5\"" {  } { { "../source/pc.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/pc.sv" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 4949 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|caches:CM\|daddr\[13\]~66 " "Node  \"system:SYS\|singlecycle:CPU\|caches:CM\|daddr\[13\]~66\"" {  } { { "../source/caches.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/caches.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5435 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " auto_nRST " "Node  \"auto_nRST\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputclkctrl " "Node  \"CLOCK_50~inputclkctrl\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8126 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~29 " "Node  \"system:SYS\|ramaddr~29\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2531 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector10~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector10~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2745 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627408 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1422993627408 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1422993627408 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " system:SYS\|CPUCLK~clkctrl " "Node  \"system:SYS\|CPUCLK~clkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8127 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " nRST~clkctrl " "Node  \"nRST~clkctrl\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8128 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector5~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector5~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 3393 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector4~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector4~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 3397 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector9~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector9~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2747 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector10~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector10~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2745 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector7~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector7~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2751 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector3~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector3~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 3387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector2~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector2~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 3389 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector8~0 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Selector8~0\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8129 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputclkctrl " "Node  \"CLOCK_50~inputclkctrl\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 8126 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[2\]~101 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[2\]~101\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/datapath.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5419 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[1\]~100 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[1\]~100\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/datapath.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5418 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " auto_nRST " "Node  \"auto_nRST\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/system_fpga.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[0\]~99 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|aluoperand\[0\]~99\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/datapath.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 5417 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~34 " "Node  \"system:SYS\|ramaddr~34\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2537 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Equal21~1 " "Node  \"system:SYS\|singlecycle:CPU\|datapath:DP\|control_unit:CU\|Equal21~1\"" {  } { { "../source/control_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/processors/source/control_unit.sv" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2740 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~9 " "Node  \"system:SYS\|ramaddr~9\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2506 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~11 " "Node  \"system:SYS\|ramaddr~11\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2508 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~32 " "Node  \"system:SYS\|ramaddr~32\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2534 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~36 " "Node  \"system:SYS\|ramaddr~36\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ramaddr~22 " "Node  \"system:SYS\|ramaddr~22\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 2522 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_NODES_INFO" " system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"system:SYS\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/processors/._system_fpga/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422993627412 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1422993627412 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1422993627412 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "184 4 " "Design Assistant information: finished post-fitting analysis of current design -- generated 184 information messages and 4 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1422993627414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422993627590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  3 15:00:27 2015 " "Processing ended: Tue Feb  3 15:00:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422993627590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422993627590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422993627590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1422993627590 ""}
