Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 15 21:47:36 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Point/Threshold/DocGen/timing_report.txt
| Design            : Threshold
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

reg_out_data_reg/C
reg_out_ready_reg/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

reg_out_data_reg/D
reg_out_ready_reg/CLR

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_enable
rst_n
th1[0]
th1[1]
th1[2]
th1[3]
th1[4]
th1[5]
th1[6]
th1[7]
th2[0]
th2[1]
th2[2]
th2[3]
th2[4]
th2[5]
th2[6]
th2[7]
th_mode

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

out_data
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[3]
                            (input port)
  Destination:            reg_out_data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 0.798ns (29.876%)  route 1.873ns (70.124%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[3]
                         net (fo=3, unset)            0.973     0.973    in_data[3]
                                                                      r  reg_out_data_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  reg_out_data_i_10/O
                         net (fo=1, unplaced)         0.000     1.097    n_0_reg_out_data_i_10
                                                                      r  reg_out_data_reg_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  reg_out_data_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.900     2.547    reg_out_data3
                                                                      r  reg_out_data_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.671 r  reg_out_data_i_1/O
                         net (fo=1, unplaced)         0.000     2.671    n_0_reg_out_data_i_1
                         FDRE                                         r  reg_out_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.234ns  (logic 0.791ns (35.407%)  route 1.443ns (64.593%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  reg_out_data_reg/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  reg_out_data_reg/Q
                         net (fo=1, unplaced)         0.470     0.966    reg_out_data
                                                                      r  out_data_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.261 r  out_data_INST_0/O
                         net (fo=0)                   0.973     2.234    out_data
                                                                      r  out_data
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_ready_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 0.124ns (6.617%)  route 1.750ns (93.383%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=1, unplaced)         0.777     1.874    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.469ns  (logic 0.496ns (33.764%)  route 0.973ns (66.236%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=1, unset)            0.973     1.469    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 th_mode
                            (input port)
  Destination:            reg_out_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  th_mode
                         net (fo=0)                   0.410     0.410    th_mode
                                                                      f  reg_out_data_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  reg_out_data_i_1/O
                         net (fo=1, unplaced)         0.000     0.455    n_0_reg_out_data_i_1
                         FDRE                                         r  reg_out_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  reg_out_ready_reg/Q
                         net (fo=1, unset)            0.410     0.568    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_ready_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.045ns (5.750%)  route 0.738ns (94.250%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  reg_out_ready_i_1/O
                         net (fo=1, unplaced)         0.328     0.783    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.256ns (32.111%)  route 0.541ns (67.889%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  reg_out_ready_reg/Q
                         net (fo=1, unplaced)         0.131     0.289    out_ready
                                                                      r  out_data_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.387 r  out_data_INST_0/O
                         net (fo=0)                   0.410     0.797    out_data
                                                                      r  out_data
  -------------------------------------------------------------------    -------------------





