/********************************************************************************/
/*   Copyright (c) 2021 Realtek Semiconductor Corp. All rights reserved.        */
/*                                                                              */
/*   SPDX-License-Identifier: LicenseRef-Realtek-Proprietary                    */
/*                                                                              */
/*   This software component is confidential and proprietary to Realtek         */
/*   Semiconductor Corp. Disclosure, reproduction, redistribution, in whole     */
/*   or in part, of this work and its derivatives without express permission    */
/*   is prohibited.                                                             */
/********************************************************************************/

//----------------------------------------------------------------------------------------------------
// ID Code      : RL6851_Series_RegCommonInclude.h No.0000
// Update Note  :
//----------------------------------------------------------------------------------------------------


//****************************************************************************
// LAYER DEFINITIONS / MACROS
//****************************************************************************
//--------------------------------------------------
// Scaling Down Control Port Register (Page 0)
//--------------------------------------------------
#define _P0_25_PT_00_V_SD_INIT_M1                                                                                       0x00
#define _P0_25_PT_01_V_SD_FACTOR_H_M1                                                                                   0x01
#define _P0_25_PT_02_V_SD_FACTOR_M_M1                                                                                   0x02
#define _P0_25_PT_03_V_SD_FACTOR_L_M1                                                                                   0x03
#define _P0_25_PT_04_H_SD_INIT_M1                                                                                       0x04
#define _P0_25_PT_05_H_SD_FACTOR_H_M1                                                                                   0x05
#define _P0_25_PT_06_H_SD_FACTOR_M_M1                                                                                   0x06
#define _P0_25_PT_07_H_SD_FACTOR_L_M1                                                                                   0x07
#define _P0_25_PT_46_EXTRA_DEN_SETTING_M1                                                                               0x46
#define _P0_25_PT_47_EXTRA_DEN_SETTING2_M1                                                                              0x47
#define _P0_25_PT_50_SD_BIST_CTRL0_M1                                                                                   0x50
#define _P0_25_PT_51_SD_BIST_CTRL1_M1                                                                                   0x51
#define _P0_25_PT_52_SD_BIST_CTRL2_M1                                                                                   0x52
#define _P0_25_PT_53_SD_BIST_CTRL3_M1                                                                                   0x53


//--------------------------------------------------
// I Domain Pattern Generator (Page 0)
//--------------------------------------------------
#define _P0_25_PT_10_I_PG_CTRL_0_M1                                                                                     0x10
#define _P0_25_PT_11_I_PG_CTRL_1_M1                                                                                     0x11
#define _P0_25_PT_12_INITIAL_R_L_M1                                                                                     0x12
#define _P0_25_PT_13_INITIAL_G_L_M1                                                                                     0x13
#define _P0_25_PT_14_INITIAL_B_L_M1                                                                                     0x14
#define _P0_25_PT_15_INITIAL_RGB_M_M1                                                                                   0x15
#define _P0_25_PT_16_INITIAL_RGB_H_M1                                                                                   0x16
#define _P0_25_PT_17_PATTERN_RESET_M1                                                                                   0x17


//--------------------------------------------------
// Display Format Port Register (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_00_DISPLAY_HOR_TOTAL_H                                                                                0x00
#define _P0_2B_PT_01_DISPLAY_HOR_TOTAL_L                                                                                0x01
#define _P0_2B_PT_02_DISPLAY_HOR_SYNC_END                                                                               0x02
#define _P0_2B_PT_03_DISPLAY_HOR_BG_STA_H                                                                               0x03
#define _P0_2B_PT_04_DISPLAY_HOR_BG_STA_L                                                                               0x04
#define _P0_2B_PT_05_DISPLAY_HOR_ACT_STA_H                                                                              0x05
#define _P0_2B_PT_06_DISPLAY_HOR_ACT_STA_L                                                                              0x06
#define _P0_2B_PT_07_DISPLAY_HOR_ACT_END_H                                                                              0x07
#define _P0_2B_PT_08_DISPLAY_HOR_ACT_END_L                                                                              0x08
#define _P0_2B_PT_09_DISPLAY_HOR_BG_END_H                                                                               0x09
#define _P0_2B_PT_0A_DISPLAY_HOR_BG_END_L                                                                               0x0A
#define _P0_2B_PT_0B_DISPLAY_VER_TOTAL_H                                                                                0x0B
#define _P0_2B_PT_0C_DISPLAY_VER_TOTAL_L                                                                                0x0C
#define _P0_2B_PT_0D_DISPLAY_VER_SYNC_END                                                                               0x0D
#define _P0_2B_PT_0E_DISPLAY_VER_BG_STA_H                                                                               0x0E
#define _P0_2B_PT_0F_DISPLAY_VER_BG_STA_L                                                                               0x0F
#define _P0_2B_PT_10_DISPLAY_VER_ACT_STA_H                                                                              0x10
#define _P0_2B_PT_11_DISPLAY_VER_ACT_STA_L                                                                              0x11
#define _P0_2B_PT_12_DISPLAY_VER_ACT_END_H                                                                              0x12
#define _P0_2B_PT_13_DISPLAY_VER_ACT_END_L                                                                              0x13
#define _P0_2B_PT_14_DISPLAY_VER_BG_END_H                                                                               0x14
#define _P0_2B_PT_15_DISPLAY_VER_BG_END_L                                                                               0x15


//--------------------------------------------------
// Display Fine Tune (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_20_DISPLAY_CLOCK_FINE_TUNE                                                                            0x20
#define _P0_2B_PT_21_OSD_REF_DEN                                                                                        0x21
#define _P0_2B_PT_22_DUMMY_REGISTER1                                                                                    0x22
#define _P0_2B_PT_23_DUMMY_REGISTER2                                                                                    0x23
#define _P0_2B_PT_24_DISP_MAIN_FIFO_LEN_CTRL                                                                            0x24
#define _P0_2B_PT_25_MN_FRAME_RATE_EN                                                                                   0x25
#define _P0_2B_PT_26_M_FOR_MN_FRAME_RATE                                                                                0x26
#define _P0_2B_PT_27_N_FOR_MN_FRAME_RATE                                                                                0x27
#define _P0_2B_PT_28_FREE_RUN_DVS_CNT                                                                                   0x28
#define _P0_2B_PT_29_FRAME_SYNC_DVS_FLAG                                                                                0x29
#define _P0_2B_PT_30_FIXED_DVTOTAL_MSB                                                                                  0x30
#define _P0_2B_PT_31_FIXED_DVTOTAL_LSB                                                                                  0x31
#define _P0_2B_PT_32_FIXED_LAST_LINE_MSB                                                                                0x32
#define _P0_2B_PT_33_FIXED_LAST_LINE_LSB                                                                                0x33
#define _P0_2B_PT_34_TRANSIENT_DVTOTAL_MSB                                                                              0x34
#define _P0_2B_PT_35_TRANSIENT_DVTOTAL_LSB                                                                              0x35
#define _P0_2B_PT_36_DVS_DIFF_LOBD_MSB                                                                                  0x36
#define _P0_2B_PT_37_DVS_DIFF_LOBD_LSB                                                                                  0x37
#define _P0_2B_PT_38_DVS_DIFF_UPBD_MSB                                                                                  0x38
#define _P0_2B_PT_39_DVS_DIFF_UPBD_LSB                                                                                  0x39
#define _P0_2B_PT_3A_REQUEST_START_SET                                                                                  0x3A
#define _P0_2B_PT_40_EVEN_BIST_CTRL                                                                                     0x40
#define _P0_2B_PT_41_EVEN_BIST_RESULT                                                                                   0x41
#define _P0_2B_PT_48_D_DOMAIN_TESTOUT                                                                                   0x48
#define _P0_2B_PT_4B_BIST_CLK_RST_EN                                                                                    0x4B


//--------------------------------------------------
// FIFO Window Port Register (Page 0)
//--------------------------------------------------
#define _P0_31_PT_00_DISPLAY_READ_WID_BSU_H                                                                             0x00
#define _P0_31_PT_01_DISPLAY_READ_WID_BSU_L                                                                             0x01
#define _P0_31_PT_02_DISPLAY_READ_LEN_BSU_L                                                                             0x02
#define _P0_31_PT_03_DISPLAY_READ_WID_LEN_BSU_H                                                                         0x03


//--------------------------------------------------
// Scaling Up Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_34_PT_00_HOR_SCALE_FACTOR_H                                                                                 0x00
#define _P0_34_PT_01_HOR_SCALE_FACTOR_M                                                                                 0x01
#define _P0_34_PT_02_HOR_SCALE_FACTOR_L                                                                                 0x02
#define _P0_34_PT_03_VER_SCALE_FACTOR_H                                                                                 0x03
#define _P0_34_PT_04_VER_SCALE_FACTOR_M                                                                                 0x04
#define _P0_34_PT_05_VER_SCALE_FACTOR_L                                                                                 0x05
#define _P0_34_PT_06_HOR_SCALE_FACTOR_SEG1_H                                                                            0x06
#define _P0_34_PT_07_HOR_SCALE_FACTOR_SEG1_L                                                                            0x07
#define _P0_34_PT_08_HOR_SCALE_FACTOR_SEG2_H                                                                            0x08
#define _P0_34_PT_09_HOR_SCALE_FACTOR_SEG2_L                                                                            0x09
#define _P0_34_PT_0A_HOR_SCALE_FACTOR_SEG3_H                                                                            0x0A
#define _P0_34_PT_0B_HOR_SCALE_FACTOR_SEG3_L                                                                            0x0B
#define _P0_34_PT_0C_HOR_SCALE_FACTOR_DELTA1_H                                                                          0x0C
#define _P0_34_PT_0D_HOR_SCALE_FACTOR_DELTA1_L                                                                          0x0D
#define _P0_34_PT_0E_HOR_SCALE_FACTOR_DELTA2_H                                                                          0x0E
#define _P0_34_PT_0F_HOR_SCALE_FACTOR_DELTA2_L                                                                          0x0F
#define _P0_34_PT_10_HOR_FILTER_COEF_INI                                                                                0x10
#define _P0_34_PT_11_VER_FILTER_COEF_INI                                                                                0x11
#define _P0_34_PT_14_HOR_FILTER_COEF_INI_M                                                                              0x14
#define _P0_34_PT_15_HOR_FILTER_COEF_INI_L                                                                              0x15
#define _P0_34_PT_16_VER_FILTER_COEF_INI_M                                                                              0x16
#define _P0_34_PT_17_VER_FILTER_COEF_INI_L                                                                              0x17
#define _P0_34_PT_18_DUMMY                                                                                              0x18
#define _P0_34_PT_1A_BIST_CLK_R1_EVEN                                                                                   0x1A
#define _P0_34_PT_1B_BIST_CTRL_R1_EVEN                                                                                  0x1B
#define _P0_34_PT_1C_BIST_RESULT_R1_EVEN                                                                                0x1C


//--------------------------------------------------
// Sync Processor Port Register Overview (Page 0)
//--------------------------------------------------
#define _P0_5D_PT_00_G_CLAMP_START                                                                                      0x00
#define _P0_5D_PT_01_G_CLAMP_END                                                                                        0x01
#define _P0_5D_PT_02_BR_CLAMP_START                                                                                     0x02
#define _P0_5D_PT_03_BR_CLAMP_END                                                                                       0x03
#define _P0_5D_PT_04_CLAMP_CTRL0                                                                                        0x04
#define _P0_5D_PT_05_CLAMP_CTRL1                                                                                        0x05
#define _P0_5D_PT_06_CLAMP_CTRL2                                                                                        0x06
#define _P0_5D_PT_07_COAST_CTRL                                                                                         0x07
#define _P0_5D_PT_08_CAPTURE_WINDOW_SETTING                                                                             0x08
#define _P0_5D_PT_09_DETECTION_TOLERANCE_SETTING                                                                        0x09
#define _P0_5D_PT_0A_DEVS_CAP_NUM_H                                                                                     0x0A
#define _P0_5D_PT_0B_DEVS_CAP_NUM_L                                                                                     0x0B
#define _P0_5D_PT_0C_HSYNC_GLITCH_COUNTER_CTRL                                                                          0x0C
#define _P0_5D_PT_0D_G_CLAMP_START_H                                                                                    0x0D
#define _P0_5D_PT_0E_BR_CLAMP_START_H                                                                                   0x0E
#define _P0_5D_PT_0F_CLAMP_POS_H                                                                                        0x0F
#define _P0_5D_PT_10_MACROVISIONCONTROL                                                                                 0x10
#define _P0_5D_PT_15_MACROVISIONETECTDEBOUNCE                                                                           0x15
#define _P0_5D_PT_18_SYNC_PROCESSOR_TEST_MODE                                                                           0x18
#define _P0_5D_PT_19_HS_DETECT_SETTING                                                                                  0x19


//--------------------------------------------------
// Highlight window Port Register (Page 0)
//--------------------------------------------------
#define _P0_61_PT_00_HLW_HOR_START_H                                                                                    0x00
#define _P0_61_PT_01_HLW_HOR_START_L                                                                                    0x01
#define _P0_61_PT_02_HLW_HOR_END_H                                                                                      0x02
#define _P0_61_PT_03_HLW_HOR_END_L                                                                                      0x03
#define _P0_61_PT_04_HLW_VER_START_H                                                                                    0x04
#define _P0_61_PT_05_HLW_VER_START_L                                                                                    0x05
#define _P0_61_PT_06_HLW_VER_END_H                                                                                      0x06
#define _P0_61_PT_07_HLW_VER_END_L                                                                                      0x07
#define _P0_61_PT_08_HLW_BORDER_WIDTH                                                                                   0x08
#define _P0_61_PT_09_HLW_BORDER_RED                                                                                     0x09
#define _P0_61_PT_0A_HLW_BORDER_GRN                                                                                     0x0A
#define _P0_61_PT_0B_HLW_BORDER_BLU                                                                                     0x0B
#define _P0_61_PT_0C_HLW_BORDER_EN                                                                                      0x0C
#define _P0_61_PT_0D_HLW_CONTROL1                                                                                       0x0D
#define _P0_61_PT_0E_HLW_CONTROL0                                                                                       0x0E
#define _P0_61_PT_0F_HLW_CONTROL2                                                                                       0x0F
#define _P0_61_PT_10_HLW_CONTROL3                                                                                       0x10


//--------------------------------------------------
// Contrast and Brightness Port Register (Page 0)
//--------------------------------------------------
#define _P0_65_PT_00_BRI_RED_COE_SETA_H                                                                                 0x00
#define _P0_65_PT_01_BRI_GRN_COE_SETA_H                                                                                 0x01
#define _P0_65_PT_02_BRI_BLU_COE_SETA_H                                                                                 0x02
#define _P0_65_PT_03_CTS_RED_COE_SETA_H                                                                                 0x03
#define _P0_65_PT_04_CTS_GRN_COE_SETA_H                                                                                 0x04
#define _P0_65_PT_05_CTS_BLU_COE_SETA_H                                                                                 0x05
#define _P0_65_PT_06_BRI_RED_COE_SETB_H                                                                                 0x06
#define _P0_65_PT_07_BRI_GRN_COE_SETB_H                                                                                 0x07
#define _P0_65_PT_08_BRI_BLU_COE_SETB_H                                                                                 0x08
#define _P0_65_PT_09_CTS_RED_COE_SETB_H                                                                                 0x09
#define _P0_65_PT_0A_CTS_GRN_COE_SETB_H                                                                                 0x0A
#define _P0_65_PT_0B_CTS_BLU_COE_SETB_H                                                                                 0x0B
#define _P0_65_PT_26_CTS_BRI_SWAP                                                                                       0x26
#define _P0_65_PT_28_SRGB_DUMMY                                                                                         0x28


//--------------------------------------------------
// DDither Control Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_COMMON_SET0                                                                               0x00
#define _P0_69_PT_02_D_DITHER_COMMON_SET2                                                                               0x02
#define _P0_69_PT_0D_D_DITHER_COMMON_CTRL2                                                                              0x0D


//--------------------------------------------------
// DDither SeqTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_SEQ_SET_0                                                                                 0x00
#define _P0_69_PT_01_D_DITHER_SEQ_SET_1                                                                                 0x01
#define _P0_69_PT_02_D_DITHER_SEQ_SET_2                                                                                 0x02
#define _P0_69_PT_03_D_DITHER_SEQ_SET_3                                                                                 0x03
#define _P0_69_PT_04_D_DITHER_SEQ_SET_4                                                                                 0x04
#define _P0_69_PT_05_D_DITHER_SEQ_SET_5                                                                                 0x05
#define _P0_69_PT_06_D_DITHER_SEQ_SET_6                                                                                 0x06
#define _P0_69_PT_07_D_DITHER_SEQ_SET_7                                                                                 0x07


//--------------------------------------------------
// DDither DitherTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_TABLE_SET_0                                                                               0x00
#define _P0_69_PT_01_D_DITHER_TABLE_SET_1                                                                               0x01
#define _P0_69_PT_02_D_DITHER_TABLE_SET_2                                                                               0x02
#define _P0_69_PT_03_D_DITHER_TABLE_SET_3                                                                               0x03
#define _P0_69_PT_04_D_DITHER_TABLE_SET_4                                                                               0x04
#define _P0_69_PT_05_D_DITHER_TABLE_SET_5                                                                               0x05
#define _P0_69_PT_06_D_DITHER_TABLE_SET_6                                                                               0x06
#define _P0_69_PT_07_D_DITHER_TABLE_SET_7                                                                               0x07


//--------------------------------------------------
// Back ground color Port Register (Page 0)
//--------------------------------------------------
#define _P0_6D_PT_00_BG_COLOR_VALUE_R_M1                                                                                0x00
#define _P0_6D_PT_01_BG_COLOR_VALUE_G_M1                                                                                0x01
#define _P0_6D_PT_02_BG_COLOR_VALUE_B_M1                                                                                0x02


//--------------------------------------------------
// IDither SeqTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_88_PT_00_I_DITHER_SEQ_SET_0                                                                                 0x00
#define _P0_88_PT_01_I_DITHER_SEQ_SET_1                                                                                 0x01
#define _P0_88_PT_02_I_DITHER_SEQ_SET_2                                                                                 0x02
#define _P0_88_PT_03_I_DITHER_SEQ_SET_3                                                                                 0x03
#define _P0_88_PT_04_I_DITHER_SEQ_SET_4                                                                                 0x04
#define _P0_88_PT_05_I_DITHER_SEQ_SET_5                                                                                 0x05
#define _P0_88_PT_06_I_DITHER_SEQ_SET_6                                                                                 0x06
#define _P0_88_PT_07_I_DITHER_SEQ_SET_7                                                                                 0x07


//--------------------------------------------------
// IDither DitherTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_88_PT_00_I_DITHER_TABLE_SET_0                                                                               0x00
#define _P0_88_PT_01_I_DITHER_TABLE_SET_1                                                                               0x01
#define _P0_88_PT_02_I_DITHER_TABLE_SET_2                                                                               0x02
#define _P0_88_PT_03_I_DITHER_TABLE_SET_3                                                                               0x03
#define _P0_88_PT_04_I_DITHER_TABLE_SET_4                                                                               0x04
#define _P0_88_PT_05_I_DITHER_TABLE_SET_5                                                                               0x05
#define _P0_88_PT_06_I_DITHER_TABLE_SET_6                                                                               0x06
#define _P0_88_PT_07_I_DITHER_TABLE_SET_7                                                                               0x07


//--------------------------------------------------
// Test Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_8E_PT_00_TEST_MODE                                                                                          0x00
#define _P0_8E_PT_01_TEST_MODE_CTRL                                                                                     0x01
#define _P0_8E_PT_02_TST_CLK_CTRL0                                                                                      0x02
#define _P0_8E_PT_03_TST_CLK_CTRL2                                                                                      0x03
#define _P0_8E_PT_04_TST_CLK_CTRL3                                                                                      0x04
#define _P0_8E_PT_05_TST_CLK_CTRL4                                                                                      0x05
#define _P0_8E_PT_06_TST_CLK_CTRL5                                                                                      0x06
#define _P0_8E_PT_07_TST_CLK_CTRL6                                                                                      0x07
#define _P0_8E_PT_08_TST_CLK_CTRL7                                                                                      0x08
#define _P0_8E_PT_09_TST_CLK_CTRL8                                                                                      0x09
#define _P0_8E_PT_0A_TST_CLK_CTRL9                                                                                      0x0A
#define _P0_8E_PT_0B_TST_CLK_CTRLA                                                                                      0x0B
#define _P0_8E_PT_10_SELECT_TSTINCLOCK                                                                                  0x10
#define _P0_8E_PT_20_TESTOUT_SEL0                                                                                       0x20
#define _P0_8E_PT_21_TESTOUT_SEL1                                                                                       0x21
#define _P0_8E_PT_22_TESTOUT_SEL2                                                                                       0x22
#define _P0_8E_PT_23_TESTOUT_SEL3                                                                                       0x23
#define _P0_8E_PT_24_TESTOUT_SEL4                                                                                       0x24
#define _P0_8E_PT_25_TESTOUT_SEL5                                                                                       0x25
#define _P0_8E_PT_26_TESTOUT_SEL6                                                                                       0x26
#define _P0_8E_PT_27_TESTOUT_SEL7                                                                                       0x27
#define _P0_8E_PT_28_TESTOUT_SEL8                                                                                       0x28
#define _P0_8E_PT_29_TESTOUT_SEL9                                                                                       0x29
#define _P0_8E_PT_2A_TESTOUT_SEL10                                                                                      0x2A
#define _P0_8E_PT_2B_TESTOUT_SEL11                                                                                      0x2B
#define _P0_8E_PT_2C_TESTOUT_12BIT_DATAOUT1                                                                             0x2C
#define _P0_8E_PT_2D_TESTOUT_12BIT_DATAOUT0                                                                             0x2D
#define _P0_8E_PT_30_EMCU_EN                                                                                            0x30
#define _P0_8E_PT_31_ADC_TEST_MODE                                                                                      0x31
#define _P0_8E_PT_32_ADC_TEST_MODE_ADDR_MSB                                                                             0x32
#define _P0_8E_PT_33_ADC_TEST_MODE_ADDR_LSB                                                                             0x33
#define _P0_8E_PT_34_SCAN_CTRL                                                                                          0x34


//--------------------------------------------------
// OSD Access Port Register (Page 0)
//--------------------------------------------------
#define _P0_92_PT_100_WIN0_ADR0_LSB                                                                                     0x1000
#define _P0_92_PT_100_WIN0_ADR0_MSB                                                                                     0x1001
#define _P0_92_PT_100_WIN0_ADR0_HSB                                                                                     0x1002
#define _P0_92_PT_101_WIN0_ADR1_LSB                                                                                     0x1010
#define _P0_92_PT_101_WIN0_ADR1_MSB                                                                                     0x1011
#define _P0_92_PT_101_WIN0_ADR1_HSB                                                                                     0x1012
#define _P0_92_PT_102_WIN0_ADR2_LSB                                                                                     0x1020
#define _P0_92_PT_102_WIN0_ADR2_MSB                                                                                     0x1021
#define _P0_92_PT_102_WIN0_ADR2_HSB                                                                                     0x1022
#define _P0_92_PT_103_WIN0_ADR3_LSB                                                                                     0x1030
#define _P0_92_PT_103_WIN0_ADR3_MSB                                                                                     0x1031
#define _P0_92_PT_103_WIN0_ADR3_HSB                                                                                     0x1032
#define _P0_92_PT_104_WIN1_ADR0_LSB                                                                                     0x1040
#define _P0_92_PT_104_WIN1_ADR0_MSB                                                                                     0x1041
#define _P0_92_PT_104_WIN1_ADR0_HSB                                                                                     0x1042
#define _P0_92_PT_105_WIN1_ADR1_LSB                                                                                     0x1050
#define _P0_92_PT_105_WIN1_ADR1_MSB                                                                                     0x1051
#define _P0_92_PT_105_WIN1_ADR1_HSB                                                                                     0x1052
#define _P0_92_PT_106_WIN1_ADR2_LSB                                                                                     0x1060
#define _P0_92_PT_106_WIN1_ADR2_MSB                                                                                     0x1061
#define _P0_92_PT_106_WIN1_ADR2_HSB                                                                                     0x1062
#define _P0_92_PT_107_WIN1_ADR3_LSB                                                                                     0x1070
#define _P0_92_PT_107_WIN1_ADR3_MSB                                                                                     0x1071
#define _P0_92_PT_107_WIN1_ADR3_HSB                                                                                     0x1072
#define _P0_92_PT_108_WIN2_ADR0_LSB                                                                                     0x1080
#define _P0_92_PT_108_WIN2_ADR0_MSB                                                                                     0x1081
#define _P0_92_PT_108_WIN2_ADR0_HSB                                                                                     0x1082
#define _P0_92_PT_109_WIN2_ADR1_LSB                                                                                     0x1090
#define _P0_92_PT_109_WIN2_ADR1_MSB                                                                                     0x1091
#define _P0_92_PT_109_WIN2_ADR1_HSB                                                                                     0x1092
#define _P0_92_PT_10A_WIN2_ADR2_LSB                                                                                     0x10A0
#define _P0_92_PT_10A_WIN2_ADR2_MSB                                                                                     0x10A1
#define _P0_92_PT_10A_WIN2_ADR2_HSB                                                                                     0x10A2
#define _P0_92_PT_10B_WIN2_ADR3_LSB                                                                                     0x10B0
#define _P0_92_PT_10B_WIN2_ADR3_MSB                                                                                     0x10B1
#define _P0_92_PT_10B_WIN2_ADR3_HSB                                                                                     0x10B2
#define _P0_92_PT_10C_WIN3_ADR0_LSB                                                                                     0x10C0
#define _P0_92_PT_10C_WIN3_ADR0_MSB                                                                                     0x10C1
#define _P0_92_PT_10C_WIN3_ADR0_HSB                                                                                     0x10C2
#define _P0_92_PT_10D_WIN3_ADR1_LSB                                                                                     0x10D0
#define _P0_92_PT_10D_WIN3_ADR1_MSB                                                                                     0x10D1
#define _P0_92_PT_10D_WIN3_ADR1_HSB                                                                                     0x10D2
#define _P0_92_PT_10E_WIN3_ADR2_LSB                                                                                     0x10E0
#define _P0_92_PT_10E_WIN3_ADR2_MSB                                                                                     0x10E1
#define _P0_92_PT_10E_WIN3_ADR2_HSB                                                                                     0x10E2
#define _P0_92_PT_10F_WIN3_ADR3_LSB                                                                                     0x10F0
#define _P0_92_PT_10F_WIN3_ADR3_MSB                                                                                     0x10F1
#define _P0_92_PT_10F_WIN3_ADR3_HSB                                                                                     0x10F2
#define _P0_92_PT_110_WIN4_ADR0_LSB                                                                                     0x1100
#define _P0_92_PT_110_WIN4_ADR0_MSB                                                                                     0x1101
#define _P0_92_PT_110_WIN4_ADR0_HSB                                                                                     0x1102
#define _P0_92_PT_111_WIN4_ADR1_LSB                                                                                     0x1110
#define _P0_92_PT_111_WIN4_ADR1_MSB                                                                                     0x1111
#define _P0_92_PT_111_WIN4_ADR1_HSB                                                                                     0x1112
#define _P0_92_PT_112_WIN4_ADR2_LSB                                                                                     0x1120
#define _P0_92_PT_112_WIN4_ADR2_MSB                                                                                     0x1121
#define _P0_92_PT_112_WIN4_ADR2_HSB                                                                                     0x1122
#define _P0_92_PT_113_WIN4_ADR3_LSB                                                                                     0x1130
#define _P0_92_PT_113_WIN4_ADR3_MSB                                                                                     0x1131
#define _P0_92_PT_113_WIN4_ADR3_HSB                                                                                     0x1132
#define _P0_92_PT_114_WIN5_ADR0_LSB                                                                                     0x1140
#define _P0_92_PT_114_WIN5_ADR0_MSB                                                                                     0x1141
#define _P0_92_PT_114_WIN5_ADR0_HSB                                                                                     0x1142
#define _P0_92_PT_115_WIN5_ADR1_LSB                                                                                     0x1150
#define _P0_92_PT_115_WIN5_ADR1_MSB                                                                                     0x1151
#define _P0_92_PT_115_WIN5_ADR1_HSB                                                                                     0x1152
#define _P0_92_PT_116_WIN5_ADR2_LSB                                                                                     0x1160
#define _P0_92_PT_116_WIN5_ADR2_MSB                                                                                     0x1161
#define _P0_92_PT_116_WIN5_ADR2_HSB                                                                                     0x1162
#define _P0_92_PT_117_WIN5_ADR3_LSB                                                                                     0x1170
#define _P0_92_PT_117_WIN5_ADR3_MSB                                                                                     0x1171
#define _P0_92_PT_117_WIN5_ADR3_HSB                                                                                     0x1172
#define _P0_92_PT_118_WIN6_ADR0_LSB                                                                                     0x1180
#define _P0_92_PT_118_WIN6_ADR0_MSB                                                                                     0x1181
#define _P0_92_PT_118_WIN6_ADR0_HSB                                                                                     0x1182
#define _P0_92_PT_119_WIN6_ADR1_LSB                                                                                     0x1190
#define _P0_92_PT_119_WIN6_ADR1_MSB                                                                                     0x1191
#define _P0_92_PT_119_WIN6_ADR1_HSB                                                                                     0x1192
#define _P0_92_PT_11A_WIN6_ADR2_LSB                                                                                     0x11A0
#define _P0_92_PT_11A_WIN6_ADR2_MSB                                                                                     0x11A1
#define _P0_92_PT_11A_WIN6_ADR2_HSB                                                                                     0x11A2
#define _P0_92_PT_11B_WIN6_ADR3_LSB                                                                                     0x11B0
#define _P0_92_PT_11B_WIN6_ADR3_MSB                                                                                     0x11B1
#define _P0_92_PT_11B_WIN6_ADR3_HSB                                                                                     0x11B2
#define _P0_92_PT_11C_WIN7_ADR0_LSB                                                                                     0x11C0
#define _P0_92_PT_11C_WIN7_ADR0_MSB                                                                                     0x11C1
#define _P0_92_PT_11C_WIN7_ADR0_HSB                                                                                     0x11C2
#define _P0_92_PT_11D_WIN7_ADR1_LSB                                                                                     0x11D0
#define _P0_92_PT_11D_WIN7_ADR1_MSB                                                                                     0x11D1
#define _P0_92_PT_11D_WIN7_ADR1_HSB                                                                                     0x11D2
#define _P0_92_PT_11E_WIN7_ADR2_LSB                                                                                     0x11E0
#define _P0_92_PT_11E_WIN7_ADR2_MSB                                                                                     0x11E1
#define _P0_92_PT_11E_WIN7_ADR2_HSB                                                                                     0x11E2
#define _P0_92_PT_11F_WIN7_ADR3_LSB                                                                                     0x11F0
#define _P0_92_PT_11F_WIN7_ADR3_MSB                                                                                     0x11F1
#define _P0_92_PT_11F_WIN7_ADR3_HSB                                                                                     0x11F2
#define _P0_92_PT_120_WIN8_ADR0_LSB                                                                                     0x1200
#define _P0_92_PT_120_WIN8_ADR0_MSB                                                                                     0x1201
#define _P0_92_PT_120_WIN8_ADR0_HSB                                                                                     0x1202
#define _P0_92_PT_121_WIN8_ADR1_LSB                                                                                     0x1210
#define _P0_92_PT_121_WIN8_ADR1_MSB                                                                                     0x1211
#define _P0_92_PT_121_WIN8_ADR1_HSB                                                                                     0x1212
#define _P0_92_PT_122_WIN8_ADR2_LSB                                                                                     0x1220
#define _P0_92_PT_122_WIN8_ADR2_MSB                                                                                     0x1221
#define _P0_92_PT_122_WIN8_ADR2_HSB                                                                                     0x1222
#define _P0_92_PT_123_WIN8_ADR3_LSB                                                                                     0x1230
#define _P0_92_PT_123_WIN8_ADR3_MSB                                                                                     0x1231
#define _P0_92_PT_123_WIN8_ADR3_HSB                                                                                     0x1232
#define _P0_92_PT_124_WIN9_ADR0_LSB                                                                                     0x1240
#define _P0_92_PT_124_WIN9_ADR0_MSB                                                                                     0x1241
#define _P0_92_PT_124_WIN9_ADR0_HSB                                                                                     0x1242
#define _P0_92_PT_125_WIN9_ADR1_LSB                                                                                     0x1250
#define _P0_92_PT_125_WIN9_ADR1_MSB                                                                                     0x1251
#define _P0_92_PT_125_WIN9_ADR1_HSB                                                                                     0x1252
#define _P0_92_PT_126_WIN9_ADR2_LSB                                                                                     0x1260
#define _P0_92_PT_126_WIN9_ADR2_MSB                                                                                     0x1261
#define _P0_92_PT_126_WIN9_ADR2_HSB                                                                                     0x1262
#define _P0_92_PT_127_WIN9_ADR3_LSB                                                                                     0x1270
#define _P0_92_PT_127_WIN9_ADR3_MSB                                                                                     0x1271
#define _P0_92_PT_127_WIN9_ADR3_HSB                                                                                     0x1272
#define _P0_92_PT_150_WIN0_ADR4_LSB                                                                                     0x1500
#define _P0_92_PT_150_WIN0_ADR4_MSB                                                                                     0x1501
#define _P0_92_PT_150_WIN0_ADR4_HSB                                                                                     0x1502
#define _P0_92_PT_15A_WIN5_ADR4_LSB                                                                                     0x15A0
#define _P0_92_PT_15A_WIN5_ADR4_MSB                                                                                     0x15A1
#define _P0_92_PT_15A_WIN5_ADR4_HSB                                                                                     0x15A2
#define _P0_92_PT_15C_WIN6_ADR4_LSB                                                                                     0x15C0
#define _P0_92_PT_15C_WIN6_ADR4_MSB                                                                                     0x15C1
#define _P0_92_PT_15C_WIN6_ADR4_HSB                                                                                     0x15C2
#define _P0_92_PT_15E_WIN7_ADR4_LSB                                                                                     0x15E0
#define _P0_92_PT_15E_WIN7_ADR4_MSB                                                                                     0x15E1
#define _P0_92_PT_15E_WIN7_ADR4_HSB                                                                                     0x15E2
#define _P0_92_PT_160_WIN8_ADR4_LSB                                                                                     0x1600
#define _P0_92_PT_160_WIN8_ADR4_MSB                                                                                     0x1601
#define _P0_92_PT_160_WIN8_ADR4_HSB                                                                                     0x1602
#define _P0_92_PT_162_WIN9_ADR4_LSB                                                                                     0x1620
#define _P0_92_PT_162_WIN9_ADR4_MSB                                                                                     0x1621
#define _P0_92_PT_162_WIN9_ADR4_HSB                                                                                     0x1622
#define _P0_92_PT_164_WIN4_1_ADR4_LSB                                                                                   0x1640
#define _P0_92_PT_164_WIN4_1_ADR4_MSB                                                                                   0x1641
#define _P0_92_PT_164_WIN4_1_ADR4_HSB                                                                                   0x1642
#define _P0_92_PT_166_WIN4_2_ADR4_LSB                                                                                   0x1660
#define _P0_92_PT_166_WIN4_2_ADR4_MSB                                                                                   0x1661
#define _P0_92_PT_166_WIN4_2_ADR4_HSB                                                                                   0x1662
#define _P0_92_PT_168_WIN4_3_ADR4_LSB                                                                                   0x1680
#define _P0_92_PT_168_WIN4_3_ADR4_MSB                                                                                   0x1681
#define _P0_92_PT_168_WIN4_3_ADR4_HSB                                                                                   0x1682
#define _P0_92_PT_16A_WIN4_4_ADR4_LSB                                                                                   0x16A0
#define _P0_92_PT_16A_WIN4_4_ADR4_MSB                                                                                   0x16A1
#define _P0_92_PT_16A_WIN4_4_ADR4_HSB                                                                                   0x16A2
#define _P0_92_PT_16C_WIN4_5_ADR4_LSB                                                                                   0x16C0
#define _P0_92_PT_16C_WIN4_5_ADR4_MSB                                                                                   0x16C1
#define _P0_92_PT_16C_WIN4_5_ADR4_HSB                                                                                   0x16C2
#define _P0_92_PT_16E_WIN4_6_ADR4_LSB                                                                                   0x16E0
#define _P0_92_PT_16E_WIN4_6_ADR4_MSB                                                                                   0x16E1
#define _P0_92_PT_16E_WIN4_6_ADR4_HSB                                                                                   0x16E2
#define _P0_92_PT_170_WIN4_7_ADR4_LSB                                                                                   0x1700
#define _P0_92_PT_170_WIN4_7_ADR4_MSB                                                                                   0x1701
#define _P0_92_PT_170_WIN4_7_ADR4_HSB                                                                                   0x1702
#define _P0_92_PT_172_WIN4_8_ADR4_LSB                                                                                   0x1720
#define _P0_92_PT_172_WIN4_8_ADR4_MSB                                                                                   0x1721
#define _P0_92_PT_172_WIN4_8_ADR4_HSB                                                                                   0x1722
#define _P0_92_PT_174_WIN0_ADR6_LSB                                                                                     0x1740
#define _P0_92_PT_174_WIN0_ADR6_MSB                                                                                     0x1741
#define _P0_92_PT_174_WIN0_ADR6_HSB                                                                                     0x1742
#define _P0_92_PT_176_WIN0_ADR8_LSB                                                                                     0x1760
#define _P0_92_PT_176_WIN0_ADR8_MSB                                                                                     0x1761
#define _P0_92_PT_176_WIN0_ADR8_HSB                                                                                     0x1762
#define _P0_92_PT_177_WIN0_ADR9_LSB                                                                                     0x1770
#define _P0_92_PT_177_WIN0_ADR9_MSB                                                                                     0x1771
#define _P0_92_PT_177_WIN0_ADR9_HSB                                                                                     0x1772
#define _P0_92_PT_178_WIN0_ADR10_LSB                                                                                    0x1780
#define _P0_92_PT_178_WIN0_ADR10_MSB                                                                                    0x1781
#define _P0_92_PT_178_WIN0_ADR10_HSB                                                                                    0x1782
#define _P0_92_PT_17E_WIN1_ADR9_LSB                                                                                     0x17E0
#define _P0_92_PT_17E_WIN1_ADR9_MSB                                                                                     0x17E1
#define _P0_92_PT_17E_WIN1_ADR9_HSB                                                                                     0x17E2
#define _P0_92_PT_185_WIN2_ADR9_LSB                                                                                     0x1850
#define _P0_92_PT_185_WIN2_ADR9_MSB                                                                                     0x1851
#define _P0_92_PT_185_WIN2_ADR9_HSB                                                                                     0x1852
#define _P0_92_PT_18C_WIN3_ADR9_LSB                                                                                     0x18C0
#define _P0_92_PT_18C_WIN3_ADR9_MSB                                                                                     0x18C1
#define _P0_92_PT_18C_WIN3_ADR9_HSB                                                                                     0x18C2
#define _P0_92_PT_193_WIN4_ADR9_LSB                                                                                     0x1930
#define _P0_92_PT_193_WIN4_ADR9_MSB                                                                                     0x1931
#define _P0_92_PT_193_WIN4_ADR9_HSB                                                                                     0x1932
#define _P0_92_PT_199_WIN5_ADR8_LSB                                                                                     0x1990
#define _P0_92_PT_199_WIN5_ADR8_MSB                                                                                     0x1991
#define _P0_92_PT_199_WIN5_ADR8_HSB                                                                                     0x1992
#define _P0_92_PT_19A_WIN5_ADR9_LSB                                                                                     0x19A0
#define _P0_92_PT_19A_WIN5_ADR9_MSB                                                                                     0x19A1
#define _P0_92_PT_19A_WIN5_ADR9_HSB                                                                                     0x19A2
#define _P0_92_PT_19B_WIN5_ADR10_LSB                                                                                    0x19B0
#define _P0_92_PT_19B_WIN5_ADR10_MSB                                                                                    0x19B1
#define _P0_92_PT_19B_WIN5_ADR10_HSB                                                                                    0x19B2
#define _P0_92_PT_19E_WIN6_ADR6_LSB                                                                                     0x19E0
#define _P0_92_PT_19E_WIN6_ADR6_MSB                                                                                     0x19E1
#define _P0_92_PT_19E_WIN6_ADR6_HSB                                                                                     0x19E2
#define _P0_92_PT_1A0_WIN6_ADR8_LSB                                                                                     0x1A00
#define _P0_92_PT_1A0_WIN6_ADR8_MSB                                                                                     0x1A01
#define _P0_92_PT_1A0_WIN6_ADR8_HSB                                                                                     0x1A02
#define _P0_92_PT_1A1_WIN6_ADR9_LSB                                                                                     0x1A10
#define _P0_92_PT_1A1_WIN6_ADR9_MSB                                                                                     0x1A11
#define _P0_92_PT_1A1_WIN6_ADR9_HSB                                                                                     0x1A12
#define _P0_92_PT_1A7_WIN7_ADR8_LSB                                                                                     0x1A70
#define _P0_92_PT_1A7_WIN7_ADR8_MSB                                                                                     0x1A71
#define _P0_92_PT_1A7_WIN7_ADR8_HSB                                                                                     0x1A72
#define _P0_92_PT_1A8_WIN7_ADR9_LSB                                                                                     0x1A80
#define _P0_92_PT_1A8_WIN7_ADR9_MSB                                                                                     0x1A81
#define _P0_92_PT_1A8_WIN7_ADR9_HSB                                                                                     0x1A82
#define _P0_92_PT_1AC_WIN8_ADR6_LSB                                                                                     0x1AC0
#define _P0_92_PT_1AC_WIN8_ADR6_MSB                                                                                     0x1AC1
#define _P0_92_PT_1AC_WIN8_ADR6_HSB                                                                                     0x1AC2
#define _P0_92_PT_1AE_WIN8_ADR8_LSB                                                                                     0x1AE0
#define _P0_92_PT_1AE_WIN8_ADR8_MSB                                                                                     0x1AE1
#define _P0_92_PT_1AE_WIN8_ADR8_HSB                                                                                     0x1AE2
#define _P0_92_PT_1AF_WIN8_ADR9_LSB                                                                                     0x1AF0
#define _P0_92_PT_1AF_WIN8_ADR9_MSB                                                                                     0x1AF1
#define _P0_92_PT_1AF_WIN8_ADR9_HSB                                                                                     0x1AF2
#define _P0_92_PT_1B5_WIN9_ADR8_LSB                                                                                     0x1B50
#define _P0_92_PT_1B5_WIN9_ADR8_MSB                                                                                     0x1B51
#define _P0_92_PT_1B5_WIN9_ADR8_HSB                                                                                     0x1B52
#define _P0_92_PT_1B6_WIN9_ADR9_LSB                                                                                     0x1B60
#define _P0_92_PT_1B6_WIN9_ADR9_MSB                                                                                     0x1B61
#define _P0_92_PT_1B6_WIN9_ADR9_HSB                                                                                     0x1B62
#define _P0_92_PT_1BD_WIN4_1_ADR9_LSB                                                                                   0x1BD0
#define _P0_92_PT_1BD_WIN4_1_ADR9_MSB                                                                                   0x1BD1
#define _P0_92_PT_1BD_WIN4_1_ADR9_HSB                                                                                   0x1BD2
#define _P0_92_PT_1BE_WIN4_1_ADR10_LSB                                                                                  0x1BE0
#define _P0_92_PT_1BE_WIN4_1_ADR10_MSB                                                                                  0x1BE1
#define _P0_92_PT_1BE_WIN4_1_ADR10_HSB                                                                                  0x1BE2
#define _P0_92_PT_1C4_WIN4_2_ADR9_LSB                                                                                   0x1C40
#define _P0_92_PT_1C4_WIN4_2_ADR9_MSB                                                                                   0x1C41
#define _P0_92_PT_1C4_WIN4_2_ADR9_HSB                                                                                   0x1C42
#define _P0_92_PT_1C5_WIN4_2_ADR10_LSB                                                                                  0x1C50
#define _P0_92_PT_1C5_WIN4_2_ADR10_MSB                                                                                  0x1C51
#define _P0_92_PT_1C5_WIN4_2_ADR10_HSB                                                                                  0x1C52
#define _P0_92_PT_1CB_WIN4_3_ADR9_LSB                                                                                   0x1CB0
#define _P0_92_PT_1CB_WIN4_3_ADR9_MSB                                                                                   0x1CB1
#define _P0_92_PT_1CB_WIN4_3_ADR9_HSB                                                                                   0x1CB2
#define _P0_92_PT_1CC_WIN4_3_ADR10_LSB                                                                                  0x1CC0
#define _P0_92_PT_1CC_WIN4_3_ADR10_MSB                                                                                  0x1CC1
#define _P0_92_PT_1CC_WIN4_3_ADR10_HSB                                                                                  0x1CC2
#define _P0_92_PT_1D2_WIN4_4_ADR9_LSB                                                                                   0x1D20
#define _P0_92_PT_1D2_WIN4_4_ADR9_MSB                                                                                   0x1D21
#define _P0_92_PT_1D2_WIN4_4_ADR9_HSB                                                                                   0x1D22
#define _P0_92_PT_1D3_WIN4_4_ADR10_LSB                                                                                  0x1D30
#define _P0_92_PT_1D3_WIN4_4_ADR10_MSB                                                                                  0x1D31
#define _P0_92_PT_1D3_WIN4_4_ADR10_HSB                                                                                  0x1D32
#define _P0_92_PT_1D9_WIN4_5_ADR9_LSB                                                                                   0x1D90
#define _P0_92_PT_1D9_WIN4_5_ADR9_MSB                                                                                   0x1D91
#define _P0_92_PT_1D9_WIN4_5_ADR9_HSB                                                                                   0x1D92
#define _P0_92_PT_1DA_WIN4_5_ADR10_LSB                                                                                  0x1DA0
#define _P0_92_PT_1DA_WIN4_5_ADR10_MSB                                                                                  0x1DA1
#define _P0_92_PT_1DA_WIN4_5_ADR10_HSB                                                                                  0x1DA2
#define _P0_92_PT_1E0_WIN4_6_ADR9_LSB                                                                                   0x1E00
#define _P0_92_PT_1E0_WIN4_6_ADR9_MSB                                                                                   0x1E01
#define _P0_92_PT_1E0_WIN4_6_ADR9_HSB                                                                                   0x1E02
#define _P0_92_PT_1E1_WIN4_6_ADR10_LSB                                                                                  0x1E10
#define _P0_92_PT_1E1_WIN4_6_ADR10_MSB                                                                                  0x1E11
#define _P0_92_PT_1E1_WIN4_6_ADR10_HSB                                                                                  0x1E12
#define _P0_92_PT_1E7_WIN4_7_ADR9_LSB                                                                                   0x1E70
#define _P0_92_PT_1E7_WIN4_7_ADR9_MSB                                                                                   0x1E71
#define _P0_92_PT_1E7_WIN4_7_ADR9_HSB                                                                                   0x1E72
#define _P0_92_PT_1E8_WIN4_7_ADR10_LSB                                                                                  0x1E80
#define _P0_92_PT_1E8_WIN4_7_ADR10_MSB                                                                                  0x1E81
#define _P0_92_PT_1E8_WIN4_7_ADR10_HSB                                                                                  0x1E82
#define _P0_92_PT_1EE_WIN4_8_ADR9_LSB                                                                                   0x1EE0
#define _P0_92_PT_1EE_WIN4_8_ADR9_MSB                                                                                   0x1EE1
#define _P0_92_PT_1EE_WIN4_8_ADR9_HSB                                                                                   0x1EE2
#define _P0_92_PT_1EF_WIN4_8_ADR10_LSB                                                                                  0x1EF0
#define _P0_92_PT_1EF_WIN4_8_ADR10_MSB                                                                                  0x1EF1
#define _P0_92_PT_1EF_WIN4_8_ADR10_HSB                                                                                  0x1EF2
#define _P0_92_PT_200_WIN4_1_ADR0_LSB                                                                                   0x2000
#define _P0_92_PT_200_WIN4_1_ADR0_MSB                                                                                   0x2001
#define _P0_92_PT_200_WIN4_1_ADR0_HSB                                                                                   0x2002
#define _P0_92_PT_201_WIN4_1_ADR1_LSB                                                                                   0x2010
#define _P0_92_PT_201_WIN4_1_ADR1_MSB                                                                                   0x2011
#define _P0_92_PT_201_WIN4_1_ADR1_HSB                                                                                   0x2012
#define _P0_92_PT_202_WIN4_1_ADR2_LSB                                                                                   0x2020
#define _P0_92_PT_202_WIN4_1_ADR2_MSB                                                                                   0x2021
#define _P0_92_PT_202_WIN4_1_ADR2_HSB                                                                                   0x2022
#define _P0_92_PT_203_WIN4_1_ADR3_LSB                                                                                   0x2030
#define _P0_92_PT_203_WIN4_1_ADR3_MSB                                                                                   0x2031
#define _P0_92_PT_203_WIN4_1_ADR3_HSB                                                                                   0x2032
#define _P0_92_PT_204_WIN4_2_ADR0_LSB                                                                                   0x2040
#define _P0_92_PT_204_WIN4_2_ADR0_MSB                                                                                   0x2041
#define _P0_92_PT_204_WIN4_2_ADR0_HSB                                                                                   0x2042
#define _P0_92_PT_205_WIN4_2_ADR1_LSB                                                                                   0x2050
#define _P0_92_PT_205_WIN4_2_ADR1_MSB                                                                                   0x2051
#define _P0_92_PT_205_WIN4_2_ADR1_HSB                                                                                   0x2052
#define _P0_92_PT_206_WIN4_2_ADR2_LSB                                                                                   0x2060
#define _P0_92_PT_206_WIN4_2_ADR2_MSB                                                                                   0x2061
#define _P0_92_PT_206_WIN4_2_ADR2_HSB                                                                                   0x2062
#define _P0_92_PT_207_WIN4_2_ADR3_LSB                                                                                   0x2070
#define _P0_92_PT_207_WIN4_2_ADR3_MSB                                                                                   0x2071
#define _P0_92_PT_207_WIN4_2_ADR3_HSB                                                                                   0x2072
#define _P0_92_PT_208_WIN4_3_ADR0_LSB                                                                                   0x2080
#define _P0_92_PT_208_WIN4_3_ADR0_MSB                                                                                   0x2081
#define _P0_92_PT_208_WIN4_3_ADR0_HSB                                                                                   0x2082
#define _P0_92_PT_209_WIN4_3_ADR1_LSB                                                                                   0x2090
#define _P0_92_PT_209_WIN4_3_ADR1_MSB                                                                                   0x2091
#define _P0_92_PT_209_WIN4_3_ADR1_HSB                                                                                   0x2092
#define _P0_92_PT_20A_WIN4_3_ADR2_LSB                                                                                   0x20A0
#define _P0_92_PT_20A_WIN4_3_ADR2_MSB                                                                                   0x20A1
#define _P0_92_PT_20A_WIN4_3_ADR2_HSB                                                                                   0x20A2
#define _P0_92_PT_20B_WIN4_3_ADR3_LSB                                                                                   0x20B0
#define _P0_92_PT_20B_WIN4_3_ADR3_MSB                                                                                   0x20B1
#define _P0_92_PT_20B_WIN4_3_ADR3_HSB                                                                                   0x20B2
#define _P0_92_PT_20C_WIN4_4_ADR0_LSB                                                                                   0x20C0
#define _P0_92_PT_20C_WIN4_4_ADR0_MSB                                                                                   0x20C1
#define _P0_92_PT_20C_WIN4_4_ADR0_HSB                                                                                   0x20C2
#define _P0_92_PT_20D_WIN4_4_ADR1_LSB                                                                                   0x20D0
#define _P0_92_PT_20D_WIN4_4_ADR1_MSB                                                                                   0x20D1
#define _P0_92_PT_20D_WIN4_4_ADR1_HSB                                                                                   0x20D2
#define _P0_92_PT_20E_WIN4_4_ADR2_LSB                                                                                   0x20E0
#define _P0_92_PT_20E_WIN4_4_ADR2_MSB                                                                                   0x20E1
#define _P0_92_PT_20E_WIN4_4_ADR2_HSB                                                                                   0x20E2
#define _P0_92_PT_20F_WIN4_4_ADR3_LSB                                                                                   0x20F0
#define _P0_92_PT_20F_WIN4_4_ADR3_MSB                                                                                   0x20F1
#define _P0_92_PT_20F_WIN4_4_ADR3_HSB                                                                                   0x20F2
#define _P0_92_PT_210_WIN4_5_ADR0_LSB                                                                                   0x2100
#define _P0_92_PT_210_WIN4_5_ADR0_MSB                                                                                   0x2101
#define _P0_92_PT_210_WIN4_5_ADR0_HSB                                                                                   0x2102
#define _P0_92_PT_211_WIN4_5_ADR1_LSB                                                                                   0x2110
#define _P0_92_PT_211_WIN4_5_ADR1_MSB                                                                                   0x2111
#define _P0_92_PT_211_WIN4_5_ADR1_HSB                                                                                   0x2112
#define _P0_92_PT_212_WIN4_5_ADR2_LSB                                                                                   0x2120
#define _P0_92_PT_212_WIN4_5_ADR2_MSB                                                                                   0x2121
#define _P0_92_PT_212_WIN4_5_ADR2_HSB                                                                                   0x2122
#define _P0_92_PT_213_WIN4_5_ADR3_LSB                                                                                   0x2130
#define _P0_92_PT_213_WIN4_5_ADR3_MSB                                                                                   0x2131
#define _P0_92_PT_213_WIN4_5_ADR3_HSB                                                                                   0x2132
#define _P0_92_PT_214_WIN4_6_ADR0_LSB                                                                                   0x2140
#define _P0_92_PT_214_WIN4_6_ADR0_MSB                                                                                   0x2141
#define _P0_92_PT_214_WIN4_6_ADR0_HSB                                                                                   0x2142
#define _P0_92_PT_215_WIN4_6_ADR1_LSB                                                                                   0x2150
#define _P0_92_PT_215_WIN4_6_ADR1_MSB                                                                                   0x2151
#define _P0_92_PT_215_WIN4_6_ADR1_HSB                                                                                   0x2152
#define _P0_92_PT_216_WIN4_6_ADR2_LSB                                                                                   0x2160
#define _P0_92_PT_216_WIN4_6_ADR2_MSB                                                                                   0x2161
#define _P0_92_PT_216_WIN4_6_ADR2_HSB                                                                                   0x2162
#define _P0_92_PT_217_WIN4_6_ADR3_LSB                                                                                   0x2170
#define _P0_92_PT_217_WIN4_6_ADR3_MSB                                                                                   0x2171
#define _P0_92_PT_217_WIN4_6_ADR3_HSB                                                                                   0x2172
#define _P0_92_PT_218_WIN4_7_ADR0_LSB                                                                                   0x2180
#define _P0_92_PT_218_WIN4_7_ADR0_MSB                                                                                   0x2181
#define _P0_92_PT_218_WIN4_7_ADR0_HSB                                                                                   0x2182
#define _P0_92_PT_219_WIN4_7_ADR1_LSB                                                                                   0x2190
#define _P0_92_PT_219_WIN4_7_ADR1_MSB                                                                                   0x2191
#define _P0_92_PT_219_WIN4_7_ADR1_HSB                                                                                   0x2192
#define _P0_92_PT_21A_WIN4_7_ADR2_LSB                                                                                   0x21A0
#define _P0_92_PT_21A_WIN4_7_ADR2_MSB                                                                                   0x21A1
#define _P0_92_PT_21A_WIN4_7_ADR2_HSB                                                                                   0x21A2
#define _P0_92_PT_21B_WIN4_7_ADR3_LSB                                                                                   0x21B0
#define _P0_92_PT_21B_WIN4_7_ADR3_MSB                                                                                   0x21B1
#define _P0_92_PT_21B_WIN4_7_ADR3_HSB                                                                                   0x21B2
#define _P0_92_PT_21C_WIN4_8_ADR0_LSB                                                                                   0x21C0
#define _P0_92_PT_21C_WIN4_8_ADR0_MSB                                                                                   0x21C1
#define _P0_92_PT_21C_WIN4_8_ADR0_HSB                                                                                   0x21C2
#define _P0_92_PT_21D_WIN4_8_ADR1_LSB                                                                                   0x21D0
#define _P0_92_PT_21D_WIN4_8_ADR1_MSB                                                                                   0x21D1
#define _P0_92_PT_21D_WIN4_8_ADR1_HSB                                                                                   0x21D2
#define _P0_92_PT_21E_WIN4_8_ADR2_LSB                                                                                   0x21E0
#define _P0_92_PT_21E_WIN4_8_ADR2_MSB                                                                                   0x21E1
#define _P0_92_PT_21E_WIN4_8_ADR2_HSB                                                                                   0x21E2
#define _P0_92_PT_21F_WIN4_8_ADR3_LSB                                                                                   0x21F0
#define _P0_92_PT_21F_WIN4_8_ADR3_MSB                                                                                   0x21F1
#define _P0_92_PT_21F_WIN4_8_ADR3_HSB                                                                                   0x21F2


//--------------------------------------------------
// Digital Filter Port Register Part1 (Page 0)
//--------------------------------------------------
#define _P0_99_PT_01_DIGITAL_PHASE_CTRL                                                                                 0x01
#define _P0_99_PT_02_DIGITAL_NEGATIVE_SMEAR_CTRL                                                                        0x02
#define _P0_99_PT_03_DIGITAL_POSITIVE_SMEAR_CTRL                                                                        0x03
#define _P0_99_PT_04_DIGITAL_NEGATIVE_RINGING_CTRL                                                                      0x04
#define _P0_99_PT_05_DIGITAL_POSITIVE_RINGING_CTRL                                                                      0x05
#define _P0_99_PT_06_DIGITAL_MISMATCH_CTRL                                                                              0x06
#define _P0_99_PT_07_DIGITAL_COLOR_CTRL                                                                                 0x07
#define _P0_99_PT_08_DIGITAL_NOISE_CTRL                                                                                 0x08


//--------------------------------------------------
// Digital Filter Port Register Part2 (Page 0)
//--------------------------------------------------
#define _P0_99_PT_01_DIGITAL_NEW_PHASE_CTRL                                                                             0x01
#define _P0_99_PT_02_DIGITAL_NEW_PHASE_THD1_R                                                                           0x02
#define _P0_99_PT_03_DIGITAL_NEW_PHASE_THD_OFF_R                                                                        0x03
#define _P0_99_PT_04_DIGITAL_NEW_PHASE_GAIN_R                                                                           0x04
#define _P0_99_PT_05_DIGITAL_NEW_PHASE_THD1_G                                                                           0x05
#define _P0_99_PT_06_DIGITAL_NEW_PHASE_THD_OFF_G                                                                        0x06
#define _P0_99_PT_07_DIGITAL_NEW_PHASE_GAIN_G                                                                           0x07
#define _P0_99_PT_08_DIGITAL_NEW_PHASE_THD1_B                                                                           0x08
#define _P0_99_PT_09_DIGITAL_NEW_PHASE_THD_OFF_B                                                                        0x09
#define _P0_99_PT_0A_DIGITAL_NEW_PHASE_GAIN_B                                                                           0x0A
#define _P0_99_PT_0B_DIGITAL_DUMMY                                                                                      0x0B


//--------------------------------------------------
// Overall HDMI Function HDCP Port Register (Page 2)
//--------------------------------------------------
#define _P2_C4_PT_00_PORT_PAGE2_BKSV0                                                                                   0x00
#define _P2_C4_PT_01_PORT_PAGE2_BKSV1                                                                                   0x01
#define _P2_C4_PT_02_PORT_PAGE2_BKSV2                                                                                   0x02
#define _P2_C4_PT_03_PORT_PAGE2_BKSV3                                                                                   0x03
#define _P2_C4_PT_04_PORT_PAGE2_BKSV4                                                                                   0x04
#define _P2_C4_PT_08_PORT_PAGE2_RI0                                                                                     0x08
#define _P2_C4_PT_09_PORT_PAGE2_RI1                                                                                     0x09
#define _P2_C4_PT_0A_PORT_PAGE2_PJ                                                                                      0x0A
#define _P2_C4_PT_10_PORT_PAGE2_AKSV0                                                                                   0x10
#define _P2_C4_PT_11_PORT_PAGE2_AKSV1                                                                                   0x11
#define _P2_C4_PT_12_PORT_PAGE2_AKSV2                                                                                   0x12
#define _P2_C4_PT_13_PORT_PAGE2_AKSV3                                                                                   0x13
#define _P2_C4_PT_14_PORT_PAGE2_AKSV4                                                                                   0x14
#define _P2_C4_PT_15_PORT_PAGE2_AINFO                                                                                   0x15
#define _P2_C4_PT_18_PORT_PAGE2_AN0                                                                                     0x18
#define _P2_C4_PT_19_PORT_PAGE2_AN1                                                                                     0x19
#define _P2_C4_PT_1A_PORT_PAGE2_AN2                                                                                     0x1A
#define _P2_C4_PT_1B_PORT_PAGE2_AN3                                                                                     0x1B
#define _P2_C4_PT_1C_PORT_PAGE2_AN4                                                                                     0x1C
#define _P2_C4_PT_1D_PORT_PAGE2_AN5                                                                                     0x1D
#define _P2_C4_PT_1E_PORT_PAGE2_AN6                                                                                     0x1E
#define _P2_C4_PT_1F_PORT_PAGE2_AN7                                                                                     0x1F
#define _P2_C4_PT_40_PORT_PAGE2_BCAPS                                                                                   0x40
#define _P2_C4_PT_42_PORT_PAGE2_BSTATUS                                                                                 0x42
#define _P2_C4_PT_43_PORT_PAGE2_KSV_FIFO                                                                                0x43
#define _P2_C4_PT_C0_PORT_PAGE2_HDCP_FCR                                                                                0xC0
#define _P2_C4_PT_C1_PORT_PAGE2_HDCP_SIR                                                                                0xC1
#define _P2_C4_PT_C2_PORT_PAGE2_HDCP_SLAVE_ADD                                                                          0xC2


//--------------------------------------------------
// Overall HDMI Function Video Port Register (Page 2)
//--------------------------------------------------
#define _P2_CA_PT_00_PORT_PAGE2_HDMI_SCR                                                                                0x00
#define _P2_CA_PT_01_PORT_PAGE2_HDMI_N_VAL                                                                              0x01
#define _P2_CA_PT_02_PORT_PAGE2_HDMI_BCHCR                                                                              0x02
#define _P2_CA_PT_03_PORT_PAGE2_HDMI_AFCR                                                                               0x03
#define _P2_CA_PT_04_PORT_PAGE2_HDMI_AFSR                                                                               0x04
#define _P2_CA_PT_05_PORT_PAGE2_HDMI_MAGCR1                                                                             0x05
#define _P2_CA_PT_06_PORT_PAGE2_HDMI_MAGCR2                                                                             0x06
#define _P2_CA_PT_07_PORT_PAGE2_HDMI_MAG_M_FINAL                                                                        0x07
#define _P2_CA_PT_08_PORT_PAGE2_HDMI_MAG_L_FINAL                                                                        0x08
#define _P2_CA_PT_09_PORT_PAGE2_HDMI_MAG_R_FINAL                                                                        0x09
#define _P2_CA_PT_0A_PORT_PAGE2_AUDIO_LD_P_TIME_M                                                                       0x0A
#define _P2_CA_PT_0B_PORT_PAGE2_AUDIO_LD_P_TIME_N                                                                       0x0B
#define _P2_CA_PT_0C_PORT_PAGE2_ZCD_CTRL                                                                                0x0C
#define _P2_CA_PT_0D_PORT_PAGE2_ZCD_TIMEOUT                                                                             0x0D
#define _P2_CA_PT_0E_PORT_PAGE2_ZCD_STATUS                                                                              0x0E
#define _P2_CA_PT_10_PORT_PAGE2_HDMI_CMCR                                                                               0x10
#define _P2_CA_PT_11_PORT_PAGE2_HDMI_MCAPR                                                                              0x11
#define _P2_CA_PT_12_PORT_PAGE2_HDMI_SCAPR                                                                              0x12
#define _P2_CA_PT_13_PORT_PAGE2_HDMI_DCAPR0                                                                             0x13
#define _P2_CA_PT_14_PORT_PAGE2_HDMI_DCAPR1                                                                             0x14
#define _P2_CA_PT_15_PORT_PAGE2_HDMI_PSCR                                                                               0x15
#define _P2_CA_PT_16_PORT_PAGE2_HDMI_FDDR                                                                               0x16
#define _P2_CA_PT_17_PORT_PAGE2_HDMI_FDDF                                                                               0x17
#define _P2_CA_PT_18_PORT_PAGE2_HDMI_MFDDR                                                                              0x18
#define _P2_CA_PT_19_PORT_PAGE2_HDMI_MFDDF                                                                              0x19
#define _P2_CA_PT_1A_PORT_PAGE2_HDMI_FTR                                                                                0x1A
#define _P2_CA_PT_1B_PORT_PAGE2_HDMI_FBR                                                                                0x1B
#define _P2_CA_PT_1C_PORT_PAGE2_HDMI_ICPSNCR0                                                                           0x1C
#define _P2_CA_PT_1D_PORT_PAGE2_HDMI_ICPSNCR1                                                                           0x1D
#define _P2_CA_PT_1E_PORT_PAGE2_HDMI_PCPSNCR0                                                                           0x1E
#define _P2_CA_PT_1F_PORT_PAGE2_HDMI_PCPSNCR1                                                                           0x1F
#define _P2_CA_PT_20_PORT_PAGE2_HDMI_ICTPSR0                                                                            0x20
#define _P2_CA_PT_21_PORT_PAGE2_HDMI_ICTPSR1                                                                            0x21
#define _P2_CA_PT_22_PORT_PAGE2_HDMI_PCTPSR0                                                                            0x22
#define _P2_CA_PT_23_PORT_PAGE2_HDMI_PCTPSR1                                                                            0x23
#define _P2_CA_PT_24_PORT_PAGE2_HDMI_ICBPSR0                                                                            0x24
#define _P2_CA_PT_25_PORT_PAGE2_HDMI_ICBPSR1                                                                            0x25
#define _P2_CA_PT_26_PORT_PAGE2_HDMI_PCBPSR0                                                                            0x26
#define _P2_CA_PT_27_PORT_PAGE2_HDMI_PCBPSR1                                                                            0x27
#define _P2_CA_PT_28_PORT_PAGE2_HDMI_NTX1024TR0                                                                         0x28
#define _P2_CA_PT_29_PORT_PAGE2_HDMI_NTX1024TR1                                                                         0x29
#define _P2_CA_PT_2A_PORT_PAGE2_HDMI_STBPR                                                                              0x2A
#define _P2_CA_PT_2B_PORT_PAGE2_HDMI_NCPER                                                                              0x2B
#define _P2_CA_PT_2C_PORT_PAGE2_HDMI_PETR                                                                               0x2C
#define _P2_CA_PT_2D_PORT_PAGE2_HDMI_AAPNR                                                                              0x2D
#define _P2_CA_PT_2E_PORT_PAGE2_HDMI_APDMCR                                                                             0x2E
#define _P2_CA_PT_30_PORT_PAGE2_HDMI_AVMCR                                                                              0x30
#define _P2_CA_PT_31_PORT_PAGE2_HDMI_WDCR0                                                                              0x31
#define _P2_CA_PT_32_PORT_PAGE2_HDMI_WDCR1                                                                              0x32
#define _P2_CA_PT_33_PORT_PAGE2_HDMI_WDCR2                                                                              0x33
#define _P2_CA_PT_34_PORT_PAGE2_HDMI_DBCR                                                                               0x34
#define _P2_CA_PT_35_PORT_PAGE2_HDMI_APTMCR0                                                                            0x35
#define _P2_CA_PT_36_PORT_PAGE2_HDMI_APTMCR1                                                                            0x36
#define _P2_CA_PT_3B_PORT_PAGE2_HDMI_DPCR3                                                                              0x3B
#define _P2_CA_PT_3C_PORT_PAGE2_HDMI_SUMCM                                                                              0x3C
#define _P2_CA_PT_3D_PORT_PAGE2_HDMI_SUMCL                                                                              0x3D
#define _P2_CA_PT_40_PORT_PAGE2_HDMI_AWDSR                                                                              0x40
#define _P2_CA_PT_41_PORT_PAGE2_HDMI_VWDSR                                                                              0x41
#define _P2_CA_PT_42_PORT_PAGE2_HDMI_PAMICR                                                                             0x42
#define _P2_CA_PT_43_PORT_PAGE2_HDMI_PTRSV0                                                                             0x43
#define _P2_CA_PT_44_PORT_PAGE2_HDMI_PTRSV1                                                                             0x44
#define _P2_CA_PT_45_PORT_PAGE2_HDMI_PVGCR0                                                                             0x45
#define _P2_CA_PT_46_PORT_PAGE2_HDMI_PVGCR1                                                                             0x46
#define _P2_CA_PT_47_PORT_PAGE2_HDMI_PVGCR2                                                                             0x47
#define _P2_CA_PT_48_PORT_PAGE2_HDMI_PVSR0                                                                              0x48
#define _P2_CA_PT_49_PORT_PAGE2_HDMI_PVSR1                                                                              0x49
#define _P2_CA_PT_4A_PORT_PAGE2_HDMI_PVSR2                                                                              0x4A
#define _P2_CA_PT_50_PORT_PAGE2_HDMI_VCR                                                                                0x50
#define _P2_CA_PT_51_PORT_PAGE2_HDMI_ACRCR                                                                              0x51
#define _P2_CA_PT_52_PORT_PAGE2_HDMI_ACRSR0                                                                             0x52
#define _P2_CA_PT_53_PORT_PAGE2_HDMI_ACRSR1                                                                             0x53
#define _P2_CA_PT_54_PORT_PAGE2_HDMI_ACRSR2                                                                             0x54
#define _P2_CA_PT_55_PORT_PAGE2_HDMI_ACRSR3                                                                             0x55
#define _P2_CA_PT_56_PORT_PAGE2_HDMI_ACRSR4                                                                             0x56
#define _P2_CA_PT_57_PORT_PAGE2_HDMI_ACS0                                                                               0x57
#define _P2_CA_PT_58_PORT_PAGE2_HDMI_ACS1                                                                               0x58
#define _P2_CA_PT_59_PORT_PAGE2_HDMI_ACS2                                                                               0x59
#define _P2_CA_PT_5A_PORT_PAGE2_HDMI_ACS3                                                                               0x5A
#define _P2_CA_PT_5B_PORT_PAGE2_HDMI_ACS4                                                                               0x5B
#define _P2_CA_PT_60_PORT_PAGE2_HDMI_INTCR                                                                              0x60
#define _P2_CA_PT_61_PORT_PAGE2_HDMI_ALCR                                                                               0x61
#define _P2_CA_PT_62_PORT_PAGE2_HDMI_AOCR                                                                               0x62
#define _P2_CA_PT_63_PORT_PAGE2_HDMI_PEAC1                                                                              0x63
#define _P2_CA_PT_64_PORT_PAGE2_HDMI_PEAC2                                                                              0x64
#define _P2_CA_PT_70_PORT_PAGE2_HDMI_BCSR                                                                               0x70
#define _P2_CA_PT_71_PORT_PAGE2_HDMI_ASR0                                                                               0x71
#define _P2_CA_PT_72_PORT_PAGE2_HDMI_ASR1                                                                               0x72
#define _P2_CA_PT_80_PORT_PAGE2_HDMI_DPC_SET0                                                                           0x80
#define _P2_CA_PT_81_PORT_PAGE2_HDMI_DPC_SET1                                                                           0x81
#define _P2_CA_PT_82_PORT_PAGE2_HDMI_DPC_SET2                                                                           0x82
#define _P2_CA_PT_83_PORT_PAGE2_HDMI_DPC_SET3                                                                           0x83
#define _P2_CA_PT_88_PORT_PAGE2_HDMI_DET_4                                                                              0x88
#define _P2_CA_PT_8A_PORT_PAGE2_AUDIO_FREQDET                                                                           0x8A
#define _P2_CA_PT_8B_PORT_PAGE2_AUDIO_FREQ_RESULT                                                                       0x8B
#define _P2_CA_PT_8C_PORT_PAGE2_AUDIO_FREQ_RESULT_M                                                                     0x8C
#define _P2_CA_PT_8D_PORT_PAGE2_AUDIO_FREQ_RESULT_L                                                                     0x8D
#define _P2_CA_PT_8E_PORT_PAGE2_XTAL_DIV                                                                                0x8E
#define _P2_CA_PT_8F_PORT_PAGE2_TH0                                                                                     0x8F
#define _P2_CA_PT_90_PORT_PAGE2_TH1                                                                                     0x90
#define _P2_CA_PT_91_PORT_PAGE2_TH2                                                                                     0x91
#define _P2_CA_PT_92_PORT_PAGE2_TH3                                                                                     0x92
#define _P2_CA_PT_93_PORT_PAGE2_TH4                                                                                     0x93
#define _P2_CA_PT_94_PORT_PAGE2_TH5                                                                                     0x94
#define _P2_CA_PT_95_PORT_PAGE2_PRESET_S_CODE0                                                                          0x95
#define _P2_CA_PT_96_PORT_PAGE2_PRESET_S_CODE1                                                                          0x96
#define _P2_CA_PT_97_PORT_PAGE2_PRESET_S_CODE2                                                                          0x97
#define _P2_CA_PT_98_PORT_PAGE2_PRESET_S2_CODE                                                                          0x98
#define _P2_CA_PT_99_PORT_PAGE2_PRESET_D_CODE_0                                                                         0x99
#define _P2_CA_PT_9A_PORT_PAGE2_PRESET_D_CODE_1                                                                         0x9A
#define _P2_CA_PT_9B_PORT_PAGE2_PRESET_D_CODE_2                                                                         0x9B
#define _P2_CA_PT_9C_PORT_PAGE2_PRESET_D_CODE_3                                                                         0x9C
#define _P2_CA_PT_9D_PORT_PAGE2_PRESET_D_CODE_4                                                                         0x9D
#define _P2_CA_PT_9E_PORT_PAGE2_PRESET_D_CODE_5                                                                         0x9E
#define _P2_CA_PT_9F_PORT_PAGE2_PRESET_AFSM_MOD                                                                         0x9F
#define _P2_CA_PT_A0_PORT_PAGE2_HDMI_AFIFO_SET                                                                          0xA0
#define _P2_CA_PT_A4_PORT_PAGE2_HDMI_PTRSV_2                                                                            0xA4
#define _P2_CA_PT_A5_PORT_PAGE2_HDMI_PTRSV_3                                                                            0xA5
#define _P2_CA_PT_A6_PORT_PAGE2_HDMI_PARSV                                                                              0xA6
#define _P2_CA_PT_A7_PORT_PAGE2_HDMI_GPVS_0                                                                             0xA7
#define _P2_CA_PT_A8_PORT_PAGE2_HDMI_PVSR_3                                                                             0xA8
#define _P2_CA_PT_A9_PORT_PAGE2_HDMI_PVSR_4                                                                             0xA9
#define _P2_CA_PT_AA_PORT_PAGE2_HDMI_PVGCR3                                                                             0xAA
#define _P2_CA_PT_AB_PORT_PAGE2_HDMI_PVGCR4                                                                             0xAB
#define _P2_CA_PT_AE_PORT_PAGE2_HDMI_GDI_TEST_FUNC                                                                      0xAE
#define _P2_CA_PT_AF_PORT_PAGE2_HDMI_BED_FUNC_0                                                                         0xAF
#define _P2_CA_PT_B0_PORT_PAGE2_HDMI_BED_FUNC_1                                                                         0xB0
#define _P2_CA_PT_B1_PORT_PAGE2_HDMI_BED_FUNC_2                                                                         0xB1
#define _P2_CA_PT_B2_PORT_PAGE2_HDMI_BED_FUNC_3                                                                         0xB2
#define _P2_CA_PT_B3_PORT_PAGE2_HDMI_BED_FUNC_4                                                                         0xB3
#define _P2_CA_PT_B4_PORT_PAGE2_HDMI_BED_FUNC_5                                                                         0xB4
#define _P2_CA_PT_B5_PORT_PAGE2_HDMI_BED_FUNC_6                                                                         0xB5
#define _P2_CA_PT_B6_PORT_PAGE2_HDMI_BED_FUNC_7                                                                         0xB6
#define _P2_CA_PT_B7_PORT_PAGE2_HDMI_BED_FUNC_8                                                                         0xB7
#define _P2_CA_PT_B8_PORT_PAGE2_HDMI_BED_FUNC_9                                                                         0xB8
#define _P2_CA_PT_B9_PORT_PAGE2_HDMI_BED_FUNC_10                                                                        0xB9
#define _P2_CA_PT_BA_PORT_PAGE2_HDMI_BED_FUNC_11                                                                        0xBA
#define _P2_CA_PT_BB_PORT_PAGE2_HDMI_BED_FUNC_12                                                                        0xBB


//--------------------------------------------------
// Overall HDMI Function Video Port Register - New Function (Page 2)
//--------------------------------------------------
#define _P2_CA_PT_C0_PORT_PAGE2_PRESET_NF_CODE_0                                                                        0xC0
#define _P2_CA_PT_C1_PORT_PAGE2_PRESET_NF_CODE_1                                                                        0xC1
#define _P2_CA_PT_C2_PORT_PAGE2_PRESET_NF_CODE_2                                                                        0xC2
#define _P2_CA_PT_C3_PORT_PAGE2_PRESET_NF_CODE_3                                                                        0xC3
#define _P2_CA_PT_C4_PORT_PAGE2_PRESET_NF_CODE_4                                                                        0xC4
#define _P2_CA_PT_C5_PORT_PAGE2_PRESET_NF_CODE_5                                                                        0xC5
#define _P2_CA_PT_C6_PORT_PAGE2_PRESET_NF_CODE_6                                                                        0xC6
#define _P2_CA_PT_C7_PORT_PAGE2_PRESET_NF_CODE_7                                                                        0xC7
#define _P2_CA_PT_C8_PORT_PAGE2_PRESET_NF_CODE_8                                                                        0xC8
#define _P2_CA_PT_CC_PORT_PAGE2_PRESET_S_CODE0                                                                          0xCC
#define _P2_CA_PT_CD_PORT_PAGE2_PRESET_S_CODE1                                                                          0xCD
#define _P2_CA_PT_CE_PORT_PAGE2_PRESET_S_CODE2                                                                          0xCE
#define _P2_CA_PT_CF_PORT_PAGE2_PRESET_S2_CODE                                                                          0xCF
#define _P2_CA_PT_D0_PORT_PAGE2_HDMI_CMCR                                                                               0xD0
#define _P2_CA_PT_D2_PORT_PAGE2_HDMI_DNF_CODE_1                                                                         0xD2
#define _P2_CA_PT_D3_PORT_PAGE2_HDMI_DNF_CODE_2                                                                         0xD3
#define _P2_CA_PT_D4_PORT_PAGE2_HDMI_DNF_CODE_3                                                                         0xD4
#define _P2_CA_PT_D5_PORT_PAGE2_HDMI_SCAPR                                                                              0xD5
#define _P2_CA_PT_D6_PORT_PAGE2_AUD_BDRY_0                                                                              0xD6
#define _P2_CA_PT_D7_PORT_PAGE2_AUD_BDRY_1                                                                              0xD7
#define _P2_CA_PT_D8_PORT_PAGE2_AUD_BDRY_2                                                                              0xD8
#define _P2_CA_PT_D9_PORT_PAGE2_AUD_BDRY_3                                                                              0xD9
#define _P2_CA_PT_DA_PORT_PAGE2_AUD_BDRY_4                                                                              0xDA
#define _P2_CA_PT_DB_PORT_PAGE2_AUD_BDRY_5                                                                              0xDB
#define _P2_CA_PT_DC_PORT_PAGE2_AUD_BDRY_6                                                                              0xDC
#define _P2_CA_PT_DD_PORT_PAGE2_AUD_BDRY_7                                                                              0xDD
#define _P2_CA_PT_DE_PORT_PAGE2_AUD_BDRY_8                                                                              0xDE
#define _P2_CA_PT_DF_PORT_PAGE2_AUD_BDRY_9                                                                              0xDF
#define _P2_CA_PT_E0_PORT_PAGE2_AUD_BDRY_A                                                                              0xE0
#define _P2_CA_PT_E1_PORT_PAGE2_AUD_BDRY_B                                                                              0xE1
#define _P2_CA_PT_E2_PORT_PAGE2_P_SPREAD_0                                                                              0xE2
#define _P2_CA_PT_E3_PORT_PAGE2_P_SPREAD_1                                                                              0xE3
#define _P2_CA_PT_E4_PORT_PAGE2_P_SPREAD_2                                                                              0xE4
#define _P2_CA_PT_E5_PORT_PAGE2_P_SPREAD_3                                                                              0xE5
#define _P2_CA_PT_E6_PORT_PAGE2_NF_MAX                                                                                  0xE6
#define _P2_CA_PT_E7_PORT_PAGE2_NF_MIN                                                                                  0xE7
#define _P2_CA_PT_E8_PORT_PAGE2_NF_FINAL0                                                                               0xE8
#define _P2_CA_PT_E9_PORT_PAGE2_NF_FINAL1                                                                               0xE9
#define _P2_CA_PT_EA_PORT_PAGE2_NF_FINAL2                                                                               0xEA
#define _P2_CA_PT_EB_PORT_PAGE2_NF_OSEL                                                                                 0xEB
#define _P2_CA_PT_EC_PORT_PAGE2_NF_MNDIV                                                                                0xEC
#define _P2_CA_PT_ED_PORT_PAGE2_NF_CTRL                                                                                 0xED


//--------------------------------------------------
// DCC Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE0_NOR_FACTOR_H                                                                            0x00
#define _P7_CA_PT_01_PORT_PAGE0_NOR_FACTOR_M                                                                            0x01
#define _P7_CA_PT_02_PORT_PAGE0_NOR_FACTOR_L                                                                            0x02
#define _P7_CA_PT_06_PORT_PAGE0_SOFT_CLAMP                                                                              0x06
#define _P7_CA_PT_07_PORT_PAGE0_Y_MAX_LB_H                                                                              0x07
#define _P7_CA_PT_08_PORT_PAGE0_Y_MIN_HB_H                                                                              0x08
#define _P7_CA_PT_0C_PORT_PAGE0_POPUP_CTRL                                                                              0x0C
#define _P7_CA_PT_0E_PORT_PAGE0_Y_MAX_VAL_H                                                                             0x0E
#define _P7_CA_PT_0F_PORT_PAGE0_Y_MIN_VAL_H                                                                             0x0F
#define _P7_CA_PT_10_PORT_PAGE0_S0_VALUE                                                                                0x10
#define _P7_CA_PT_11_PORT_PAGE0_S1_VALUE                                                                                0x11
#define _P7_CA_PT_12_PORT_PAGE0_S2_VALUE                                                                                0x12
#define _P7_CA_PT_13_PORT_PAGE0_S3_VALUE                                                                                0x13
#define _P7_CA_PT_14_PORT_PAGE0_S4_VALUE                                                                                0x14
#define _P7_CA_PT_15_PORT_PAGE0_S5_VALUE                                                                                0x15
#define _P7_CA_PT_16_PORT_PAGE0_S6_VALUE                                                                                0x16
#define _P7_CA_PT_1E_PORT_PAGE0_READY_TO_READ                                                                           0x1E


//--------------------------------------------------
// DCC Port2 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE1_DEF_CRV01_H                                                                             0x00
#define _P7_CA_PT_01_PORT_PAGE1_DEF_CRV02_H                                                                             0x01
#define _P7_CA_PT_02_PORT_PAGE1_DEF_CRV03_H                                                                             0x02
#define _P7_CA_PT_03_PORT_PAGE1_DEF_CRV04_H                                                                             0x03
#define _P7_CA_PT_04_PORT_PAGE1_DEF_CRV05_H                                                                             0x04
#define _P7_CA_PT_05_PORT_PAGE1_DEF_CRV06_H                                                                             0x05
#define _P7_CA_PT_06_PORT_PAGE1_DEF_CRV07_H                                                                             0x06
#define _P7_CA_PT_07_PORT_PAGE1_DEF_CRV08_H                                                                             0x07
#define _P7_CA_PT_08_PORT_PAGE1_DEF_CRV09_H                                                                             0x08
#define _P7_CA_PT_09_PORT_PAGE1_DEF_CRV10_H                                                                             0x09
#define _P7_CA_PT_0A_PORT_PAGE1_DEF_CRV11_H                                                                             0x0A
#define _P7_CA_PT_0B_PORT_PAGE1_DEF_CRV12_H                                                                             0x0B
#define _P7_CA_PT_0C_PORT_PAGE1_DEF_CRV13_H                                                                             0x0C
#define _P7_CA_PT_0D_PORT_PAGE1_DEF_CRV14_H                                                                             0x0D
#define _P7_CA_PT_0E_PORT_PAGE1_DEF_CRV15_H                                                                             0x0E
#define _P7_CA_PT_0F_PORT_PAGE1_DEF_CRV16_H                                                                             0x0F
#define _P7_CA_PT_12_PORT_PAGE1_SAT_FACTOR                                                                              0x12


//--------------------------------------------------
// ICM Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_D3_PT_03_PORT_CMN_MST_00_DU_H                                                                               0x03
#define _P7_D3_PT_05_PORT_CMN_MST_01_DU_H                                                                               0x05
#define _P7_D3_PT_06_PORT_CMN_MST_01_DV_H                                                                               0x06
#define _P7_D3_PT_09_PORT_CMN_MST_03_DU_H                                                                               0x09
#define _P7_D3_PT_0A_PORT_CMN_MST_03_DV_H                                                                               0x0A
#define _P7_D3_PT_0D_PORT_CMN_MST_05_DU_H                                                                               0x0D
#define _P7_D3_PT_0E_PORT_CMN_MST_05_DV_H                                                                               0x0E
#define _P7_D3_PT_11_PORT_CMN_MST_07_DU_H                                                                               0x11
#define _P7_D3_PT_12_PORT_CMN_MST_07_DV_H                                                                               0x12
#define _P7_D3_PT_13_PORT_CMN_RWID_00_DU_H                                                                              0x13
#define _P7_D3_PT_15_PORT_CMN_RWID_01_DU_H                                                                              0x15
#define _P7_D3_PT_16_PORT_CMN_RWID_01_DV_H                                                                              0x16
#define _P7_D3_PT_19_PORT_CMN_RWID_03_DU_H                                                                              0x19
#define _P7_D3_PT_1A_PORT_CMN_RWID_03_DV_H                                                                              0x1A
#define _P7_D3_PT_1D_PORT_CMN_RWID_05_DU_H                                                                              0x1D
#define _P7_D3_PT_1E_PORT_CMN_RWID_05_DV_H                                                                              0x1E
#define _P7_D3_PT_21_PORT_CMN_RWID_07_DU_H                                                                              0x21
#define _P7_D3_PT_22_PORT_CMN_RWID_07_DV_H                                                                              0x22
#define _P7_D3_PT_23_PORT_CMN_LWID_00_DU_H                                                                              0x23
#define _P7_D3_PT_25_PORT_CMN_LWID_01_DU_H                                                                              0x25
#define _P7_D3_PT_26_PORT_CMN_LWID_01_DV_H                                                                              0x26
#define _P7_D3_PT_29_PORT_CMN_LWID_03_DU_H                                                                              0x29
#define _P7_D3_PT_2A_PORT_CMN_LWID_03_DV_H                                                                              0x2A
#define _P7_D3_PT_2D_PORT_CMN_LWID_05_DU_H                                                                              0x2D
#define _P7_D3_PT_2E_PORT_CMN_LWID_05_DV_H                                                                              0x2E
#define _P7_D3_PT_31_PORT_CMN_LWID_07_DU_H                                                                              0x31
#define _P7_D3_PT_32_PORT_CMN_LWID_07_DV_H                                                                              0x32
#define _P7_D3_PT_33_PORT_CMN_RBUF_00_DU_H                                                                              0x33
#define _P7_D3_PT_35_PORT_CMN_RBUF_01_DU_H                                                                              0x35
#define _P7_D3_PT_36_PORT_CMN_RBUF_01_DV_H                                                                              0x36
#define _P7_D3_PT_39_PORT_CMN_RBUF_03_DU_H                                                                              0x39
#define _P7_D3_PT_3A_PORT_CMN_RBUF_03_DV_H                                                                              0x3A
#define _P7_D3_PT_3D_PORT_CMN_RBUF_05_DU_H                                                                              0x3D
#define _P7_D3_PT_3E_PORT_CMN_RBUF_05_DV_H                                                                              0x3E
#define _P7_D3_PT_41_PORT_CMN_RBUF_07_DU_H                                                                              0x41
#define _P7_D3_PT_42_PORT_CMN_RBUF_07_DV_H                                                                              0x42
#define _P7_D3_PT_43_PORT_CMN_LBUF_00_DU_H                                                                              0x43
#define _P7_D3_PT_45_PORT_CMN_LBUF_01_DU_H                                                                              0x45
#define _P7_D3_PT_46_PORT_CMN_LBUF_01_DV_H                                                                              0x46
#define _P7_D3_PT_49_PORT_CMN_LBUF_03_DU_H                                                                              0x49
#define _P7_D3_PT_4A_PORT_CMN_LBUF_03_DV_H                                                                              0x4A
#define _P7_D3_PT_4D_PORT_CMN_LBUF_05_DU_H                                                                              0x4D
#define _P7_D3_PT_4E_PORT_CMN_LBUF_05_DV_H                                                                              0x4E
#define _P7_D3_PT_51_PORT_CMN_LBUF_07_DU_H                                                                              0x51
#define _P7_D3_PT_52_PORT_CMN_LBUF_07_DV_H                                                                              0x52
#define _P7_D3_PT_53_PORT_CMN_MST_UMAX_H                                                                                0x53
#define _P7_D3_PT_54_PORT_CMN_MST_UMAX_M                                                                                0x54
#define _P7_D3_PT_55_PORT_CMN_RWID_UMAX_H                                                                               0x55
#define _P7_D3_PT_56_PORT_CMN_RWID_UMAX_M                                                                               0x56
#define _P7_D3_PT_57_PORT_CMN_LWID_UMAX_H                                                                               0x57
#define _P7_D3_PT_58_PORT_CMN_LWID_UMAX_M                                                                               0x58
#define _P7_D3_PT_59_PORT_CMN_RBUF_UMAX_H                                                                               0x59
#define _P7_D3_PT_5A_PORT_CMN_RBUF_UMAX_M                                                                               0x5A
#define _P7_D3_PT_5B_PORT_CMN_LBUF_UMAX_H                                                                               0x5B
#define _P7_D3_PT_5C_PORT_CMN_LBUF_UMAX_M                                                                               0x5C
#define _P7_D3_PT_5D_PORT_CMN_RBUF_HUE_H                                                                                0x5D
#define _P7_D3_PT_5E_PORT_CMN_RBUF_HUE_M                                                                                0x5E
#define _P7_D3_PT_5F_PORT_CMN_RWID_RANGE_H                                                                              0x5F
#define _P7_D3_PT_60_PORT_CMN_RWID_RANGE_M                                                                              0x60
#define _P7_D3_PT_61_PORT_CMN_MST_RANGE_H                                                                               0x61
#define _P7_D3_PT_62_PORT_CMN_MST_RANGE_M                                                                               0x62
#define _P7_D3_PT_63_PORT_CMN_LWID_RANGE_H                                                                              0x63
#define _P7_D3_PT_64_PORT_CMN_LWID_RANGE_M                                                                              0x64
#define _P7_D3_PT_65_PORT_CMN_LBUF_RANGE_H                                                                              0x65
#define _P7_D3_PT_66_PORT_CMN_LBUF_RANGE_M                                                                              0x66
#define _P7_D3_PT_67_PORT_CMN_BRI_RANGE                                                                                 0x67
#define _P7_D3_PT_68_PORT_CMN_BRI_BUF_EN                                                                                0x68
#define _P7_D3_PT_69_PORT_CMN_M_AXIS_DELY_H                                                                             0x69
#define _P7_D3_PT_6A_PORT_CMN_M_AXIS_DELY_L                                                                             0x6A
#define _P7_D3_PT_6B_PORT_CMN_R_AXIS_DELY_H                                                                             0x6B
#define _P7_D3_PT_6C_PORT_CMN_R_AXIS_DELY_L                                                                             0x6C
#define _P7_D3_PT_6D_PORT_CMN_L_AXIS_DELY_H                                                                             0x6D
#define _P7_D3_PT_6E_PORT_CMN_L_AXIS_DELY_L                                                                             0x6E


//--------------------------------------------------
// Y-Peaking and Coring Part2 (D-Domain) (Page 7)
//--------------------------------------------------
#define _P7_D7_PT_00_PEAKING_C0                                                                                         0x00
#define _P7_D7_PT_01_PEAKING_C1                                                                                         0x01
#define _P7_D7_PT_02_PEAKING_C2                                                                                         0x02
#define _P7_D7_PT_03_CORING_MIN                                                                                         0x03
#define _P7_D7_PT_04_CORING_MAX_POS                                                                                     0x04
#define _P7_D7_PT_05_CORING_MAX_NEG                                                                                     0x05


//--------------------------------------------------
// DCR Port Register (Page 7)
//--------------------------------------------------
#define _P7_D9_PT_00_DCR_THESHOLD1_1                                                                                    0x00
#define _P7_D9_PT_02_DCR_ABOVE_TH1_NUM_2                                                                                0x02
#define _P7_D9_PT_03_DCR_ABOVE_TH1_NUM_1                                                                                0x03
#define _P7_D9_PT_04_DCR_ABOVE_TH1_NUM_0                                                                                0x04
#define _P7_D9_PT_05_DCR_ABOVE_TH1_VAL_4                                                                                0x05
#define _P7_D9_PT_06_DCR_ABOVE_TH1_VAL_3                                                                                0x06
#define _P7_D9_PT_07_DCR_ABOVE_TH1_VAL_2                                                                                0x07
#define _P7_D9_PT_08_DCR_ABOVE_TH1_VAL_1                                                                                0x08
#define _P7_D9_PT_14_DCR_HIGH_LV_VAL_R_1                                                                                0x14
#define _P7_D9_PT_15_DCR_LOW_LV_VAL_R_1                                                                                 0x15
#define _P7_D9_PT_1A_DCR_HIGH_LV_VAL_G_1                                                                                0x1A
#define _P7_D9_PT_1B_DCR_LOW_LV_VAL_G_1                                                                                 0x1B
#define _P7_D9_PT_20_DCR_HIGH_LV_VAL_B_1                                                                                0x20
#define _P7_D9_PT_21_DCR_LOW_LV_VAL_B_1                                                                                 0x21


//--------------------------------------------------
// TTS Audio Rate Up Sampling Control Coefficient Port Register (Page 8)
//--------------------------------------------------
#define _P8_05_PT_00_TTS_UP_SAMPLING_CTRL_00                                                                            0x00
#define _P8_05_PT_01_TTS_UP_SAMPLING_CTRL_01                                                                            0x01
#define _P8_05_PT_02_TTS_UP_SAMPLING_CTRL_02                                                                            0x02
#define _P8_05_PT_03_TTS_UP_SAMPLING_CTRL_03                                                                            0x03
#define _P8_05_PT_04_TTS_UP_SAMPLING_CTRL_04                                                                            0x04
#define _P8_05_PT_05_TTS_UP_SAMPLING_CTRL_05                                                                            0x05
#define _P8_05_PT_06_TTS_UP_SAMPLING_CTRL_06                                                                            0x06
#define _P8_05_PT_07_TTS_UP_SAMPLING_CTRL_07                                                                            0x07
#define _P8_05_PT_08_TTS_UP_SAMPLING_CTRL_08                                                                            0x08
#define _P8_05_PT_09_TTS_UP_SAMPLING_CTRL_09                                                                            0x09
#define _P8_05_PT_0A_TTS_UP_SAMPLING_CTRL_0A                                                                            0x0A
#define _P8_05_PT_0B_TTS_UP_SAMPLING_CTRL_0B                                                                            0x0B
#define _P8_05_PT_0C_TTS_UP_SAMPLING_CTRL_0C                                                                            0x0C
#define _P8_05_PT_0D_TTS_UP_SAMPLING_CTRL_0D                                                                            0x0D
#define _P8_05_PT_0E_TTS_UP_SAMPLING_CTRL_0E                                                                            0x0E
#define _P8_05_PT_0F_TTS_UP_SAMPLING_CTRL_0F                                                                            0x0F
#define _P8_05_PT_10_TTS_UP_SAMPLING_CTRL_10                                                                            0x10
#define _P8_05_PT_11_TTS_UP_SAMPLING_CTRL_11                                                                            0x11
#define _P8_05_PT_12_TTS_UP_SAMPLING_CTRL_12                                                                            0x12
#define _P8_05_PT_13_TTS_UP_SAMPLING_CTRL_13                                                                            0x13
#define _P8_05_PT_14_TTS_UP_SAMPLING_CTRL_14                                                                            0x14
#define _P8_05_PT_15_TTS_UP_SAMPLING_CTRL_15                                                                            0x15
#define _P8_05_PT_16_TTS_UP_SAMPLING_CTRL_16                                                                            0x16
#define _P8_05_PT_17_TTS_UP_SAMPLING_CTRL_17                                                                            0x17
#define _P8_05_PT_18_TTS_UP_SAMPLING_CTRL_18                                                                            0x18
#define _P8_05_PT_19_TTS_UP_SAMPLING_CTRL_19                                                                            0x19
#define _P8_05_PT_1A_TTS_UP_SAMPLING_CTRL_1A                                                                            0x1A
#define _P8_05_PT_1B_TTS_UP_SAMPLING_CTRL_1B                                                                            0x1B
#define _P8_05_PT_1C_TTS_UP_SAMPLING_CTRL_1C                                                                            0x1C
#define _P8_05_PT_1D_TTS_UP_SAMPLING_CTRL_1D                                                                            0x1D
#define _P8_05_PT_1E_TTS_UP_SAMPLING_CTRL_1E                                                                            0x1E
#define _P8_05_PT_1F_TTS_UP_SAMPLING_CTRL_1F                                                                            0x1F
#define _P8_05_PT_20_TTS_UP_SAMPLING_CTRL_20                                                                            0x20
#define _P8_05_PT_21_TTS_UP_SAMPLING_CTRL_21                                                                            0x21
#define _P8_05_PT_22_TTS_UP_SAMPLING_CTRL_22                                                                            0x22
#define _P8_05_PT_23_TTS_UP_SAMPLING_CTRL_23                                                                            0x23
#define _P8_05_PT_24_TTS_UP_SAMPLING_CTRL_24                                                                            0x24
#define _P8_05_PT_25_TTS_UP_SAMPLING_CTRL_25                                                                            0x25
#define _P8_05_PT_26_TTS_UP_SAMPLING_CTRL_26                                                                            0x26
#define _P8_05_PT_27_TTS_UP_SAMPLING_CTRL_27                                                                            0x27
#define _P8_05_PT_28_TTS_UP_SAMPLING_CTRL_28                                                                            0x28
#define _P8_05_PT_29_TTS_UP_SAMPLING_CTRL_29                                                                            0x29
#define _P8_05_PT_2A_TTS_UP_SAMPLING_CTRL_2A                                                                            0x2A
#define _P8_05_PT_2B_TTS_UP_SAMPLING_CTRL_2B                                                                            0x2B
#define _P8_05_PT_2C_TTS_UP_SAMPLING_CTRL_2C                                                                            0x2C
#define _P8_05_PT_2D_TTS_UP_SAMPLING_CTRL_2D                                                                            0x2D
#define _P8_05_PT_2E_TTS_UP_SAMPLING_CTRL_2E                                                                            0x2E
#define _P8_05_PT_2F_TTS_UP_SAMPLING_CTRL_2F                                                                            0x2F
#define _P8_05_PT_30_TTS_UP_SAMPLING_CTRL_30                                                                            0x30
#define _P8_05_PT_31_TTS_UP_SAMPLING_CTRL_31                                                                            0x31
#define _P8_05_PT_32_TTS_UP_SAMPLING_CTRL_32                                                                            0x32
#define _P8_05_PT_33_TTS_UP_SAMPLING_CTRL_33                                                                            0x33
#define _P8_05_PT_34_TTS_UP_SAMPLING_CTRL_34                                                                            0x34
#define _P8_05_PT_35_TTS_UP_SAMPLING_CTRL_35                                                                            0x35
#define _P8_05_PT_36_TTS_UP_SAMPLING_CTRL_36                                                                            0x36
#define _P8_05_PT_37_TTS_UP_SAMPLING_CTRL_37                                                                            0x37
#define _P8_05_PT_38_TTS_UP_SAMPLING_CTRL_38                                                                            0x38
#define _P8_05_PT_39_TTS_UP_SAMPLING_CTRL_39                                                                            0x39
#define _P8_05_PT_3A_TTS_UP_SAMPLING_CTRL_3A                                                                            0x3A
#define _P8_05_PT_3B_TTS_UP_SAMPLING_CTRL_3B                                                                            0x3B
#define _P8_05_PT_3C_TTS_UP_SAMPLING_CTRL_3C                                                                            0x3C
#define _P8_05_PT_3D_TTS_UP_SAMPLING_CTRL_3D                                                                            0x3D
#define _P8_05_PT_3E_TTS_UP_SAMPLING_CTRL_3E                                                                            0x3E
#define _P8_05_PT_3F_TTS_UP_SAMPLING_CTRL_3F                                                                            0x3F
#define _P8_05_PT_40_TTS_UP_SAMPLING_CTRL_40                                                                            0x40
#define _P8_05_PT_41_TTS_UP_SAMPLING_CTRL_41                                                                            0x41
#define _P8_05_PT_42_TTS_UP_SAMPLING_CTRL_42                                                                            0x42
#define _P8_05_PT_43_TTS_UP_SAMPLING_CTRL_43                                                                            0x43
#define _P8_05_PT_44_TTS_UP_SAMPLING_CTRL_44                                                                            0x44
#define _P8_05_PT_45_TTS_UP_SAMPLING_CTRL_45                                                                            0x45
#define _P8_05_PT_46_TTS_UP_SAMPLING_CTRL_46                                                                            0x46
#define _P8_05_PT_47_TTS_UP_SAMPLING_CTRL_47                                                                            0x47
#define _P8_05_PT_48_TTS_UP_SAMPLING_CTRL_48                                                                            0x48
#define _P8_05_PT_49_TTS_UP_SAMPLING_CTRL_49                                                                            0x49
#define _P8_05_PT_4A_TTS_UP_SAMPLING_CTRL_4A                                                                            0x4A
#define _P8_05_PT_4B_TTS_UP_SAMPLING_CTRL_4B                                                                            0x4B
#define _P8_05_PT_4C_TTS_UP_SAMPLING_CTRL_4C                                                                            0x4C
#define _P8_05_PT_4D_TTS_UP_SAMPLING_CTRL_4D                                                                            0x4D
#define _P8_05_PT_4E_TTS_UP_SAMPLING_CTRL_4E                                                                            0x4E
#define _P8_05_PT_4F_TTS_UP_SAMPLING_CTRL_4F                                                                            0x4F
#define _P8_05_PT_50_TTS_UP_SAMPLING_CTRL_50                                                                            0x50
#define _P8_05_PT_51_TTS_UP_SAMPLING_CTRL_51                                                                            0x51
#define _P8_05_PT_52_TTS_UP_SAMPLING_CTRL_52                                                                            0x52
#define _P8_05_PT_53_TTS_UP_SAMPLING_CTRL_53                                                                            0x53
#define _P8_05_PT_54_TTS_UP_SAMPLING_CTRL_54                                                                            0x54
#define _P8_05_PT_55_TTS_UP_SAMPLING_CTRL_55                                                                            0x55
#define _P8_05_PT_56_TTS_UP_SAMPLING_CTRL_56                                                                            0x56
#define _P8_05_PT_57_TTS_UP_SAMPLING_CTRL_57                                                                            0x57
#define _P8_05_PT_58_TTS_UP_SAMPLING_CTRL_58                                                                            0x58
#define _P8_05_PT_59_TTS_UP_SAMPLING_CTRL_59                                                                            0x59
#define _P8_05_PT_5A_TTS_UP_SAMPLING_CTRL_5A                                                                            0x5A
#define _P8_05_PT_5B_TTS_UP_SAMPLING_CTRL_5B                                                                            0x5B
#define _P8_05_PT_5C_TTS_UP_SAMPLING_CTRL_5C                                                                            0x5C
#define _P8_05_PT_5D_TTS_UP_SAMPLING_CTRL_5D                                                                            0x5D
#define _P8_05_PT_5E_TTS_UP_SAMPLING_CTRL_5E                                                                            0x5E
#define _P8_05_PT_5F_TTS_UP_SAMPLING_CTRL_5F                                                                            0x5F
#define _P8_05_PT_60_TTS_UP_SAMPLING_CTRL_60                                                                            0x60
#define _P8_05_PT_61_TTS_UP_SAMPLING_CTRL_61                                                                            0x61
#define _P8_05_PT_62_TTS_UP_SAMPLING_CTRL_62                                                                            0x62
#define _P8_05_PT_63_TTS_UP_SAMPLING_CTRL_63                                                                            0x63
#define _P8_05_PT_64_TTS_UP_SAMPLING_CTRL_64                                                                            0x64
#define _P8_05_PT_65_TTS_UP_SAMPLING_CTRL_65                                                                            0x65
#define _P8_05_PT_66_TTS_UP_SAMPLING_CTRL_66                                                                            0x66
#define _P8_05_PT_67_TTS_UP_SAMPLING_CTRL_67                                                                            0x67
#define _P8_05_PT_68_TTS_UP_SAMPLING_CTRL_68                                                                            0x68
#define _P8_05_PT_69_TTS_UP_SAMPLING_CTRL_69                                                                            0x69
#define _P8_05_PT_6A_TTS_UP_SAMPLING_CTRL_6A                                                                            0x6A
#define _P8_05_PT_6B_TTS_UP_SAMPLING_CTRL_6B                                                                            0x6B
#define _P8_05_PT_6C_TTS_UP_SAMPLING_CTRL_6C                                                                            0x6C
#define _P8_05_PT_6D_TTS_UP_SAMPLING_CTRL_6D                                                                            0x6D
#define _P8_05_PT_6E_TTS_UP_SAMPLING_CTRL_6E                                                                            0x6E
#define _P8_05_PT_6F_TTS_UP_SAMPLING_CTRL_6F                                                                            0x6F
#define _P8_05_PT_70_TTS_UP_SAMPLING_CTRL_70                                                                            0x70
#define _P8_05_PT_71_TTS_UP_SAMPLING_CTRL_71                                                                            0x71
#define _P8_05_PT_72_TTS_UP_SAMPLING_CTRL_72                                                                            0x72
#define _P8_05_PT_73_TTS_UP_SAMPLING_CTRL_73                                                                            0x73
#define _P8_05_PT_74_TTS_UP_SAMPLING_CTRL_74                                                                            0x74
#define _P8_05_PT_75_TTS_UP_SAMPLING_CTRL_75                                                                            0x75
#define _P8_05_PT_76_TTS_UP_SAMPLING_CTRL_76                                                                            0x76
#define _P8_05_PT_77_TTS_UP_SAMPLING_CTRL_77                                                                            0x77
#define _P8_05_PT_78_TTS_UP_SAMPLING_CTRL_78                                                                            0x78
#define _P8_05_PT_79_TTS_UP_SAMPLING_CTRL_79                                                                            0x79
#define _P8_05_PT_7A_TTS_UP_SAMPLING_CTRL_7A                                                                            0x7A
#define _P8_05_PT_7B_TTS_UP_SAMPLING_CTRL_7B                                                                            0x7B
#define _P8_05_PT_7C_TTS_UP_SAMPLING_CTRL_7C                                                                            0x7C
#define _P8_05_PT_7D_TTS_UP_SAMPLING_CTRL_7D                                                                            0x7D
#define _P8_05_PT_7E_TTS_UP_SAMPLING_CTRL_7E                                                                            0x7E
#define _P8_05_PT_7F_TTS_UP_SAMPLING_CTRL_7F                                                                            0x7F


//--------------------------------------------------
// Embedded Timing Controller Port Register (Page 15)
//--------------------------------------------------
#define _P15_A4_PT_00_TC_CTRL0                                                                                          0x00
#define _P15_A4_PT_01_TC_CTRL1                                                                                          0x01
#define _P15_A4_PT_02_FLICK_CTRL0                                                                                       0x02
#define _P15_A4_PT_03_FLICK_CTRL1                                                                                       0x03
#define _P15_A4_PT_04_FLICK_CTRL2                                                                                       0x04
#define _P15_A4_PT_05_FLICK_CTRL3                                                                                       0x05
#define _P15_A4_PT_06_TC_CTRL2                                                                                          0x06
#define _P15_A4_PT_07_TC_CTRL3                                                                                          0x07
#define _P15_A4_PT_08_TC_CTRL4                                                                                          0x08
#define _P15_A4_PT_09_TC_CTRL5                                                                                          0x09
#define _P15_A4_PT_80_TC7_VS_MSB                                                                                        0x80
#define _P15_A4_PT_81_TC7_VS_LSB                                                                                        0x81
#define _P15_A4_PT_82_TC7_VE_MSB                                                                                        0x82
#define _P15_A4_PT_83_TC7_VE_LSB                                                                                        0x83
#define _P15_A4_PT_84_TC7_HS_MSB                                                                                        0x84
#define _P15_A4_PT_85_TC7_HS_LSB                                                                                        0x85
#define _P15_A4_PT_86_TC7_HE_MSB                                                                                        0x86
#define _P15_A4_PT_87_TC7_HE_LSB                                                                                        0x87
#define _P15_A4_PT_88_TC7_CTRL                                                                                          0x88
#define _P15_A4_PT_89_TC7_RESERVE                                                                                       0x89
#define _P15_A4_PT_90_TC8_VS_MSB                                                                                        0x90
#define _P15_A4_PT_91_TC8_VS_LSB                                                                                        0x91
#define _P15_A4_PT_92_TC8_VE_MSB                                                                                        0x92
#define _P15_A4_PT_93_TC8_VE_LSB                                                                                        0x93
#define _P15_A4_PT_94_TC8_HS_MSB                                                                                        0x94
#define _P15_A4_PT_95_TC8_HS_LSB                                                                                        0x95
#define _P15_A4_PT_96_TC8_HE_MSB                                                                                        0x96
#define _P15_A4_PT_97_TC8_HE_LSB                                                                                        0x97
#define _P15_A4_PT_98_TC8_CTRL                                                                                          0x98
#define _P15_A4_PT_99_TC8_RESERVE                                                                                       0x99
#define _P15_A4_PT_A0_TC9_VS_MSB                                                                                        0xA0
#define _P15_A4_PT_A1_TC9_VS_LSB                                                                                        0xA1
#define _P15_A4_PT_A2_TC9_VE_MSB                                                                                        0xA2
#define _P15_A4_PT_A3_TC9_VE_LSB                                                                                        0xA3
#define _P15_A4_PT_A4_TC9_HS_MSB                                                                                        0xA4
#define _P15_A4_PT_A5_TC9_HS_LSB                                                                                        0xA5
#define _P15_A4_PT_A6_TC9_HE_MSB                                                                                        0xA6
#define _P15_A4_PT_A7_TC9_HE_LSB                                                                                        0xA7
#define _P15_A4_PT_A8_TC9_CTRL                                                                                          0xA8
#define _P15_A4_PT_A9_TC9_RESERVE                                                                                       0xA9
#define _P15_A4_PT_C0_TC11_VS_MSB                                                                                       0xC0
#define _P15_A4_PT_C1_TC11_VS_LSB                                                                                       0xC1
#define _P15_A4_PT_C2_TC11_VE_MSB                                                                                       0xC2
#define _P15_A4_PT_C3_TC11_VE_LSB                                                                                       0xC3
#define _P15_A4_PT_C4_TC11_HS_MSB                                                                                       0xC4
#define _P15_A4_PT_C5_TC11_HS_LSB                                                                                       0xC5
#define _P15_A4_PT_C6_TC11_HE_MSB                                                                                       0xC6
#define _P15_A4_PT_C7_TC11_HE_LSB                                                                                       0xC7
#define _P15_A4_PT_C8_TC11_CTRL                                                                                         0xC8
#define _P15_A4_PT_C9_TC11_DOT_MASK                                                                                     0xC9
#define _P15_A4_PT_CA_TC11_RESERVE                                                                                      0xCA
#define _P15_A4_PT_D0_TC12_VS_MSB                                                                                       0xD0
#define _P15_A4_PT_D1_TC12_VS_LSB                                                                                       0xD1
#define _P15_A4_PT_D2_TC12_VE_MSB                                                                                       0xD2
#define _P15_A4_PT_D3_TC12_VE_LSB                                                                                       0xD3
#define _P15_A4_PT_D4_TC12_HS_MSB                                                                                       0xD4
#define _P15_A4_PT_D5_TC12_HS_LSB                                                                                       0xD5
#define _P15_A4_PT_D6_TC12_HE_MSB                                                                                       0xD6
#define _P15_A4_PT_D7_TC12_HE_LSB                                                                                       0xD7
#define _P15_A4_PT_D8_TC12_CTRL                                                                                         0xD8
#define _P15_A4_PT_D9_TC12_DOT_MASK                                                                                     0xD9
#define _P15_A4_PT_DA_TC12_RESERVE                                                                                      0xDA
#define _P15_A4_PT_E0_TC13_VS_MSB                                                                                       0xE0
#define _P15_A4_PT_E1_TC13_VS_LSB                                                                                       0xE1
#define _P15_A4_PT_E2_TC13_VE_MSB                                                                                       0xE2
#define _P15_A4_PT_E3_TC13_VE_LSB                                                                                       0xE3
#define _P15_A4_PT_E4_TC13_HS_MSB                                                                                       0xE4
#define _P15_A4_PT_E5_TC13_HS_LSB                                                                                       0xE5
#define _P15_A4_PT_E6_TC13_HE_MSB                                                                                       0xE6
#define _P15_A4_PT_E7_TC13_HE_LSB                                                                                       0xE7
#define _P15_A4_PT_E8_TC13_CTRL                                                                                         0xE8
#define _P15_A4_PT_E9_TC13_DOT_MASK                                                                                     0xE9
#define _P15_A4_PT_EA_TC13_RESERVE                                                                                      0xEA


//--------------------------------------------------
// DP Rx0 AUX DPCD Table (Page B7)
//--------------------------------------------------
#define _PB7_C4_PT_00000_DPCD_REV                                                                                       0x00000
#define _PB7_C4_PT_00001_DPCD_MAX_LINK_RATE                                                                             0x00001
#define _PB7_C4_PT_00002_DPCD_MAX_LINK_COUNT                                                                            0x00002
#define _PB7_C4_PT_00003_DPCD_MAX_DOWNSPREAD                                                                            0x00003
#define _PB7_C4_PT_00004_DPCD_NORP                                                                                      0x00004
#define _PB7_C4_PT_00005_DPCD_DOWNSTREAM_PORT                                                                           0x00005
#define _PB7_C4_PT_00006_DPCD_MAIN_LINK_CH_CODING                                                                       0x00006
#define _PB7_C4_PT_00007_DPCD_DOWNSTREAM_PORT_COUNT                                                                     0x00007
#define _PB7_C4_PT_00008_DPCD_RX_PORT0_CAP0                                                                             0x00008
#define _PB7_C4_PT_00009_DPCD_RX_PORT0_CAP1                                                                             0x00009
#define _PB7_C4_PT_0000A_DPCD_RX_PORT1_CAP0                                                                             0x0000A
#define _PB7_C4_PT_0000B_DPCD_RX_PORT1_CAP1                                                                             0x0000B
#define _PB7_C4_PT_0000C_DPCD_I2C_SPEED_CTRL                                                                            0x0000C
#define _PB7_C4_PT_0000D_DPCD_EDP_CON_CAP                                                                               0x0000D
#define _PB7_C4_PT_0000E_DPCD_E_RESERVE                                                                                 0x0000E
#define _PB7_C4_PT_00020_DPCD_SINK_VIDEO_FALLBACK_FORMATS                                                               0x00020
#define _PB7_C4_PT_00021_MSTM_CAP                                                                                       0x00021
#define _PB7_C4_PT_00022_NUMBER_OF_AUDIO_ENDPOINTS                                                                      0x00022
#define _PB7_C4_PT_00030_GUID30                                                                                         0x00030
#define _PB7_C4_PT_00031_GUID31                                                                                         0x00031
#define _PB7_C4_PT_00032_GUID32                                                                                         0x00032
#define _PB7_C4_PT_00033_GUID33                                                                                         0x00033
#define _PB7_C4_PT_00034_GUID34                                                                                         0x00034
#define _PB7_C4_PT_00035_GUID35                                                                                         0x00035
#define _PB7_C4_PT_00036_GUID36                                                                                         0x00036
#define _PB7_C4_PT_00037_GUID37                                                                                         0x00037
#define _PB7_C4_PT_00038_GUID38                                                                                         0x00038
#define _PB7_C4_PT_00039_GUID39                                                                                         0x00039
#define _PB7_C4_PT_0003A_GUID3A                                                                                         0x0003A
#define _PB7_C4_PT_0003B_GUID3B                                                                                         0x0003B
#define _PB7_C4_PT_0003C_GUID3C                                                                                         0x0003C
#define _PB7_C4_PT_0003D_GUID3D                                                                                         0x0003D
#define _PB7_C4_PT_0003E_GUID3E                                                                                         0x0003E
#define _PB7_C4_PT_0003F_GUID3F                                                                                         0x0003F
#define _PB7_C4_PT_00080_DPCD_80                                                                                        0x00080
#define _PB7_C4_PT_00084_DPCD_84                                                                                        0x00084
#define _PB7_C4_PT_00100_DPCD_LINK_BW_SET                                                                               0x00100
#define _PB7_C4_PT_00101_DPCD_LINK_COUNT_SET                                                                            0x00101
#define _PB7_C4_PT_00102_DPCD_TRAINING_PATTERN_SET                                                                      0x00102
#define _PB7_C4_PT_00103_DPCD_TRAINING_LANE0_SET                                                                        0x00103
#define _PB7_C4_PT_00104_DPCD_TRAINING_LANE1_SET                                                                        0x00104
#define _PB7_C4_PT_00105_DPCD_TRAINING_LANE2_SET                                                                        0x00105
#define _PB7_C4_PT_00106_DPCD_TRAINING_LANE3_SET                                                                        0x00106
#define _PB7_C4_PT_00107_DPCD_DOWNSPREAD_CTRL                                                                           0x00107
#define _PB7_C4_PT_00108_DPCD_MLC_CODING_SET                                                                            0x00108
#define _PB7_C4_PT_00109_DPCD_I2C_SPEED_SET                                                                             0x00109
#define _PB7_C4_PT_0010A_DPCD_EDP_CON_SET                                                                               0x0010A
#define _PB7_C4_PT_0010B_DPCD10B                                                                                        0x0010B
#define _PB7_C4_PT_0010C_DPCD10C                                                                                        0x0010C
#define _PB7_C4_PT_0010D_DPCD10D                                                                                        0x0010D
#define _PB7_C4_PT_0010E_DPCD10E                                                                                        0x0010E
#define _PB7_C4_PT_0010F_DPCD10F                                                                                        0x0010F
#define _PB7_C4_PT_00110_DPCD110                                                                                        0x00110
#define _PB7_C4_PT_00111_DPCD111                                                                                        0x00111
#define _PB7_C4_PT_00118_DPCD118                                                                                        0x00118
#define _PB7_C4_PT_00119_DPCD119                                                                                        0x00119
#define _PB7_C4_PT_001A1_DPCD1A1                                                                                        0x001A1
#define _PB7_C4_PT_00200_DPCD_SINK_COUNT                                                                                0x00200
#define _PB7_C4_PT_00201_DPCD_DEVICE_IRQ_VECTOR                                                                         0x00201
#define _PB7_C4_PT_00202_DPCD_LANE0_1_STATUS                                                                            0x00202
#define _PB7_C4_PT_00203_DPCD_LANE2_3_STATUS                                                                            0x00203
#define _PB7_C4_PT_00204_LANE_ALIGN_STATUS_UPDATED                                                                      0x00204
#define _PB7_C4_PT_00205_SINK_STATUS                                                                                    0x00205
#define _PB7_C4_PT_00206_ADJUST_REQUEST_LANE0_1                                                                         0x00206
#define _PB7_C4_PT_00207_ADJUST_REQUEST_LANE2_3                                                                         0x00207
#define _PB7_C4_PT_00208_TRAINING_SCORE_LANE0                                                                           0x00208
#define _PB7_C4_PT_00209_TRAINING_SCORE_LANE1                                                                           0x00209
#define _PB7_C4_PT_0020A_TRAINING_SCORE_LANE2                                                                           0x0020A
#define _PB7_C4_PT_0020B_TRAINING_SCORE_LANE3                                                                           0x0020B
#define _PB7_C4_PT_0020C_DPCD20C                                                                                        0x0020C
#define _PB7_C4_PT_00210_SYMBOL_ERROR_COUNT_LANE0_L                                                                     0x00210
#define _PB7_C4_PT_00211_SYMBOL_ERROR_COUNT_LANE0_H                                                                     0x00211
#define _PB7_C4_PT_00212_SYMBOL_ERROR_COUNT_LANE1_L                                                                     0x00212
#define _PB7_C4_PT_00213_SYMBOL_ERROR_COUNT_LANE1_H                                                                     0x00213
#define _PB7_C4_PT_00214_SYMBOL_ERROR_COUNT_LANE2_L                                                                     0x00214
#define _PB7_C4_PT_00215_SYMBOL_ERROR_COUNT_LANE2_H                                                                     0x00215
#define _PB7_C4_PT_00216_SYMBOL_ERROR_COUNT_LANE3_L                                                                     0x00216
#define _PB7_C4_PT_00217_SYMBOL_ERROR_COUNT_LANE3_H                                                                     0x00217
#define _PB7_C4_PT_00218_TEST_REQUEST                                                                                   0x00218
#define _PB7_C4_PT_00219_TEST_LINK_RATE                                                                                 0x00219
#define _PB7_C4_PT_00220_TEST_LANE_COUNT                                                                                0x00220
#define _PB7_C4_PT_00221_TEST_VIDEO_PATTERN_TYPE                                                                        0x00221
#define _PB7_C4_PT_00222_TEST_H_TOTAL_H                                                                                 0x00222
#define _PB7_C4_PT_00223_TEST_H_TOTAL_L                                                                                 0x00223
#define _PB7_C4_PT_00224_TEST_V_TOTAL_H                                                                                 0x00224
#define _PB7_C4_PT_00225_TEST_V_TOTAL_L                                                                                 0x00225
#define _PB7_C4_PT_00226_TEST_H_START_H                                                                                 0x00226
#define _PB7_C4_PT_00227_TEST_H_START_L                                                                                 0x00227
#define _PB7_C4_PT_00228_TEST_V_START_H                                                                                 0x00228
#define _PB7_C4_PT_00229_TEST_V_START_L                                                                                 0x00229
#define _PB7_C4_PT_0022A_TEST_HSYNC_H                                                                                   0x0022A
#define _PB7_C4_PT_0022B_TEST_HSYNC_L                                                                                   0x0022B
#define _PB7_C4_PT_0022C_TEST_VSYNC_H                                                                                   0x0022C
#define _PB7_C4_PT_0022D_TEST_VSYNC_L                                                                                   0x0022D
#define _PB7_C4_PT_0022E_TEST_H_WIDTH_H                                                                                 0x0022E
#define _PB7_C4_PT_0022F_TEST_H_WIDTH_L                                                                                 0x0022F
#define _PB7_C4_PT_00230_TEST_V_WIDTH_H                                                                                 0x00230
#define _PB7_C4_PT_00231_TEST_V_WIDTH_L                                                                                 0x00231
#define _PB7_C4_PT_00232_TEST_MISC1                                                                                     0x00232
#define _PB7_C4_PT_00233_TEST_MISC2                                                                                     0x00233
#define _PB7_C4_PT_00234_TEST_REFRESH_RATE_NUM                                                                          0x00234
#define _PB7_C4_PT_00240_TEST_CRC_R_CR_L                                                                                0x00240
#define _PB7_C4_PT_00241_TEST_CRC_R_CR_H                                                                                0x00241
#define _PB7_C4_PT_00242_TEST_CRC_G_Y_L                                                                                 0x00242
#define _PB7_C4_PT_00243_TEST_CRC_G_Y_H                                                                                 0x00243
#define _PB7_C4_PT_00244_TEST_CRC_B_CB_L                                                                                0x00244
#define _PB7_C4_PT_00245_TEST_CRC_B_CB_H                                                                                0x00245
#define _PB7_C4_PT_00246_TEST_SINK_MISC                                                                                 0x00246
#define _PB7_C4_PT_00248_PHY_TEST_PATTERN                                                                               0x00248
#define _PB7_C4_PT_00260_TEST_RESPONSE                                                                                  0x00260
#define _PB7_C4_PT_00261_TEST_EDID_CHECKSUM                                                                             0x00261
#define _PB7_C4_PT_00270_TEST_SINK                                                                                      0x00270
#define _PB7_C4_PT_00300_SOURCE_VENDOR_IEEE_OUI_L                                                                       0x00300
#define _PB7_C4_PT_00301_SOURCE_VENDOR_IEEE_OUI_M                                                                       0x00301
#define _PB7_C4_PT_00302_SOURCE_VENDOR_IEEE_OUI_H                                                                       0x00302
#define _PB7_C4_PT_00303_DPCD_303                                                                                       0x00303
#define _PB7_C4_PT_00304_DPCD_304                                                                                       0x00304
#define _PB7_C4_PT_00305_DPCD_305                                                                                       0x00305
#define _PB7_C4_PT_00306_DPCD_306                                                                                       0x00306
#define _PB7_C4_PT_00307_DPCD_307                                                                                       0x00307
#define _PB7_C4_PT_00308_DPCD_308                                                                                       0x00308
#define _PB7_C4_PT_00309_DPCD_309                                                                                       0x00309
#define _PB7_C4_PT_0030A_DPCD_30A                                                                                       0x0030A
#define _PB7_C4_PT_0030B_DPCD_30B                                                                                       0x0030B
#define _PB7_C4_PT_00340_DPCD_INTEL_EDPHDR_CAPS_0                                                                       0x00340
#define _PB7_C4_PT_00341_DPCD_INTEL_EDPHDR_CAPS_1                                                                       0x00341
#define _PB7_C4_PT_00342_DPCD_INTEL_EDPHDR_CAPS_2                                                                       0x00342
#define _PB7_C4_PT_00343_DPCD_INTEL_EDPHDR_CAPS_3                                                                       0x00343
#define _PB7_C4_PT_00344_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_0                                                         0x00344
#define _PB7_C4_PT_00345_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_1                                                         0x00345
#define _PB7_C4_PT_00346_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_0                                                          0x00346
#define _PB7_C4_PT_00347_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_1                                                          0x00347
#define _PB7_C4_PT_00348_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_2                                                          0x00348
#define _PB7_C4_PT_00349_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_3                                                          0x00349
#define _PB7_C4_PT_0034A_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_0                                                   0x0034A
#define _PB7_C4_PT_0034B_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_1                                                   0x0034B
#define _PB7_C4_PT_0034C_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_2                                                   0x0034C
#define _PB7_C4_PT_0034D_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_3                                                   0x0034D
#define _PB7_C4_PT_0034E_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_4                                                   0x0034E
#define _PB7_C4_PT_0034F_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_5                                                   0x0034F
#define _PB7_C4_PT_00350_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_6                                                   0x00350
#define _PB7_C4_PT_00351_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_7                                                   0x00351
#define _PB7_C4_PT_00352_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_0                                                           0x00352
#define _PB7_C4_PT_00353_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_1                                                           0x00353
#define _PB7_C4_PT_00354_DPCD_INTEL_EDP_BRIGHTNESS_NITS_0                                                               0x00354
#define _PB7_C4_PT_00355_DPCD_INTEL_EDP_BRIGHTNESS_NITS_1                                                               0x00355
#define _PB7_C4_PT_00356_DPCD_INTEL_EDP_BRIGHTNESS_NITS_2                                                               0x00356
#define _PB7_C4_PT_00357_DPCD_INTEL_EDP_BRIGHTNESS_NITS_3                                                               0x00357
#define _PB7_C4_PT_00358_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_0                                                       0x00358
#define _PB7_C4_PT_00359_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_1                                                       0x00359
#define _PB7_C4_PT_00400_SINK_VENDOR_IEEE_OUI_L                                                                         0x00400
#define _PB7_C4_PT_00401_SINK_VENDOR_IEEE_OUI_M                                                                         0x00401
#define _PB7_C4_PT_00402_SINK_VENDOR_IEEE_OUI_H                                                                         0x00402
#define _PB7_C4_PT_00403_DPCD_403                                                                                       0x00403
#define _PB7_C4_PT_00404_DPCD_404                                                                                       0x00404
#define _PB7_C4_PT_00405_DPCD_405                                                                                       0x00405
#define _PB7_C4_PT_00406_DPCD_406                                                                                       0x00406
#define _PB7_C4_PT_00407_DPCD_407                                                                                       0x00407
#define _PB7_C4_PT_00408_DPCD_408                                                                                       0x00408
#define _PB7_C4_PT_00409_DPCD_409                                                                                       0x00409
#define _PB7_C4_PT_0040A_DPCD_40A                                                                                       0x0040A
#define _PB7_C4_PT_0040B_DPCD_40B                                                                                       0x0040B
#define _PB7_C4_PT_00410_SINK_EQUALIZER_COUNT                                                                           0x00410
#define _PB7_C4_PT_00411_SINK_EQUALIZER_SET                                                                             0x00411
#define _PB7_C4_PT_00412_ELT_PRESET_COUNT                                                                               0x00412
#define _PB7_C4_PT_00413_ELT_PRESET                                                                                     0x00413
#define _PB7_C4_PT_00600_SINK_CONTROL                                                                                   0x00600
#define _PB7_C4_PT_02002_DPCD_SINK_COUNT_ESI                                                                            0x02002
#define _PB7_C4_PT_02003_DPCD_2003                                                                                      0x02003
#define _PB7_C4_PT_02004_DPCD_2004                                                                                      0x02004
#define _PB7_C4_PT_02005_DPCD_2005                                                                                      0x02005
#define _PB7_C4_PT_0200C_DPCD_200C                                                                                      0x0200C
#define _PB7_C4_PT_0200D_DPCD_200D                                                                                      0x0200D
#define _PB7_C4_PT_0200E_DPCD_200E                                                                                      0x0200E
#define _PB7_C4_PT_0200F_DPCD_200F                                                                                      0x0200F
#define _PB7_C4_PT_02200_DPCD_2200                                                                                      0x02200
#define _PB7_C4_PT_02201_DPCD_2201                                                                                      0x02201
#define _PB7_C4_PT_02202_DPCD_2202                                                                                      0x02202
#define _PB7_C4_PT_02203_DPCD_2203                                                                                      0x02203
#define _PB7_C4_PT_02204_DPCD_2204                                                                                      0x02204
#define _PB7_C4_PT_02205_DPCD_2205                                                                                      0x02205
#define _PB7_C4_PT_02206_DPCD_2206                                                                                      0x02206
#define _PB7_C4_PT_02207_DPCD_2207                                                                                      0x02207
#define _PB7_C4_PT_02208_DPCD_2208                                                                                      0x02208
#define _PB7_C4_PT_02209_DPCD_2209                                                                                      0x02209
#define _PB7_C4_PT_0220A_DPCD_220A                                                                                      0x0220A
#define _PB7_C4_PT_0220B_DPCD_220B                                                                                      0x0220B
#define _PB7_C4_PT_0220C_DPCD_220C                                                                                      0x0220C
#define _PB7_C4_PT_0220D_DPCD_220D                                                                                      0x0220D
#define _PB7_C4_PT_0220E_DPCD_220E                                                                                      0x0220E
#define _PB7_C4_PT_02210_DPCD_2210                                                                                      0x02210
#define _PB7_C4_PT_02211_DPCD_2211                                                                                      0x02211
#define _PB7_C4_PT_02217_DPCD_2217                                                                                      0x02217
#define _PB7_C4_PT_02218_DPCD_2218                                                                                      0x02218
#define _PB7_C4_PT_02219_DPCD_2219                                                                                      0x02219
#define _PB7_C4_PT_0221A_DPCD_221A                                                                                      0x0221A
#define _PB7_C4_PT_0221B_DPCD_221B                                                                                      0x0221B
#define _PB7_C4_PT_0221C_DPCD_221C                                                                                      0x0221C
#define _PB7_C4_PT_0221D_DPCD_221D                                                                                      0x0221D
#define _PB7_C4_PT_0221E_DPCD_221E                                                                                      0x0221E
#define _PB7_C4_PT_0221F_DPCD_221F                                                                                      0x0221F
#define _PB7_C4_PT_02220_DPCD_2220                                                                                      0x02220
#define _PB7_C4_PT_02221_DPCD_2221                                                                                      0x02221
#define _PB7_C4_PT_02222_DPCD_2222                                                                                      0x02222
#define _PB7_C4_PT_02223_DPCD_2223                                                                                      0x02223
#define _PB7_C4_PT_02224_DPCD_2224                                                                                      0x02224
#define _PB7_C4_PT_02225_DPCD_2225                                                                                      0x02225
#define _PB7_C4_PT_02226_DPCD_2226                                                                                      0x02226
#define _PB7_C4_PT_02227_DPCD_2227                                                                                      0x02227
#define _PB7_C4_PT_02228_DPCD_2228                                                                                      0x02228
#define _PB7_C4_PT_02229_DPCD_2229                                                                                      0x02229
#define _PB7_C4_PT_0222A_DPCD_222A                                                                                      0x0222A
#define _PB7_C4_PT_0222B_DPCD_222B                                                                                      0x0222B
#define _PB7_C4_PT_0222C_DPCD_222C                                                                                      0x0222C
#define _PB7_C4_PT_0222D_DPCD_222D                                                                                      0x0222D
#define _PB7_C4_PT_0222E_DPCD_222E                                                                                      0x0222E
#define _PB7_C4_PT_0222F_DPCD_222F                                                                                      0x0222F
#define _PB7_C4_PT_60000_VENDOR_ID_BYTE_0                                                                               0x60000
#define _PB7_C4_PT_60001_VENDOR_ID_BYTE_1                                                                               0x60001
#define _PB7_C4_PT_60002_PRODUCT_ID_BYTE_0                                                                              0x60002
#define _PB7_C4_PT_60003_PRODUCT_ID_BYTE_1                                                                              0x60003
#define _PB7_C4_PT_60004_VERSION_NUMBER_BYTE_0                                                                          0x60004
#define _PB7_C4_PT_60005_VERSION_NUMBER_BYTE_1                                                                          0x60005
#define _PB7_C4_PT_60006_TOUCH_CAPABILITY                                                                               0x60006
#define _PB7_C4_PT_60007_TOUCH_STATUS                                                                                   0x60007
#define _PB7_C4_PT_60008_TOUCH_PARAMETERS_BYTE_0                                                                        0x60008
#define _PB7_C4_PT_60009_TOUCH_PARAMETERS_BYTE_1                                                                        0x60009
#define _PB7_C4_PT_6000A_TOUCH_PARAMETERS_BYTE_2                                                                        0x6000A
#define _PB7_C4_PT_6000B_TOUCH_PARAMETERS_BYTE_3                                                                        0x6000B
#define _PB7_C4_PT_6000C_CONFIGURE_TOUCH                                                                                0x6000C
#define _PB7_C4_PT_6000E_IDLE_RATES0                                                                                    0x6000E
#define _PB7_C4_PT_6000F_IDLE_RATES1                                                                                    0x6000F
#define _PB7_C4_PT_60010_IDLE_RATES2                                                                                    0x60010
#define _PB7_C4_PT_60011_IDLE_RATES3                                                                                    0x60011
#define _PB7_C4_PT_60012_IDLE_RATES4                                                                                    0x60012
#define _PB7_C4_PT_60013_IDLE_RATES5                                                                                    0x60013
#define _PB7_C4_PT_60014_IDLE_RATES6                                                                                    0x60014
#define _PB7_C4_PT_60015_IDLE_RATES7                                                                                    0x60015
#define _PB7_C4_PT_60016_IDLE_RATES8                                                                                    0x60016
#define _PB7_C4_PT_60017_IDLE_RATES9                                                                                    0x60017
#define _PB7_C4_PT_60018_IDLE_RATES10                                                                                   0x60018
#define _PB7_C4_PT_60019_IDLE_RATES11                                                                                   0x60019
#define _PB7_C4_PT_6001A_IDLE_RATES12                                                                                   0x6001A
#define _PB7_C4_PT_6001B_IDLE_RATES13                                                                                   0x6001B
#define _PB7_C4_PT_6001C_IDLE_RATES14                                                                                   0x6001C
#define _PB7_C4_PT_6001D_FEATURE_REPORT_SIZE_MAX_BYTE0                                                                  0x6001D
#define _PB7_C4_PT_6001E_FEATURE_REPORT_SIZE_MAX_BYTE1                                                                  0x6001E
#define _PB7_C4_PT_68000_HDCP_BKSV_BYTE_0                                                                               0x68000
#define _PB7_C4_PT_68001_HDCP_BKSV_BYTE_1                                                                               0x68001
#define _PB7_C4_PT_68002_HDCP_BKSV_BYTE_2                                                                               0x68002
#define _PB7_C4_PT_68003_HDCP_BKSV_BYTE_3                                                                               0x68003
#define _PB7_C4_PT_68004_HDCP_BKSV_BYTE_4                                                                               0x68004
#define _PB7_C4_PT_68005_HDCP_R0_PLUM_BYTE_0                                                                            0x68005
#define _PB7_C4_PT_68006_HDCP_R0_PLUM_BYTE_1                                                                            0x68006
#define _PB7_C4_PT_68007_HDCP_AKSV_BYTE_0                                                                               0x68007
#define _PB7_C4_PT_68008_HDCP_AKSV_BYTE_1                                                                               0x68008
#define _PB7_C4_PT_68009_HDCP_AKSV_BYTE_2                                                                               0x68009
#define _PB7_C4_PT_6800A_HDCP_AKSV_BYTE_3                                                                               0x6800A
#define _PB7_C4_PT_6800B_HDCP_AKSV_BYTE_4                                                                               0x6800B
#define _PB7_C4_PT_6800C_HDCP_AN_BYTE_0                                                                                 0x6800C
#define _PB7_C4_PT_6800D_HDCP_AN_BYTE_1                                                                                 0x6800D
#define _PB7_C4_PT_6800E_HDCP_AN_BYTE_2                                                                                 0x6800E
#define _PB7_C4_PT_6800F_HDCP_AN_BYTE_3                                                                                 0x6800F
#define _PB7_C4_PT_68010_HDCP_AN_BYTE_4                                                                                 0x68010
#define _PB7_C4_PT_68011_HDCP_AN_BYTE_5                                                                                 0x68011
#define _PB7_C4_PT_68012_HDCP_AN_BYTE_6                                                                                 0x68012
#define _PB7_C4_PT_68013_HDCP_AN_BYTE_7                                                                                 0x68013
#define _PB7_C4_PT_68014_DPCD_68014                                                                                     0x68014
#define _PB7_C4_PT_68015_DPCD_68015                                                                                     0x68015
#define _PB7_C4_PT_68016_DPCD_68016                                                                                     0x68016
#define _PB7_C4_PT_68017_DPCD_68017                                                                                     0x68017
#define _PB7_C4_PT_68018_DPCD_68018                                                                                     0x68018
#define _PB7_C4_PT_68019_DPCD_68019                                                                                     0x68019
#define _PB7_C4_PT_6801A_DPCD_6801A                                                                                     0x6801A
#define _PB7_C4_PT_6801B_DPCD_6801B                                                                                     0x6801B
#define _PB7_C4_PT_6801C_DPCD_6801C                                                                                     0x6801C
#define _PB7_C4_PT_6801D_DPCD_6801D                                                                                     0x6801D
#define _PB7_C4_PT_6801E_DPCD_6801E                                                                                     0x6801E
#define _PB7_C4_PT_6801F_DPCD_6801F                                                                                     0x6801F
#define _PB7_C4_PT_68020_DPCD_68020                                                                                     0x68020
#define _PB7_C4_PT_68021_DPCD_68021                                                                                     0x68021
#define _PB7_C4_PT_68022_DPCD_68022                                                                                     0x68022
#define _PB7_C4_PT_68023_DPCD_68023                                                                                     0x68023
#define _PB7_C4_PT_68024_DPCD_68024                                                                                     0x68024
#define _PB7_C4_PT_68025_DPCD_68025                                                                                     0x68025
#define _PB7_C4_PT_68026_DPCD_68026                                                                                     0x68026
#define _PB7_C4_PT_68027_DPCD_68027                                                                                     0x68027
#define _PB7_C4_PT_68028_HDCP_BCAPS                                                                                     0x68028
#define _PB7_C4_PT_68029_HDCP_BSTATUS                                                                                   0x68029
#define _PB7_C4_PT_6802A_DPCD_6802A                                                                                     0x6802A
#define _PB7_C4_PT_6802B_DPCD_6802B                                                                                     0x6802B
#define _PB7_C4_PT_6803B_DPCD_6803B                                                                                     0x6803B
#define _PB7_C4_PT_FFF00_DPCD_FFF00                                                                                     0xFFF00
#define _PB7_C4_PT_FFF01_DPCD_FFF01                                                                                     0xFFF01
#define _PB7_C4_PT_FFFFF_AAR_MODE                                                                                       0xFFFFF


//--------------------------------------------------
// ID code Part1 (Page 0)
//--------------------------------------------------
#define P0_00_ID_REG                                                                                                    0x0000


//--------------------------------------------------
// Chip Control Part1 (Page 0)
//--------------------------------------------------
#define P0_01_HOST_CTRL                                                                                                 0x0001


//--------------------------------------------------
// IRQ Status (Page 0)
//--------------------------------------------------
#define P0_02_STATUS0                                                                                                   0x0002
#define P0_03_STATUS1                                                                                                   0x0003
#define P0_04_IRQ_CTRL0                                                                                                 0x0004
#define P0_05_IRQ_CTRL1                                                                                                 0x0005
#define P0_06_TOP_DUMMY1                                                                                                0x0006
#define P0_07_RESERVED_STATUS                                                                                           0x0007
#define P0_08_IRQ_CTRL2                                                                                                 0x0008


//--------------------------------------------------
// Power Control (Page 0)
//--------------------------------------------------
#define P0_09_TOP_POWER_CTRL                                                                                            0x0009
#define P0_0A_GDI_POWER_CTRL                                                                                            0x000A
#define P0_0B_POWER_CTRL                                                                                                0x000B


//--------------------------------------------------
// Watch Dog (Page 0)
//--------------------------------------------------
#define P0_0C_WATCH_DOG_CTRL0                                                                                           0x000C
#define P0_0D_WATCH_DOG_CTRL1                                                                                           0x000D


//--------------------------------------------------
// Chip Control Part2 (Page 0)
//--------------------------------------------------
#define P0_0E_I_D_MAPPING                                                                                               0x000E


//--------------------------------------------------
// ID code Part2 (Page 0)
//--------------------------------------------------
#define P0_0F_ID_REG_02                                                                                                 0x000F


//--------------------------------------------------
// Input Video Capture (Page 0)
//--------------------------------------------------
#define P0_10_M1_VGIP_CTRL                                                                                              0x0010
#define P0_11_M1_VGIP_SIGINV                                                                                            0x0011
#define P0_12_M1_VGIP_DELAY_CTRL                                                                                        0x0012
#define P0_13_M1_VGIP_ODD_CTRL                                                                                          0x0013


//--------------------------------------------------
// Input Frame Window (Page 0)
//--------------------------------------------------
#define P0_14_M1_IPH_ACT_STA_H                                                                                          0x0014
#define P0_15_M1_IPH_ACT_STA_L                                                                                          0x0015
#define P0_16_M1_IPH_ACT_WID_H                                                                                          0x0016
#define P0_17_M1_IPH_ACT_WID_L                                                                                          0x0017
#define P0_18_M1_IPV_ACT_STA_H                                                                                          0x0018
#define P0_19_M1_IPV_ACT_STA_L                                                                                          0x0019
#define P0_1A_M1_IPV_ACT_LEN_H                                                                                          0x001A
#define P0_1B_M1_IPV_ACT_LEN_L                                                                                          0x001B
#define P0_1C_M1_IVS_DELAY                                                                                              0x001C
#define P0_1D_M1_IHS_DELAY                                                                                              0x001D
#define P0_1E_M1_VGIP_HV_DELAY                                                                                          0x001E
#define P0_1F_M1_ICLK_GATED_CTRL1                                                                                       0x001F
#define P0_20_M1_DUMMY2                                                                                                 0x0020
#define P0_21_M1_I_DOMAIN_TEST_SELECT                                                                                   0x0021


//--------------------------------------------------
// FIFO Frequency (Page 0)
//--------------------------------------------------
#define P0_22_M1_FIFO_CLOCK_SELECT                                                                                      0x0022


//--------------------------------------------------
// Scaling Down Control (Page 0)
//--------------------------------------------------
#define P0_23_SCALE_DOWN_CTRL_M1                                                                                        0x0023
#define P0_24_SD_ADDRESS_PORT_M1                                                                                        0x0024
#define P0_25_SD_DATA_PORT_M1                                                                                           0x0025
#define P0_26_SD_FILTER_CONTROL_REG_M1                                                                                  0x0026


//--------------------------------------------------
// Display Format (Page 0)
//--------------------------------------------------
#define P0_28_VIDEO_DISPLAY_CONTROL_REG                                                                                 0x0028
#define P0_29_VDISP_SIGINV                                                                                              0x0029
#define P0_2A_DISPLAY_FORMAT_ADDR_PORT                                                                                  0x002A
#define P0_2B_DISPLAY_FORMAT_DATA_PORT                                                                                  0x002B
#define P0_2F_DISPLAY_FORMAT_DOUBLE_BUFFER                                                                              0x002F


//--------------------------------------------------
// FIFO Window (Page 0)
//--------------------------------------------------
#define P0_30_FIFO_WINDOW_ADDR_PORT                                                                                     0x0030
#define P0_31_FIFO_WINDOW_DATA_PORT                                                                                     0x0031


//--------------------------------------------------
// Scaling Up Function (Page 0)
//--------------------------------------------------
#define P0_32_SCALE_CONTROL_REG                                                                                         0x0032
#define P0_33_SF_ADDR_PORT                                                                                              0x0033
#define P0_34_SF_DATA_PORT                                                                                              0x0034
#define P0_35_FILTER_CONTROL_REG                                                                                        0x0035
#define P0_36_USER_DEF_FILTER_ACCESS_PORT                                                                               0x0036
#define P0_37_SCALE_UP_FOR_LINE_INTERLEAVE                                                                              0x0037


//--------------------------------------------------
// Frame Sync Fine Tune (Page 0)
//--------------------------------------------------
#define P0_3D_IV_DV_DELAY_CLK_FINE                                                                                      0x003D
#define P0_3E_IVS2DVS_DLY_LINE_H                                                                                        0x003E
#define P0_3F_DISPLAY_ALIGN_CONTROL                                                                                     0x003F
#define P0_40_IVS2DVS_DLY_LINE_L                                                                                        0x0040
#define P0_41_IVS2DVS_DLY_TUNE_ODD                                                                                      0x0041
#define P0_42_IVS2DVS_DLY_TUNE_EVEN                                                                                     0x0042
#define P0_43_FS_DELAY_FINE_TUNE                                                                                        0x0043
#define P0_44_LAST_LINE_H                                                                                               0x0044
#define P0_45_LAST_LINE_L                                                                                               0x0045
#define P0_46_LAST_LINE_H1                                                                                              0x0046


//--------------------------------------------------
// Sync Processor Overview (Page 0)
//--------------------------------------------------
#define P0_47_SYNC_SELECT                                                                                               0x0047
#define P0_48_SYNC_INVERT                                                                                               0x0048
#define P0_49_SYNC_CTRL                                                                                                 0x0049
#define P0_4A_STABLE_HIGH_PERIOD_H                                                                                      0x004A
#define P0_4B_STABLE_HIGH_PERIOD_L                                                                                      0x004B
#define P0_4C_VSYNC_COUNTER_LEVEL_MSB                                                                                   0x004C
#define P0_4D_VSYNC_COUNTER_LEVEL_LSB                                                                                   0x004D
#define P0_4E_HSYNC_TYPE_DETECTION_FLAG                                                                                 0x004E
#define P0_4F_STABLE_MEASURE                                                                                            0x004F
#define P0_50_STABLE_PERIOD_H                                                                                           0x0050
#define P0_51_STABLE_PERIOD_L                                                                                           0x0051
#define P0_52_STABLE_PERIOD_PULSE_H                                                                                     0x0052
#define P0_5A_SYNC_TEST_MISC                                                                                            0x005A
#define P0_5B_HS_DETECT                                                                                                 0x005B
#define P0_5C_SYNC_PROC_PORT_ADDR                                                                                       0x005C
#define P0_5D_SYNC_PROC_PORT_DATA                                                                                       0x005D
#define P0_5E_SYNCPROC_DUMMY0                                                                                           0x005E
#define P0_5F_SYNCPROC_DUMMY1                                                                                           0x005F


//--------------------------------------------------
// Highlight window (Page 0)
//--------------------------------------------------
#define P0_60_HLW_ADDR_PORT                                                                                             0x0060
#define P0_61_HLW_DATA_PORT                                                                                             0x0061


//--------------------------------------------------
// Contrast and Brightness (Page 0)
//--------------------------------------------------
#define P0_62_SRGB_CTRL                                                                                                 0x0062
#define P0_64_CTS_BRI_PORT_ADD                                                                                          0x0064
#define P0_65_CTS_BRI_PORT_DATA                                                                                         0x0065


//--------------------------------------------------
// Color Processor Control (Page 0)
//--------------------------------------------------
#define P0_63_SRGB_ACCESS_PORT_SETA                                                                                     0x0063
#define P0_68_GAMMA_BIST_DITHER_SETA                                                                                    0x0068


//--------------------------------------------------
// Gamma Control (Page 0)
//--------------------------------------------------
#define P0_66_GAMMA_PORT_SETA                                                                                           0x0066
#define P0_67_GAMMA_CTRL_SETA                                                                                           0x0067


//--------------------------------------------------
// DDither Control (Page 0)
//--------------------------------------------------
#define P0_69_D_DITHER_DATA_ACCESS                                                                                      0x0069
#define P0_6A_D_DITHER_COMMON_CTRL1                                                                                     0x006A
#define P0_6B_D_DITHER_REGISTER_ADDR                                                                                    0x006B


//--------------------------------------------------
// Back ground color (Page 0)
//--------------------------------------------------
#define P0_6C_OVERLAY_CTRL                                                                                              0x006C
#define P0_6D_BG_COLOR_DATA_PORT_M1                                                                                     0x006D


//--------------------------------------------------
// OSD Color Palette (Page 0)
//--------------------------------------------------
#define P0_6E_OVERLAY_LUT_ADDR                                                                                          0x006E
#define P0_6F_COLOR_LUT_PORT                                                                                            0x006F


//--------------------------------------------------
// Image Auto Function (Page 0)
//--------------------------------------------------
#define P0_70_H_BOUNDARY_H                                                                                              0x0070
#define P0_71_H_BOUNDARY_STA_L                                                                                          0x0071
#define P0_72_H_BOUNDARY_END_L                                                                                          0x0072
#define P0_73_V_BOUNDARY_H                                                                                              0x0073
#define P0_74_V_BOUNDARY_STA_L                                                                                          0x0074
#define P0_75_V_BOUNDARY_END_L                                                                                          0x0075
#define P0_76_RED_NOISE_MARGIN                                                                                          0x0076
#define P0_77_GRN_NOISE_MARGIN                                                                                          0x0077
#define P0_78_BLU_NOISE_MARGIN                                                                                          0x0078
#define P0_79_DIFF_THRESHOLD                                                                                            0x0079
#define P0_7A_AUTO_ADJ_CTRL0                                                                                            0x007A
#define P0_7B_HW_AUTO_PHASE_CTRL0                                                                                       0x007B
#define P0_7C_AUTO_DUMMY                                                                                                0x007C
#define P0_7D_AUTO_ADJ_CTRL1                                                                                            0x007D
#define P0_7E_VER_START_END_H                                                                                           0x007E
#define P0_7F_VER_START_L                                                                                               0x007F
#define P0_80_VER_END_L                                                                                                 0x0080
#define P0_81_H_START_END_H                                                                                             0x0081
#define P0_82_H_START_L                                                                                                 0x0082
#define P0_83_H_END_L                                                                                                   0x0083
#define P0_84_AUTO_PHASE_3                                                                                              0x0084
#define P0_85_AUTO_PHASE_2                                                                                              0x0085
#define P0_86_AUTO_PHASE_1                                                                                              0x0086
#define P0_87_AUTO_PHASE_0                                                                                              0x0087


//--------------------------------------------------
// IDither Control (Page 0)
//--------------------------------------------------
#define P0_88_I_DITHER_DATA_ACCESS_SETA                                                                                 0x0088
#define P0_89_I_DITHER_COMMON_CTRL1_SETA                                                                                0x0089
#define P0_8A_I_DITHER_COMMON_CTRL2_SETA                                                                                0x008A


//--------------------------------------------------
// Test Function (Page 0)
//--------------------------------------------------
#define P0_8D_TEST_MODE_PORT_ADDR                                                                                       0x008D
#define P0_8E_TEST_MODE_PORT_DATA                                                                                       0x008E


//--------------------------------------------------
// OSD Access Port (Page 0)
//--------------------------------------------------
#define P0_90_OSD_ADR_PORT_MSB                                                                                          0x0090
#define P0_91_OSD_ADR_PORT_LSB                                                                                          0x0091
#define P0_92_OSD_DATA_PORT                                                                                             0x0092
#define P0_93_OSD_MISC_PORT                                                                                             0x0093
#define P0_94_OSD_WRITE_OPTION                                                                                          0x0094


//--------------------------------------------------
// Digital Filter (Page 0)
//--------------------------------------------------
#define P0_98_DIGITAL_FILTER_CTRL                                                                                       0x0098
#define P0_99_DIGITAL_FILTER_PORT                                                                                       0x0099


//--------------------------------------------------
// I-Domain Color Conversion (Page 0)
//--------------------------------------------------
#define P0_9C_RGB2YCC_CTRL                                                                                              0x009C
#define P0_9D_RGB2YCC_COEF_DATA                                                                                         0x009D


//--------------------------------------------------
// Page Control (Page 0)
//--------------------------------------------------
#define P0_9F_PAGE_SEL                                                                                                  0x009F


//--------------------------------------------------
// Embedded ADC (Page 0)
//--------------------------------------------------
#define P0_BB_ADC_CK_IN_CTRL                                                                                            0x00BB
#define P0_BC_ADC_CK_OUT_CTRL                                                                                           0x00BC
#define P0_BD_ADC_TEST                                                                                                  0x00BD
#define P0_BE_ADC_GAI_LSB                                                                                               0x00BE
#define P0_BF_ADC_OFF_LSB                                                                                               0x00BF
#define P0_C0_ADC_GAI_RED_MSB                                                                                           0x00C0
#define P0_C1_ADC_GAI_GRN_MSB                                                                                           0x00C1
#define P0_C2_ADC_GAI_BLU_MSB                                                                                           0x00C2
#define P0_C3_ADC_OFF_RED_MSB                                                                                           0x00C3
#define P0_C4_ADC_OFF_GRN_MSB                                                                                           0x00C4
#define P0_C5_ADC_OFF_BLU_MSB                                                                                           0x00C5
#define P0_C6_ADC_POWER                                                                                                 0x00C6
#define P0_C7_ADC_VOLT_SEL                                                                                              0x00C7
#define P0_C8_ADC_SF_CTRL                                                                                               0x00C8
#define P0_C9_ADC_CLAMP_CTRL                                                                                            0x00C9
#define P0_CD_ADC_COMPARE_FLAG                                                                                          0x00CD
#define P0_CE_ADC_VMID_FINETUNE                                                                                         0x00CE
#define P0_CF_ADC_CTL_RED                                                                                               0x00CF
#define P0_D0_ADC_CTL_GRN                                                                                               0x00D0
#define P0_D1_ADC_CTL_BLU                                                                                               0x00D1
#define P0_D2_ADC_GAIN_CALI                                                                                             0x00D2
#define P0_D3_ADC_OFF_LSB2                                                                                              0x00D3
#define P0_D4_ADC_SOG_CTRL                                                                                              0x00D4
#define P0_D5_ADC_SAR_CTRL                                                                                              0x00D5
#define P0_D6_ADC_CLAMP_TOP                                                                                             0x00D6
#define P0_D7_ADC_SOG_DAC                                                                                               0x00D7
#define P0_D8_ADC_REG0                                                                                                  0x00D8
#define P0_D9_ADC_REG1                                                                                                  0x00D9
#define P0_DA_ADC_REG2                                                                                                  0x00DA


//--------------------------------------------------
// Buffer Underflow Monitor (Page 0)
//--------------------------------------------------
#define P0_CA_UNDERFLOW_MONITOR_0                                                                                       0x00CA
#define P0_CB_UNDERFLOW_MONITOR_1                                                                                       0x00CB
#define P0_CC_UNDERFLOW_MONITOR_2                                                                                       0x00CC


//--------------------------------------------------
// LVR (Page 0)
//--------------------------------------------------
#define P0_E1_VCCKOFF_CONTROL2                                                                                          0x00E1
#define P0_F0_VCCKOFF_CONTROL0                                                                                          0x00F0
#define P0_F1_VCCKOFF_CONTROL1                                                                                          0x00F1
#define P0_F3_POWER_ON_RESET                                                                                            0x00F3


//--------------------------------------------------
// ABL (Page 0)
//--------------------------------------------------
#define P0_E2_AUTO_BLACK_LEVEL_CTRL1                                                                                    0x00E2
#define P0_E3_AUTO_BLACK_LEVEL_CTRL2                                                                                    0x00E3
#define P0_E4_AUTO_BLACK_LEVEL_CTRL3                                                                                    0x00E4
#define P0_E5_AUTO_BLACK_LEVEL_CTRL4                                                                                    0x00E5
#define P0_E6_AUTO_BLACK_LEVEL_CTRL5                                                                                    0x00E6
#define P0_E7_AUTO_BLACK_LEVEL_CTRL6                                                                                    0x00E7
#define P0_E8_AUTO_BLACK_LEVEL_CTRL7                                                                                    0x00E8
#define P0_E9_AUTO_BLACK_LEVEL_RED_VALUE                                                                                0x00E9
#define P0_EA_AUTO_BLACK_LEVEL_GREEN_VALUE                                                                              0x00EA
#define P0_EB_AUTO_BLACK_LEVEL_BLUE_VALUE                                                                               0x00EB
#define P0_EC_AUTO_BLACK_LEVEL_R_NOISE_VALUE                                                                            0x00EC
#define P0_ED_AUTO_BLACK_LEVEL_G_NOISE_VALUE                                                                            0x00ED
#define P0_EE_AUTO_BLACK_LEVEL_B_NOISE_VALUE                                                                            0x00EE
#define P0_EF_AUTO_BLACK_LEVEL_CTRL8                                                                                    0x00EF


//--------------------------------------------------
// Schmitt Trigger (Page 0)
//--------------------------------------------------
#define P0_F2_HS_SCHMITT_TRIGGE_CTRL2                                                                                   0x00F2
#define P0_F4_HS_SCHMITT_TRIGGE_CTRL                                                                                    0x00F4


//--------------------------------------------------
// APLL and DDS (Page 1)
//--------------------------------------------------
#define P1_A0_PLL_DIV_CTRL                                                                                              0x01A0
#define P1_A1_I_CODE_M                                                                                                  0x01A1
#define P1_A2_I_CODE_L                                                                                                  0x01A2
#define P1_A3_P_CODE                                                                                                    0x01A3
#define P1_A4_PFD_CALIBRATED_RESULTS_H                                                                                  0x01A4
#define P1_A5_PFD_CALIBRATED_RESULTS_L                                                                                  0x01A5
#define P1_A6_PE_MEASURE_H                                                                                              0x01A6
#define P1_A7_PE_MEASURE_L                                                                                              0x01A7
#define P1_A8_PE_MAX_MEASURE_H                                                                                          0x01A8
#define P1_A9_PE_MAX_MEASURE_L                                                                                          0x01A9
#define P1_AA_FAST_PLL_CTRL                                                                                             0x01AA
#define P1_AB_APLL_RESERVED2                                                                                            0x01AB
#define P1_AC_PLL_M                                                                                                     0x01AC
#define P1_AD_PLL_N                                                                                                     0x01AD
#define P1_AE_PLL_CRNT                                                                                                  0x01AE
#define P1_AF_PLL_WD                                                                                                    0x01AF
#define P1_B0_PLL_MIX                                                                                                   0x01B0
#define P1_B1_PLLDIV_H                                                                                                  0x01B1
#define P1_B2_PLLDIV_L                                                                                                  0x01B2
#define P1_B3_PLLPHASE_CTRL0                                                                                            0x01B3
#define P1_B4_PLLPHASE_CTRL1                                                                                            0x01B4
#define P1_B5_PLL_PHASE_INTERPOLATION                                                                                   0x01B5
#define P1_B6_P_CODE_MAPPING_METHOD                                                                                     0x01B6
#define P1_B7_PE_TRACKING_METHOD                                                                                        0x01B7
#define P1_B8_DDS_MIX_1                                                                                                 0x01B8
#define P1_B9_DDS_MIX_2                                                                                                 0x01B9
#define P1_BA_DDS_MIX_3                                                                                                 0x01BA
#define P1_BB_DDS_MIX_4                                                                                                 0x01BB
#define P1_BC_DDS_MIX_5                                                                                                 0x01BC
#define P1_BD_DDS_MIX_6                                                                                                 0x01BD
#define P1_BE_DDS_MIX_7                                                                                                 0x01BE
#define P1_F0_RESERVED_RG                                                                                               0x01F0
#define P1_F1_APLL_RESERVED                                                                                             0x01F1
#define P1_F2_APLL_MISC                                                                                                 0x01F2
#define P1_F3_APLL_STATUS                                                                                               0x01F3
#define P1_F4_APLL_IRQ                                                                                                  0x01F4
#define P1_F5_APLL_WD                                                                                                   0x01F5
#define P1_F6_SELECT_TEST_SLS2                                                                                          0x01F6
#define P1_F7_FAST_PLL_SUM_I_26_24                                                                                      0x01F7
#define P1_F8_FAST_PLL_SUM_I_23_16                                                                                      0x01F8
#define P1_F9_FAST_PLL_SUM_I_15_8                                                                                       0x01F9
#define P1_FA_FAST_PLL_SUM_I_7_0                                                                                        0x01FA
#define P1_FB_FAST_PLL_SUM_I_MEASURE_26_24                                                                              0x01FB
#define P1_FC_FAST_PLL_SUM_I_MEASURE_23_16                                                                              0x01FC
#define P1_FD_FAST_PLL_SUM_I_MEASURE_15_8                                                                               0x01FD
#define P1_FE_FAST_PLL_SUM_I_MEASURE_7_0                                                                                0x01FE
#define P1_FF_APLL_THERMO_CTRL_0                                                                                        0x01FF


//--------------------------------------------------
// DISPLAY PLL (Page 1)
//--------------------------------------------------
#define P1_BF_DPLL_CLK_CTRL_0                                                                                           0x01BF
#define P1_C0_DPLL_N_F_CODE_1                                                                                           0x01C0
#define P1_C1_DPLL_N_F_CODE_2                                                                                           0x01C1
#define P1_C2_DPLL_N_F_CODE_3                                                                                           0x01C2
#define P1_C3_DPLL_N_F_CODE_4                                                                                           0x01C3
#define P1_C4_DPLL_SDM_0                                                                                                0x01C4
#define P1_C5_DPLL_SDM_1                                                                                                0x01C5
#define P1_C6_DPLL_SDM_2                                                                                                0x01C6
#define P1_C7_DCLK_GATED_CTRL1                                                                                          0x01C7
#define P1_C8_DCLK_GATED_CTRL2                                                                                          0x01C8
#define P1_C9_DPLL_CLK_CTRL_1                                                                                           0x01C9
#define P1_CA_DPLL_SSCG_0                                                                                               0x01CA
#define P1_CB_DPLL_SSCG_1                                                                                               0x01CB
#define P1_CC_DPLL_SSCG_2                                                                                               0x01CC
#define P1_CD_DPLL_SSCG_3                                                                                               0x01CD
#define P1_CE_DPLL_SSCG_4                                                                                               0x01CE
#define P1_CF_DPLL_SSCG_5                                                                                               0x01CF
#define P1_D0_DPLL_ANALOG_SETTING_0                                                                                     0x01D0
#define P1_D1_DPLL_ANALOG_SETTING_1                                                                                     0x01D1
#define P1_D2_DPLL_ANALOG_SETTING_2                                                                                     0x01D2
#define P1_D3_DPLL_ANALOG_SETTING_3                                                                                     0x01D3
#define P1_D4_DPLL_WD_0                                                                                                 0x01D4
#define P1_D5_DPLL_CLK_CTRL_2                                                                                           0x01D5
#define P1_D6_DPLL_LINEAR_CG_0                                                                                          0x01D6
#define P1_D7_DPLL_LINEAR_CG_1                                                                                          0x01D7
#define P1_D8_DPLL_LINEAR_CG_2                                                                                          0x01D8
#define P1_D9_DPLL_LINEAR_CG_3                                                                                          0x01D9
#define P1_DA_DPLL_LINEAR_CG_4                                                                                          0x01DA
#define P1_DB_DPLL_SSCG_6                                                                                               0x01DB
#define P1_DC_DPLL_SSCG_7                                                                                               0x01DC
#define P1_DD_DPLL_SSCG_8                                                                                               0x01DD
#define P1_DE_DPLL_SSCG_9                                                                                               0x01DE
#define P1_DF_DPLL_ANALOG_SETTING_4                                                                                     0x01DF


//--------------------------------------------------
// Overall HDMI Function (Page 2)
//--------------------------------------------------
#define P2_45_HDMI_PCK_45                                                                                               0x0245
#define P2_46_HDMI_PCK_46                                                                                               0x0246
#define P2_47_HDMI_PCK_47                                                                                               0x0247
#define P2_48_HDMI_PCK_48                                                                                               0x0248
#define P2_49_HDMI_20_49                                                                                                0x0249
#define P2_50_HDMI_20_50                                                                                                0x0250
#define P2_51_HDMI_20_51                                                                                                0x0251
#define P2_A2_TMDS_MRR0                                                                                                 0x02A2
#define P2_A3_TMDS_MRR1                                                                                                 0x02A3
#define P2_A4_TMDS_CTRL                                                                                                 0x02A4
#define P2_A5_TMDS_CRCOB2                                                                                               0x02A5
#define P2_A6_TMDS_OUTCTL                                                                                               0x02A6
#define P2_A7_TMDS_PWDCTL                                                                                               0x02A7
#define P2_A8_TMDS_ACC0                                                                                                 0x02A8
#define P2_AB_TMDS_ACC2                                                                                                 0x02AB
#define P2_AD_TMDS_CPS                                                                                                  0x02AD
#define P2_AF_TMDS_WDC                                                                                                  0x02AF
#define P2_B0_TMDS_CHANNEL_FIFO                                                                                         0x02B0
#define P2_B1_TMDS_DBB1                                                                                                 0x02B1
#define P2_B2_TMDS_DBB2                                                                                                 0x02B2
#define P2_B3_TMDS_DBB3                                                                                                 0x02B3
#define P2_B4_TMDS_DPC0                                                                                                 0x02B4
#define P2_B5_TMDS_UDC0                                                                                                 0x02B5
#define P2_B6_TMDS_UDC1                                                                                                 0x02B6
#define P2_B7_TMDS_UDC2                                                                                                 0x02B7
#define P2_B8_TMDS_DPC1                                                                                                 0x02B8
#define P2_B9_TMDS_OUT_CTRL                                                                                             0x02B9
#define P2_C1_HDCP_DKAP                                                                                                 0x02C1
#define P2_C8_HDMI_APC                                                                                                  0x02C8
#define P2_C9_HDMI_AP                                                                                                   0x02C9
#define P2_CA_HDMI_DP                                                                                                   0x02CA
#define P2_CB_HDMI_SR                                                                                                   0x02CB
#define P2_CC_HDMI_GPVS                                                                                                 0x02CC
#define P2_CD_HDMI_PSAP                                                                                                 0x02CD
#define P2_CE_HDMI_PSDP                                                                                                 0x02CE
#define P2_F0_HDMI_DBF0                                                                                                 0x02F0
#define P2_F8_HDMI_RECEIVE_TAG_RSV0                                                                                     0x02F8
#define P2_F9_HDMI_RECEIVE_TAG_RSV1                                                                                     0x02F9
#define P2_FA_HDMI_RECEIVE_TAG_RSV2                                                                                     0x02FA
#define P2_FB_HDMI_RECEIVE_TAG_RSV3                                                                                     0x02FB
#define P2_FC_HDMI_RECEIVE_TAG_RSV4                                                                                     0x02FC
#define P2_FD_HDMI_RECEIVE_TAG_RSV5                                                                                     0x02FD
#define P2_FE_HDMI_RECEIVE_TAG_RSV6                                                                                     0x02FE
#define P2_FF_HDMI_RECEIVE_TAG_RSV7                                                                                     0x02FF


//--------------------------------------------------
// HDMI2.0 Function - EM Packet Part1 (Page 2)
//--------------------------------------------------
#define P2_54_PAGE2_EMP_CTRL_0                                                                                          0x0254
#define P2_55_PAGE2_EMP_CTRL_1                                                                                          0x0255
#define P2_56_PAGE2_HDMI_EMP_1                                                                                          0x0256
#define P2_57_PAGE2_HDMI_EMP_2                                                                                          0x0257
#define P2_58_PAGE2_HDMI_EMP_3                                                                                          0x0258
#define P2_59_PAGE2_HDMI_EMP_4                                                                                          0x0259
#define P2_5A_PAGE2_HDMI_EMP_5                                                                                          0x025A
#define P2_5B_PAGE2_HDMI_EMP_6                                                                                          0x025B
#define P2_5C_PAGE2_HDMI_EMP_7                                                                                          0x025C
#define P2_5D_PAGE2_HDMI_EMP_8                                                                                          0x025D
#define P2_5E_PAGE2_HDMI_EMP_9                                                                                          0x025E
#define P2_5F_PAGE2_HDMI_EMP_A                                                                                          0x025F
#define P2_60_PAGE2_HDMI_EMP_B                                                                                          0x0260
#define P2_61_PAGE2_HDMI_EMP_C                                                                                          0x0261
#define P2_62_PAGE2_HDMI_EMP_CTRL_2                                                                                     0x0262
#define P2_63_PAGE2_HDMI_EMP_CTRL_3                                                                                     0x0263


//--------------------------------------------------
// IVHS Delay for HDMI (Page 2)
//--------------------------------------------------
#define P2_70_IVHS_CTRL_0                                                                                               0x0270
#define P2_71_IVHS_CTRL_1                                                                                               0x0271
#define P2_72_IVHS_CTRL_2                                                                                               0x0272
#define P2_73_IVHS_CTRL_3                                                                                               0x0273
#define P2_74_IVHS_CTRL_4                                                                                               0x0274
#define P2_75_IVHS_CTRL_5                                                                                               0x0275
#define P2_76_IVHS_CTRL_6                                                                                               0x0276


//--------------------------------------------------
// Audio N.F PLL (Page 2)
//--------------------------------------------------
#define P2_81_PORT_PAGE02_HDMI_DPLL_CTRL0                                                                               0x0281
#define P2_82_PORT_PAGE02_HDMI_DPLL_CTRL1                                                                               0x0282
#define P2_83_PORT_PAGE02_HDMI_DPLL_CTRL2                                                                               0x0283
#define P2_84_PORT_PAGE02_HDMI_DPLL_CTRL3                                                                               0x0284
#define P2_85_PORT_PAGE02_HDMI_DPLL_CTRL4                                                                               0x0285
#define P2_86_PORT_PAGE02_HDMI_DPLL_ANASET_0                                                                            0x0286
#define P2_87_PORT_PAGE02_HDMI_DPLL_ANASET_1                                                                            0x0287
#define P2_88_PORT_PAGE02_HDMI_DPLL_ANASET_2                                                                            0x0288
#define P2_89_PORT_PAGE02_HDMI_DPLL_ANASET_3                                                                            0x0289
#define P2_8A_PORT_PAGE02_HDMI_DPLL_WD_0                                                                                0x028A
#define P2_8B_PORT_PAGE02_HDMI_DPLL_WD_1                                                                                0x028B
#define P2_8C_PORT_PAGE02_DPLL_DUMMY_1                                                                                  0x028C
#define P2_8D_PORT_PAGE02_DPLL_DUMMY_2                                                                                  0x028D
#define P2_8E_PORT_PAGE2_HDMI_NF_CODE_1                                                                                 0x028E
#define P2_8F_PORT_PAGE2_HDMI_NF_CODE_2                                                                                 0x028F
#define P2_90_PORT_PAGE2_HDMI_NF_CODE_3                                                                                 0x0290
#define P2_91_PORT_PAGE2_NF_CODE_MAX                                                                                    0x0291
#define P2_92_PORT_PAGE2_NF_CODE_MIN                                                                                    0x0292
#define P2_93_PORT_PAGE02_DPLL_DUMMY_3                                                                                  0x0293
#define P2_94_PORT_PAGE02_DPLL_DUMMY_4                                                                                  0x0294


//--------------------------------------------------
// HDMI ON Area HDCP Control (Page 2)
//--------------------------------------------------
#define P2_A9_TMDS_ABC0                                                                                                 0x02A9
#define P2_AA_TMDS_ABC1                                                                                                 0x02AA
#define P2_AC_TMDS_Z0CC2                                                                                                0x02AC
#define P2_AE_TMDS_RPS                                                                                                  0x02AE
#define P2_C0_HDCP_CR                                                                                                   0x02C0
#define P2_C2_HDCP_PCR                                                                                                  0x02C2
#define P2_C3_HDCP_AP                                                                                                   0x02C3
#define P2_C4_HDCP_DP                                                                                                   0x02C4
#define P2_F1_HDMI_DBF1                                                                                                 0x02F1
#define P2_F2_HDMI_DBF2                                                                                                 0x02F2


//--------------------------------------------------
// HDMI ON Area Frequency Detect (Page 2)
//--------------------------------------------------
#define P2_E0_AUX_PS_CTRL                                                                                               0x02E0
#define P2_E1_AUX_PS_REPLY                                                                                              0x02E1
#define P2_E6_HDMI_FREQDET_CTRL                                                                                         0x02E6
#define P2_E7_HDMI_FREQDET_OFFSET                                                                                       0x02E7
#define P2_E8_HDMI_FREQDET_UPPER_M                                                                                      0x02E8
#define P2_E9_HDMI_FREQDET_UPPER_L                                                                                      0x02E9
#define P2_EA_HDMI_FREQDET_LOWER_M                                                                                      0x02EA
#define P2_EB_HDMI_FREQDET_LOWER_L                                                                                      0x02EB
#define P2_EC_HDMI_FREQDET_STABLE                                                                                       0x02EC
#define P2_ED_HDMI_FREQDET_RESULT_M                                                                                     0x02ED
#define P2_EE_HDMI_FREQDET_RESULT_L                                                                                     0x02EE
#define P2_EF_HDMI_ERROR_TH                                                                                             0x02EF
#define P2_F6_HDMI_FREQDET_BOUND_H                                                                                      0x02F6
#define P2_F7_HDMI_FREQDET_RESULT_H                                                                                     0x02F7


//--------------------------------------------------
// LiveShowTM Control (Page 3)
//--------------------------------------------------
#define P3_A1_LS_CTRL0                                                                                                  0x03A1
#define P3_A2_LS_CTRL1                                                                                                  0x03A2
#define P3_A3_DELTA_GAIN                                                                                                0x03A3
#define P3_A4_LS_STATUS0                                                                                                0x03A4
#define P3_A5_LS_STATUS1                                                                                                0x03A5
#define P3_A6_LS_DUMMY_0                                                                                                0x03A6
#define P3_A7_LS_DUMMY_1                                                                                                0x03A7
#define P3_A8_LS_DUMMY_2                                                                                                0x03A8
#define P3_A9_LS_DUMMY_3                                                                                                0x03A9
#define P3_AA_LS_DUMMY_4                                                                                                0x03AA
#define P3_AB_LS_DUMMY_5                                                                                                0x03AB
#define P3_AC_LS_DUMMY_6                                                                                                0x03AC
#define P3_AD_LS_DUMMY_7                                                                                                0x03AD
#define P3_AE_LS_DUMMY_8                                                                                                0x03AE
#define P3_AF_LS_BIST_CTRL                                                                                              0x03AF
#define P3_B0_LS_FRAME0                                                                                                 0x03B0
#define P3_B1_LS_FRAME1                                                                                                 0x03B1
#define P3_B2_LS_FRAME2                                                                                                 0x03B2
#define P3_B3_LS_FRAME4                                                                                                 0x03B3
#define P3_B4_LS_FRAME5                                                                                                 0x03B4
#define P3_B5_LS_BYPOS0                                                                                                 0x03B5
#define P3_B6_LS_BYPOS1                                                                                                 0x03B6
#define P3_B7_LS_GAIN_BASE                                                                                              0x03B7
#define P3_B8_LS_GAIN_SLOPE                                                                                             0x03B8
#define P3_BF_LS_LUT_CTRL                                                                                               0x03BF
#define P3_C0_LS_LUT_DATA                                                                                               0x03C0
#define P3_C1_LS_LUT_READ                                                                                               0x03C1
#define P3_C2_LS_LUT_ROW                                                                                                0x03C2
#define P3_C3_LS_LUT_COL                                                                                                0x03C3
#define P3_C9_LS_FIFO_CTRL0                                                                                             0x03C9
#define P3_CA_CAP_BIST_CTRL0                                                                                            0x03CA
#define P3_CB_CAP_BIST_CTRL1                                                                                            0x03CB
#define P3_CD_DIS_BIST_CTRL0                                                                                            0x03CD
#define P3_CE_DIS_BIST_CTRL1                                                                                            0x03CE
#define P3_CF_LS_BIST_CTRL0                                                                                             0x03CF
#define P3_D0_LS_DDR_FIFO_WTLVL_W_H                                                                                     0x03D0
#define P3_D1_LS_DDR_FIFO_WTLVL_W_L                                                                                     0x03D1
#define P3_D2_LS_DDR_FIFO_WTLVL_R_H                                                                                     0x03D2
#define P3_D3_LS_DDR_FIFO_WTLVL_R_L                                                                                     0x03D3
#define P3_D4_LS_DDR_FIFO_RW_NUM_H                                                                                      0x03D4
#define P3_D5_LS_DDR_FIFO_RW_NUM_L                                                                                      0x03D5
#define P3_D6_LS_DDR_FIFO_RW_LEN_H                                                                                      0x03D6
#define P3_D7_LS_DDR_FIFO_RW_LEN_L                                                                                      0x03D7
#define P3_D8_LS_DDR_FIFO_RW_REMAIN_H                                                                                   0x03D8
#define P3_D9_LS_DDR_FIFO_RW_REMAIN_L                                                                                   0x03D9
#define P3_DA_LS_DDR_START_ADDR_MSB                                                                                     0x03DA
#define P3_DB_LS_DDR_START_ADDR_H                                                                                       0x03DB
#define P3_DC_LS_DDR_START_ADDR_M                                                                                       0x03DC
#define P3_DD_LS_DDR_START_ADDR_L                                                                                       0x03DD


//--------------------------------------------------
// SDRAM and DDR Control (Page 4)
//--------------------------------------------------
#define P4_4F_DDR_DCU_WRITE_RECOVERY                                                                                    0x044F
#define P4_A1_SDR_CTRL0                                                                                                 0x04A1
#define P4_A2_SDR_CTRL1                                                                                                 0x04A2
#define P4_A3_SDR_AREF_TIME                                                                                             0x04A3
#define P4_A4_SDR_PRCG                                                                                                  0x04A4
#define P4_A5_SDR_MEM_TYPE                                                                                              0x04A5
#define P4_A6_SDR_SLEW_RATE                                                                                             0x04A6
#define P4_A7_SDR_AREF_CNT                                                                                              0x04A7
#define P4_A8_SDR_CLK_ALIGN                                                                                             0x04A8
#define P4_A9_DUMMY                                                                                                     0x04A9
#define P4_AA_SDR_RSC_AREF                                                                                              0x04AA
#define P4_AB_SDR_RSC_MCU                                                                                               0x04AB
#define P4_AC_SDR_RSC_CAP1                                                                                              0x04AC
#define P4_AE_SDR_RSC_MAIN                                                                                              0x04AE
#define P4_B0_SDR_RSC_RTC_RD                                                                                            0x04B0
#define P4_B1_SDR_RSC_RTC_WR                                                                                            0x04B1
#define P4_B2_DUMMY                                                                                                     0x04B2
#define P4_B3_DUMMY                                                                                                     0x04B3
#define P4_B4_SDR_ABTR_STATUS0                                                                                          0x04B4
#define P4_B5_SDR_ABTR_STATUS1                                                                                          0x04B5
#define P4_B6_DUMMY                                                                                                     0x04B6
#define P4_B7_SDR_POWER_CTRL0                                                                                           0x04B7
#define P4_B8_SDR_ADDR_H                                                                                                0x04B8
#define P4_B9_SDR_ADDR_M                                                                                                0x04B9
#define P4_BA_SDR_ADDR_L                                                                                                0x04BA
#define P4_BB_SDR_ACCESS_CMD                                                                                            0x04BB
#define P4_BC_SDR_DATA_BUF                                                                                              0x04BC
#define P4_BD_SDR_MCU_RD_LEN                                                                                            0x04BD
#define P4_BE_SDR_RX_PHASE_CALIBRATION                                                                                  0x04BE
#define P4_BF_SDR_RX_CALIBRATION_RESULT                                                                                 0x04BF
#define P4_C0_TX_CLK_DLY1                                                                                               0x04C0
#define P4_C1_TX_CLK_DLY2                                                                                               0x04C1
#define P4_C2_SDR_RX_CLK_DLY1                                                                                           0x04C2
#define P4_C3_SDR_RX_CLK_DLY2                                                                                           0x04C3
#define P4_C4_SDR_RX_CLK_DLY3                                                                                           0x04C4
#define P4_C5_SDR_RX_CLK_DLY4                                                                                           0x04C5
#define P4_C6_SEC_SDR_RX_DLY5                                                                                           0x04C6
#define P4_C7_SEC_SDR_RX_DLY6                                                                                           0x04C7
#define P4_C8_MCLK_CTRL                                                                                                 0x04C8
#define P4_C9_SDR_STOPCLK_CNT                                                                                           0x04C9
#define P4_CA_STOP_WAIT_CNT                                                                                             0x04CA
#define P4_CB_TX_PHASE_CALIBRATION                                                                                      0x04CB
#define P4_CC_TX_CALIBRATION_RESULT                                                                                     0x04CC
#define P4_CD_DDR_TX_DLY0                                                                                               0x04CD
#define P4_CE_DDR_TX_DLY1                                                                                               0x04CE
#define P4_CF_DDR_RX_DLY0                                                                                               0x04CF
#define P4_D0_DDR_RX_DLY1                                                                                               0x04D0
#define P4_D1_DDR_RX_DLY2                                                                                               0x04D1
#define P4_D2_DDR_RX_DLY3                                                                                               0x04D2
#define P4_D3_DDR_RX_DLY4                                                                                               0x04D3
#define P4_D4_DDR_RX_DLY5                                                                                               0x04D4
#define P4_D5_DDR_RX_DLY6                                                                                               0x04D5
#define P4_D6_DDR_RX_DLY7                                                                                               0x04D6
#define P4_D7_DDR_RX_DLY8                                                                                               0x04D7
#define P4_D8_DDR_MEASURE                                                                                               0x04D8
#define P4_D9_DDR_AUTO_CALIB0                                                                                           0x04D9
#define P4_DA_DDR_AUTO_CALIB_RLT0                                                                                       0x04DA
#define P4_DB_DDR_AUTO_CALIB1                                                                                           0x04DB
#define P4_DC_DDR_AUTO_CALIB_RLT1                                                                                       0x04DC
#define P4_DD_DDR_AUTO_CALIB2                                                                                           0x04DD
#define P4_DE_DDR_AUTO_CALIB_RLT2                                                                                       0x04DE
#define P4_DF_DDR_AUTO_CALIB3                                                                                           0x04DF
#define P4_E0_DDR_AUTO_CALIB_RLT3                                                                                       0x04E0
#define P4_E1_DDR_AUTO_CALIB_DQS0_SEL0                                                                                  0x04E1
#define P4_E2_DDR_AUTO_CALIB_DQS0_SEL1                                                                                  0x04E2
#define P4_E3_DDR_AUTO_CALIB_DQS1_SEL0                                                                                  0x04E3
#define P4_E4_DDR_AUTO_CALIB_DQS1_SEL1                                                                                  0x04E4
#define P4_E5_DDR_AUTO_CALIB_RLT_SEL                                                                                    0x04E5
#define P4_E6_DDR_AUTO_CALIB_DQS0_R_RLT0                                                                                0x04E6
#define P4_E7_DDR_AUTO_CALIB_DQS0_R_RLT1                                                                                0x04E7
#define P4_E8_DDR_AUTO_CALIB_DQS0_R_RLT2                                                                                0x04E8
#define P4_E9_DDR_AUTO_CALIB_DQS0_R_RLT3                                                                                0x04E9
#define P4_EA_DDR_AUTO_CALIB_DQS0_F_RLT0                                                                                0x04EA
#define P4_EB_DDR_AUTO_CALIB_DQS0_F_RLT1                                                                                0x04EB
#define P4_EC_DDR_AUTO_CALIB_DQS0_F_RLT2                                                                                0x04EC
#define P4_ED_DDR_AUTO_CALIB_DQS0_F_RLT3                                                                                0x04ED
#define P4_EE_DDR_AUTO_CALIB_DQS1_R_RLT0                                                                                0x04EE
#define P4_EF_DDR_AUTO_CALIB_DQS1_R_RLT1                                                                                0x04EF
#define P4_F0_DDR_AUTO_CALIB_DQS1_R_RLT2                                                                                0x04F0
#define P4_F1_DDR_AUTO_CALIB_DQS1_R_RLT3                                                                                0x04F1
#define P4_F2_DDR_AUTO_CALIB_DQS1_F_RLT0                                                                                0x04F2
#define P4_F3_DDR_AUTO_CALIB_DQS1_F_RLT1                                                                                0x04F3
#define P4_F4_DDR_AUTO_CALIB_DQS1_F_RLT2                                                                                0x04F4
#define P4_F5_DDR_AUTO_CALIB_DQS1_F_RLT3                                                                                0x04F5
#define P4_F6_DDR_AUTO_CALIB4                                                                                           0x04F6
#define P4_F7_DDR_AUTO_CALIB_RLT4                                                                                       0x04F7
#define P4_F8_DDR_AUTO_CALIB5                                                                                           0x04F8
#define P4_F9_DDR_AUTO_CALIB_RLT5                                                                                       0x04F9
#define P4_FA_DDR_AUTO_CALIB_RLT_SEL1                                                                                   0x04FA
#define P4_FC_EXTENDED_MODE_REGISTER0                                                                                   0x04FC
#define P4_FD_EXTENDED_MODE_REGISTER1                                                                                   0x04FD
#define P4_FE_RANDOM_GENERATOR                                                                                          0x04FE
#define P4_FF_CRC_DATA_PORT                                                                                             0x04FF


//--------------------------------------------------
// FRC Cap_M1 (Page 5)
//--------------------------------------------------
#define P5_00_CAP_M1_MEM_ADDR_MSB                                                                                       0x0500
#define P5_01_CAP_M1_MEM_ADDR_H                                                                                         0x0501
#define P5_02_CAP_M1_MEM_ADDR_M                                                                                         0x0502
#define P5_03_CAP_M1_MEM_ADDR_L                                                                                         0x0503
#define P5_04_CAP_M1_BL2_ADDR_MSB                                                                                       0x0504
#define P5_05_CAP_M1_BL2_ADDR_H                                                                                         0x0505
#define P5_06_CAP_M1_BL2_ADDR_M                                                                                         0x0506
#define P5_07_CAP_M1_BL2_ADDR_L                                                                                         0x0507
#define P5_08_CAP_M1_BL3_ADDR_MSB                                                                                       0x0508
#define P5_09_CAP_M1_BL3_ADDR_H                                                                                         0x0509
#define P5_0A_CAP_M1_BL3_ADDR_M                                                                                         0x050A
#define P5_0B_CAP_M1_BL3_ADDR_L                                                                                         0x050B
#define P5_0C_CAP_M1_BOUNDARY_ADDR1_MSB                                                                                 0x050C
#define P5_0D_CAP_M1_BOUNDARY_ADDR1_H                                                                                   0x050D
#define P5_0E_CAP_M1_BOUNDARY_ADDR1_M                                                                                   0x050E
#define P5_0F_CAP_M1_BOUNDARY_ADDR1_L                                                                                   0x050F
#define P5_10_CAP_M1_BOUNDARY_ADDR2_MSB                                                                                 0x0510
#define P5_11_CAP_M1_BOUNDARY_ADDR2_H                                                                                   0x0511
#define P5_12_CAP_M1_BOUNDARY_ADDR2_M                                                                                   0x0512
#define P5_13_CAP_M1_BOUNDARY_ADDR2_L                                                                                   0x0513
#define P5_14_CAP_M1_BOUNDARY_STATUS                                                                                    0x0514
#define P5_15_CAP_M1_BLOCK_STEP_MSB                                                                                     0x0515
#define P5_16_CAP_M1_BLOCK_STEP_H                                                                                       0x0516
#define P5_17_CAP_M1_BLOCK_STEP_M                                                                                       0x0517
#define P5_18_CAP_M1_BLOCK_STEP_L                                                                                       0x0518
#define P5_19_CAP_M1_LINE_STEP_MSB                                                                                      0x0519
#define P5_1A_CAP_M1_LINE_STEP_H                                                                                        0x051A
#define P5_1B_CAP_M1_LINE_STEP_M                                                                                        0x051B
#define P5_1C_CAP_M1_LINE_STEP_L                                                                                        0x051C
#define P5_1E_CAP_M1_WATER_LEVEL_L                                                                                      0x051E
#define P5_1F_CAP_M1_PIXEL_NUM_H                                                                                        0x051F
#define P5_20_CAP_M1_PIXEL_NUM_L                                                                                        0x0520
#define P5_21_CAP_M1_LINE_NUM_H                                                                                         0x0521
#define P5_22_CAP_M1_LINE_NUM_L                                                                                         0x0522
#define P5_23_CAP_M1_WR_NUM_H                                                                                           0x0523
#define P5_24_CAP_M1_WR_NUM_L                                                                                           0x0524
#define P5_25_CAP_M1_WR_LEN                                                                                             0x0525
#define P5_26_CAP_M1_WR_REMAIN                                                                                          0x0526
#define P5_27_CAP_M1_DDR_CTRL1                                                                                          0x0527
#define P5_28_CAP_M1_DDR_CTRL2                                                                                          0x0528
#define P5_29_CAP_M1_DDR_CTRL3                                                                                          0x0529
#define P5_2A_CAP_M1_STATUS                                                                                             0x052A
#define P5_2B_CAP_M1_FIFO_STATUS                                                                                        0x052B
#define P5_2C_CAP_M1_ONEF_STATUS                                                                                        0x052C
#define P5_30_CAP_M1_BIST_CTRL                                                                                          0x0530
#define P5_31_CAP_M1_DRF_BIST_CTRL                                                                                      0x0531
#define P5_32_CAP_M1_CTRL                                                                                               0x0532
#define P5_33_CAP_M1_BIST_CTRL1                                                                                         0x0533
#define P5_43_CAP_M1_4CH_CTRL1                                                                                          0x0543
#define P5_44_CAP_M1_4CH_CTRL2                                                                                          0x0544
#define P5_45_CAP_M1_DDR_CTRL4                                                                                          0x0545
#define P5_46_CAP_M1_BL4_ADDR_MSB                                                                                       0x0546
#define P5_47_CAP_M1_BL4_ADDR_H                                                                                         0x0547
#define P5_48_CAP_M1_BL4_ADDR_M                                                                                         0x0548
#define P5_49_CAP_M1_BL4_ADDR_L                                                                                         0x0549
#define P5_4A_CAP_M1_ROTATION                                                                                           0x054A
#define P5_4B_CAP_M1_MN                                                                                                 0x054B
#define P5_4C_CAP_M1_FRAME_END_BLOCK_SEL                                                                                0x054C
#define P5_4D_CAP_M1_OFRC_MAX_FDROP                                                                                     0x054D
#define P5_4E_CAP_M1_DUMMY01                                                                                            0x054E
#define P5_4F_CAP_M1_DUMMY02                                                                                            0x054F
#define P5_50_CAP_M1_DUMMY03                                                                                            0x0550


//--------------------------------------------------
// FRC Disp_M1 (Page 5)
//--------------------------------------------------
#define P5_80_DISP_M1_READ_ADDR_MSB                                                                                     0x0580
#define P5_81_DISP_M1_READ_ADDR_H                                                                                       0x0581
#define P5_82_DISP_M1_READ_ADDR_M                                                                                       0x0582
#define P5_83_DISP_M1_READ_ADDR_L                                                                                       0x0583
#define P5_84_DISP_M1_BL2_ADDR_MSB                                                                                      0x0584
#define P5_85_DISP_M1_BL2_ADDR_H                                                                                        0x0585
#define P5_86_DISP_M1_BL2_ADDR_M                                                                                        0x0586
#define P5_87_DISP_M1_BL2_ADDR_L                                                                                        0x0587
#define P5_88_DISP_M1_BL3_ADDR_MSB                                                                                      0x0588
#define P5_89_DISP_M1_BL3_ADDR_H                                                                                        0x0589
#define P5_8A_DISP_M1_BL3_ADDR_M                                                                                        0x058A
#define P5_8B_DISP_M1_BL3_ADDR_L                                                                                        0x058B
#define P5_8C_DISP_M1_BOUNDARY_ADDR1_MSB                                                                                0x058C
#define P5_8D_DISP_M1_BOUNDARY_ADDR1_H                                                                                  0x058D
#define P5_8E_DISP_M1_BOUNDARY_ADDR1_M                                                                                  0x058E
#define P5_8F_DISP_M1_BOUNDARY_ADDR1_L                                                                                  0x058F
#define P5_90_DISP_M1_BOUNDARY_ADDR2_MSB                                                                                0x0590
#define P5_91_DISP_M1_BOUNDARY_ADDR2_H                                                                                  0x0591
#define P5_92_DISP_M1_BOUNDARY_ADDR2_M                                                                                  0x0592
#define P5_93_DISP_M1_BOUNDARY_ADDR2_L                                                                                  0x0593
#define P5_94_DISP_M1_BOUNDARY_STATUS                                                                                   0x0594
#define P5_95_DISP_M1_BLOCK_STEP_MSB                                                                                    0x0595
#define P5_96_DISP_M1_BLOCK_STEP_H                                                                                      0x0596
#define P5_97_DISP_M1_BLOCK_STEP_M                                                                                      0x0597
#define P5_98_DISP_M1_BLOCK_STEP_L                                                                                      0x0598
#define P5_99_DISP_M1_LINE_STEP_MSB                                                                                     0x0599
#define P5_9A_DISP_M1_LINE_STEP_H                                                                                       0x059A
#define P5_9B_DISP_M1_LINE_STEP_M                                                                                       0x059B
#define P5_9C_DISP_M1_LINE_STEP_L                                                                                       0x059C
#define P5_A1_DISP_M1_WTLVL_L                                                                                           0x05A1
#define P5_A2_DISP_M1_PXL_NUM_H                                                                                         0x05A2
#define P5_A3_DISP_M1_PXL_NUM_L                                                                                         0x05A3
#define P5_A4_DISP_M1_LINE_NUM_H                                                                                        0x05A4
#define P5_A5_DISP_M1_LINE_NUM_L                                                                                        0x05A5
#define P5_A6_DISP_M1_PRRD_VST_H                                                                                        0x05A6
#define P5_A7_DISP_M1_PRRD_VST_L                                                                                        0x05A7
#define P5_A8_DISP_M1_READ_NUM_H                                                                                        0x05A8
#define P5_A9_DISP_M1_READ_NUM_L                                                                                        0x05A9
#define P5_AA_DISP_M1_READ_LEN                                                                                          0x05AA
#define P5_AB_DISP_M1_READ_REMAIN                                                                                       0x05AB
#define P5_AC_DISP_M1_DISP_CTRL1                                                                                        0x05AC
#define P5_AD_DISP_M1_STATUS                                                                                            0x05AD
#define P5_AE_DISP_M1_DISP_CTRL2                                                                                        0x05AE
#define P5_AF_DISP_M1_DISP_CTRL3                                                                                        0x05AF
#define P5_B0_DISP_M1_FIFO_STATUS                                                                                       0x05B0
#define P5_B1_DISP_M1_ONEF_DHF_H                                                                                        0x05B1
#define P5_B2_DISP_M1_ONEF_DHF_M                                                                                        0x05B2
#define P5_B3_DISP_M1_ONEF_DHF_L                                                                                        0x05B3
#define P5_B4_DISP_M1_ONEF_IHF                                                                                          0x05B4
#define P5_B5_DISP_M1_LINE_MAGN_L                                                                                       0x05B5
#define P5_B6_DISP_M1_ONEF_MAGN_H                                                                                       0x05B6
#define P5_B7_DISP_M1_ONEF_MAGN_L                                                                                       0x05B7
#define P5_C0_DISP_M1_BIST_CTRL                                                                                         0x05C0
#define P5_C1_DISP_M1_DRF_BIST_CTRL                                                                                     0x05C1
#define P5_C2_ADC_TEST_M1                                                                                               0x05C2
#define P5_C3_DISP_M1_NEW_FIFO_CRC_CTRL                                                                                 0x05C3
#define P5_C4_DISP_M1_DISP_CTRL4                                                                                        0x05C4
#define P5_D9_DISP_M1_MPG_PIXNUM_MSB                                                                                    0x05D9
#define P5_DA_DISP_M1_MPG_PIXNUM_H                                                                                      0x05DA
#define P5_DB_DISP_M1_MPG_PIXNUM_L                                                                                      0x05DB
#define P5_DC_DISP_M1_4CH_CTRL1                                                                                         0x05DC
#define P5_DD_DISP_M1_4CH_CTRL2                                                                                         0x05DD
#define P5_DE_DISP_M1_BL4_ADDR_MSB                                                                                      0x05DE
#define P5_DF_DISP_M1_BL4_ADDR_H                                                                                        0x05DF
#define P5_E0_DISP_M1_BL4_ADDR_M                                                                                        0x05E0
#define P5_E1_DISP_M1_BL4_ADDR_L                                                                                        0x05E1
#define P5_E2_DISP_M1_MN                                                                                                0x05E2
#define P5_E3_DISP_M1_MN_TOG_SHIFT                                                                                      0x05E3
#define P5_E4_DISP_M1_MN_TOG_EN                                                                                         0x05E4
#define P5_E5_DISP_M1_MN_TOG_REM                                                                                        0x05E5
#define P5_E6_DISP_M1_DUMMY01                                                                                           0x05E6
#define P5_E7_DISP_M1_DUMMY02                                                                                           0x05E7
#define P5_E8_DISP_M1_DUMMY03                                                                                           0x05E8
#define P5_E9_DISP_M1_FRAME_TEAR_PREVENTION                                                                             0x05E9


//--------------------------------------------------
// Internal OSC (Page 6)
//--------------------------------------------------
#define P6_A0_OSC_TRIM_CTRL0                                                                                            0x06A0
#define P6_A1_OSC_TRIM_CTRL1                                                                                            0x06A1
#define P6_A2_OSC_TRIM_CTRL2                                                                                            0x06A2
#define P6_A3_EMBEDDED_OSC_CTRL                                                                                         0x06A3
#define P6_A4_OSC_TRIM_CNT                                                                                              0x06A4
#define P6_A5_EMB_BGRES                                                                                                 0x06A5
#define P6_A6_EMB_BGRES1                                                                                                0x06A6
#define P6_A7_OSC_TRIM_CTRL3                                                                                            0x06A7


//--------------------------------------------------
// Audio (Page 6)
//--------------------------------------------------
#define P6_B0_REG_ADC_POWER                                                                                             0x06B0
#define P6_B1_REG_ADC_CTRL1                                                                                             0x06B1
#define P6_B2_REG_ADC_CTRL2                                                                                             0x06B2
#define P6_B6_AD_CTRL                                                                                                   0x06B6
#define P6_B7_AD_MUTE                                                                                                   0x06B7
#define P6_B8_AD_GAIN_L                                                                                                 0x06B8
#define P6_B9_AD_GAIN_R                                                                                                 0x06B9
#define P6_BA_AD_DUMMY_0                                                                                                0x06BA
#define P6_BB_SOFT_RESET_ADC                                                                                            0x06BB
#define P6_C0_REG_DAC_POWER0                                                                                            0x06C0
#define P6_C1_REG_DAC_POWER1                                                                                            0x06C1
#define P6_C2_REG_DAC_CUR0                                                                                              0x06C2
#define P6_C3_REG_DAC_CUR1                                                                                              0x06C3
#define P6_C4_REG_DAC_CUR2                                                                                              0x06C4
#define P6_C5_REG_DAC_CUR3                                                                                              0x06C5
#define P6_C6_REG_DAC_CUR4                                                                                              0x06C6
#define P6_C7_REG_DAC_CUR5                                                                                              0x06C7
#define P6_C8_REG_DAC_CUR6                                                                                              0x06C8
#define P6_C9_REG_DAC_DUMMY1                                                                                            0x06C9
#define P6_CA_REG_ANA_RESERVE0                                                                                          0x06CA
#define P6_D0_DA_CTRL                                                                                                   0x06D0
#define P6_D1_DA_MUTE                                                                                                   0x06D1
#define P6_D2_DA_GAIN_L                                                                                                 0x06D2
#define P6_D3_DA_GAIN_R                                                                                                 0x06D3
#define P6_D4_DA_CLK_CTRL                                                                                               0x06D4
#define P6_D5_SOFT_RESET_DAC                                                                                            0x06D5
#define P6_D6_DA_DUMMY_1                                                                                                0x06D6
#define P6_D7_DA_DUMMY_0                                                                                                0x06D7
#define P6_E0_REG_MUX_ANA_OUT1                                                                                          0x06E0
#define P6_E1_AD_SPDIF_CTRL                                                                                             0x06E1
#define P6_E2_AD_SPDIF_CS_0                                                                                             0x06E2
#define P6_E3_AD_SPDIF_CS_1                                                                                             0x06E3
#define P6_E4_AD_SPDIF_CS_2                                                                                             0x06E4
#define P6_E5_AD_SPDIF_CS_3                                                                                             0x06E5
#define P6_E6_AD_SPDIF_CS_4                                                                                             0x06E6
#define P6_E7_AD_I2S_CTRL                                                                                               0x06E7
#define P6_E8_AUD_TEST_PIN                                                                                              0x06E8
#define P6_E9_AUD_ADC_SRAM_BIST_0                                                                                       0x06E9
#define P6_EA_AUD_ADC_SRAM_BIST_1                                                                                       0x06EA
#define P6_EB_AUD_DAC_SRAM_BIST_0                                                                                       0x06EB
#define P6_EC_AUD_DAC_SRAM_BIST_1                                                                                       0x06EC
#define P6_ED_AUD_DAC_SRAM_BIST_2                                                                                       0x06ED
#define P6_EE_REG_MUX_ANA_OUT2                                                                                          0x06EE
#define P6_EF_AUD_DUMMY_1                                                                                               0x06EF


//--------------------------------------------------
// DCC (Page 7)
//--------------------------------------------------
#define P7_C7_DCC_CTRL_0                                                                                                0x07C7
#define P7_C8_DCC_CTRL_1                                                                                                0x07C8
#define P7_C9_DCC_ADDRESS_PORT                                                                                          0x07C9
#define P7_CA_DCC_DATA_PORT                                                                                             0x07CA


//--------------------------------------------------
// ICM (Page 7)
//--------------------------------------------------
#define P7_D0_ICM_CONTROL                                                                                               0x07D0
#define P7_D1_ICM_SEL                                                                                                   0x07D1
#define P7_D2_ICM_ADDR                                                                                                  0x07D2
#define P7_D3_ICM_DATA                                                                                                  0x07D3
#define P7_D4_ICM_SEL2                                                                                                  0x07D4


//--------------------------------------------------
// Y-Peaking and Coring Part1 (D-Domain) (Page 7)
//--------------------------------------------------
#define P7_D6_PEAKING_CORING_ACCESS_PORT_CTL                                                                            0x07D6
#define P7_D7_PEAKING_CORING_DATA_PORT                                                                                  0x07D7


//--------------------------------------------------
// DCR Part1 (Page 7)
//--------------------------------------------------
#define P7_D8_DCR_ADDRESS_PORT                                                                                          0x07D8
#define P7_D9_DCR_DATA_PORT                                                                                             0x07D9


//--------------------------------------------------
// DCR Part2 (Page 7)
//--------------------------------------------------
#define P7_DA_DCR_CTRL                                                                                                  0x07DA


//--------------------------------------------------
// D-domain Pattern Generator (Page 7)
//--------------------------------------------------
#define P7_F0_DISP_PG_R_CTRL                                                                                            0x07F0
#define P7_F1_DISP_PG_G_CTRL                                                                                            0x07F1
#define P7_F2_DISP_PG_B_CTRL                                                                                            0x07F2
#define P7_F3_DISP_PG_R_INITIAL                                                                                         0x07F3
#define P7_F4_DISP_PG_G_INITIAL                                                                                         0x07F4
#define P7_F5_DISP_PG_B_INITIAL                                                                                         0x07F5
#define P7_F6_DISP_PG_PIXEL_DELTA_H                                                                                     0x07F6
#define P7_F7_DISP_PG_LINE_DELTA_H                                                                                      0x07F7
#define P7_F8_DISP_PG_PIXEL_STEP_H                                                                                      0x07F8
#define P7_F9_DISP_PG_LINE_STEP_H                                                                                       0x07F9
#define P7_FA_DISP_PG_DELTA_H_STEP_M                                                                                    0x07FA
#define P7_FB_D_PG_CTRL_0                                                                                               0x07FB
#define P7_FC_D_PG_INITIAL_M_STEP_L                                                                                     0x07FC
#define P7_FD_D_PG_INITIAL_L_CTRL                                                                                       0x07FD
#define P7_FF_D_PATTERN_RESET                                                                                           0x07FF


//--------------------------------------------------
// TTS Audio Rate Up Sampling Control (Page 8)
//--------------------------------------------------
#define P8_00_TTS_UP_SAMPLING_CTRL_1                                                                                    0x0800
#define P8_01_TTS_UP_SAMPLING_CTRL_2                                                                                    0x0801
#define P8_02_TTS_UP_SAMPLING_CTRL_3                                                                                    0x0802
#define P8_03_TTS_UP_SAMPLING_CTRL_4                                                                                    0x0803
#define P8_04_COEF_ADDRESS_PORT                                                                                         0x0804
#define P8_05_COEF_DATA_PORT                                                                                            0x0805
#define P8_06_TTS_SCALE_FACTOR_1                                                                                        0x0806
#define P8_07_TTS_SCALE_FACTOR_2                                                                                        0x0807
#define P8_08_TTS_SCALE_FACTOR_3                                                                                        0x0808
#define P8_09_TTS_UP_SAMPLING_CTRL_5                                                                                    0x0809
#define P8_0A_TTS_UP_SAMPLING_CTRL_6                                                                                    0x080A
#define P8_0B_TTS_UP_SAMPLING_CTRL_7                                                                                    0x080B
#define P8_0C_TTS_UP_SAMPLING_CTRL_8                                                                                    0x080C
#define P8_0D_TTS_UP_SAMPLING_CTRL_9                                                                                    0x080D
#define P8_0E_TTS_UP_SAMPLING_CTRL_A                                                                                    0x080E
#define P8_0F_TTS_UP_SAMPLING_CTRL_B                                                                                    0x080F


//--------------------------------------------------
// TTS SPI FLASH (Page 8)
//--------------------------------------------------
#define P8_40_TTS_SPIC_INT_CTRL                                                                                         0x0840
#define P8_41_TTS_SPIC_COMMON_INST_EN                                                                                   0x0841
#define P8_42_TTS_SPIC_COMMON_OP_CODE                                                                                   0x0842
#define P8_43_TTS_SPIC_WREN_OP_CODE                                                                                     0x0843
#define P8_44_TTS_SPIC_EWSR_OP_CODE                                                                                     0x0844
#define P8_45_TTS_SPIC_FLASH_PROG_ISP                                                                                   0x0845
#define P8_46_TTS_SPIC_FLASH_PROG_ISP0                                                                                  0x0846
#define P8_47_TTS_SPIC_FLASH_PROG_ISP1                                                                                  0x0847
#define P8_48_TTS_SPIC_FLASH_PROG_ISP2                                                                                  0x0848
#define P8_49_TTS_SPIC_COMMON_INST_READ_PORT0                                                                           0x0849
#define P8_4A_TTS_SPIC_COMMON_INST_READ_PORT1                                                                           0x084A
#define P8_4B_TTS_SPIC_COMMON_INST_READ_PORT2                                                                           0x084B
#define P8_4C_TTS_SPIC_READ_OP_CODE                                                                                     0x084C
#define P8_4D_TTS_SPIC_FAST_READ_OP_CODE                                                                                0x084D
#define P8_4E_TTS_SPIC_READ_INSTRUCTION                                                                                 0x084E
#define P8_4F_TTS_SPIC_PROGRAM_OP_CODE                                                                                  0x084F
#define P8_50_TTS_SPIC_READ_STATUS_REGISTER_OP_CODE                                                                     0x0850
#define P8_51_TTS_SPIC_PROGRAM_INSTRUCTION                                                                              0x0851
#define P8_52_TTS_SPIC_DUMMY                                                                                            0x0852
#define P8_53_TTS_SPIC_PROGRAM_LENGTH                                                                                   0x0853
#define P8_54_TTS_SPIC_CRC_END_ADDR                                                                                     0x0854
#define P8_55_TTS_SPIC_CRC_END_ADDR0                                                                                    0x0855
#define P8_56_TTS_SPIC_CRC_END_ADDR1                                                                                    0x0856
#define P8_57_TTS_SPIC_CRC_END_ADDR2                                                                                    0x0857
#define P8_58_TTS_SPIC_CRC_RESULT                                                                                       0x0858
#define P8_59_TTS_SPIC_CEN_CTRL                                                                                         0x0859
#define P8_5A_TTS_SPIC_REV_DUMMY4                                                                                       0x085A
#define P8_5B_TTS_SPIC_AAI_MODE_BYTE_NUM                                                                                0x085B
#define P8_5C_TTS_SPIC_ISP_CMD_INSERT                                                                                   0x085C
#define P8_5D_TTS_SPIC_ISP_CMD_LENGTH                                                                                   0x085D


//--------------------------------------------------
// TTS Burst Read (Page 8)
//--------------------------------------------------
#define P8_60_BWR_INT_CTRL                                                                                              0x0860
#define P8_61_BWR_CONTROL                                                                                               0x0861
#define P8_62_BLK0_BWR_ADR_4TH                                                                                          0x0862
#define P8_63_BLK0_BWR_ADR_H                                                                                            0x0863
#define P8_64_BLK0_BWR_ADR_M                                                                                            0x0864
#define P8_65_BLK0_BWR_ADR_L                                                                                            0x0865
#define P8_66_BLK0_BWR_COUNT_H                                                                                          0x0866
#define P8_67_BLK0_BWR_COUNT_L                                                                                          0x0867
#define P8_68_BLK1_BWR_ADR_4TH                                                                                          0x0868
#define P8_69_BLK1_BWR_ADR_H                                                                                            0x0869
#define P8_6A_BLK1_BWR_ADR_M                                                                                            0x086A
#define P8_6B_BLK1_BWR_ADR_L                                                                                            0x086B
#define P8_6C_BLK1_BWR_COUNT_H                                                                                          0x086C
#define P8_6D_BLK1_BWR_COUNT_L                                                                                          0x086D
#define P8_6E_BLK0_BWR_CRC_H                                                                                            0x086E
#define P8_6F_BLK0_BWR_CRC_L                                                                                            0x086F
#define P8_70_BLK1_BWR_CRC_H                                                                                            0x0870
#define P8_71_BLK1_BWR_CRC_L                                                                                            0x0871
#define P8_72_BWR_STATUS_0                                                                                              0x0872
#define P8_73_BWR_STATUS_1                                                                                              0x0873
#define P8_74_BWR_STATUS_2                                                                                              0x0874
#define P8_75_BWR_STATUS_3                                                                                              0x0875
#define P8_76_BWR_DUMMY1                                                                                                0x0876
#define P8_77_BWR_DUMMY2                                                                                                0x0877


//--------------------------------------------------
// TTS SPI FLASH PROG SRAM Interface (Page 8)
//--------------------------------------------------
#define P8_78_TTS_PSRAM_INF_DATA                                                                                        0x0878
#define P8_79_TTS_PSRAM_INF_CONTROL                                                                                     0x0879
#define P8_7A_TTS_PSRAM_INF_ADDR                                                                                        0x087A
#define P8_7B_TTS_PSRAM_BIST_CTRL                                                                                       0x087B
#define P8_7C_TTS_PSRAM_DRF_BIST_CTRL                                                                                   0x087C
#define P8_7D_TTS_PSRAM_MARGIN_CTRL                                                                                     0x087D


//--------------------------------------------------
// Audio Mixer DVC (Page 8)
//--------------------------------------------------
#define P8_90_DVC_EN                                                                                                    0x0890
#define P8_91_DVC_VA_MSB                                                                                                0x0891
#define P8_92_DVC_VA_LSB                                                                                                0x0892
#define P8_93_DVC_ZC_WIN_CTRL_0                                                                                         0x0893
#define P8_94_DVC_ZC_WIN_CTRL_1                                                                                         0x0894
#define P8_95_DVC_GAIN_MSB                                                                                              0x0895
#define P8_96_DVC_GAIN_LSB                                                                                              0x0896
#define P8_97_DVC_GAIN_READ_MSB                                                                                         0x0897
#define P8_98_DVC_GAIN_READ_LSB                                                                                         0x0898
#define P8_99_DVC_GAIN_DONE                                                                                             0x0899
#define P8_9A_DVC_RESERVE1                                                                                              0x089A
#define P8_9B_DVC_RESERVE2                                                                                              0x089B
#define P8_D0_PEAK_CTRL_0                                                                                               0x08D0
#define P8_D1_PEAK_CTRL_1                                                                                               0x08D1
#define P8_D2_PEAK_CTRL_L_0                                                                                             0x08D2
#define P8_D3_PEAK_CTRL_L_1                                                                                             0x08D3
#define P8_D4_PEAK_CTRL_L_2                                                                                             0x08D4
#define P8_D5_PEAK_CTRL_L_3                                                                                             0x08D5
#define P8_D6_PEAK_CTRL_L_4                                                                                             0x08D6
#define P8_D7_PEAK_CTRL_R_0                                                                                             0x08D7
#define P8_D8_PEAK_CTRL_R_1                                                                                             0x08D8
#define P8_D9_PEAK_CTRL_R_2                                                                                             0x08D9
#define P8_DA_PEAK_CTRL_R_3                                                                                             0x08DA
#define P8_DB_PEAK_CTRL_R_4                                                                                             0x08DB
#define P8_DC_PEAK_RESERVE1                                                                                             0x08DC
#define P8_DD_PEAK_RESERVE2                                                                                             0x08DD


//--------------------------------------------------
// Audio Control (Page 8)
//--------------------------------------------------
#define P8_A0_DVC_EN                                                                                                    0x08A0
#define P8_A1_DVC_VA_MSB                                                                                                0x08A1
#define P8_A2_DVC_VA_LSB                                                                                                0x08A2
#define P8_A3_DVC_ZC_WIN_CTRL_0                                                                                         0x08A3
#define P8_A4_DVC_ZC_WIN_CTRL_1                                                                                         0x08A4
#define P8_A5_DVC_GAIN_MSB                                                                                              0x08A5
#define P8_A6_DVC_GAIN_LSB                                                                                              0x08A6
#define P8_A7_DVC_GAIN_READ_MSB                                                                                         0x08A7
#define P8_A8_DVC_GAIN_READ_LSB                                                                                         0x08A8
#define P8_A9_DVC_GAIN_DONE                                                                                             0x08A9
#define P8_AA_DVC_RESERVE1                                                                                              0x08AA
#define P8_AB_DVC_RESERVE2                                                                                              0x08AB
#define P8_C0_PEAK_CTRL_0                                                                                               0x08C0
#define P8_C1_PEAK_CTRL_1                                                                                               0x08C1
#define P8_C2_PEAK_CTRL_L_0                                                                                             0x08C2
#define P8_C3_PEAK_CTRL_L_1                                                                                             0x08C3
#define P8_C4_PEAK_CTRL_L_2                                                                                             0x08C4
#define P8_C5_PEAK_CTRL_L_3                                                                                             0x08C5
#define P8_C6_PEAK_CTRL_L_4                                                                                             0x08C6
#define P8_C7_PEAK_CTRL_R_0                                                                                             0x08C7
#define P8_C8_PEAK_CTRL_R_1                                                                                             0x08C8
#define P8_C9_PEAK_CTRL_R_2                                                                                             0x08C9
#define P8_CA_PEAK_CTRL_R_3                                                                                             0x08CA
#define P8_CB_PEAK_CTRL_R_4                                                                                             0x08CB
#define P8_CC_PEAK_RESERVE1                                                                                             0x08CC
#define P8_CD_PEAK_RESERVE2                                                                                             0x08CD


//--------------------------------------------------
// Audio TTS DVC (Page 8)
//--------------------------------------------------
#define P8_B0_DVC_EN                                                                                                    0x08B0
#define P8_B1_DVC_VA_MSB                                                                                                0x08B1
#define P8_B2_DVC_VA_LSB                                                                                                0x08B2
#define P8_B3_DVC_ZC_WIN_CTRL_0                                                                                         0x08B3
#define P8_B4_DVC_ZC_WIN_CTRL_1                                                                                         0x08B4
#define P8_B5_DVC_GAIN_MSB                                                                                              0x08B5
#define P8_B6_DVC_GAIN_LSB                                                                                              0x08B6
#define P8_B7_DVC_GAIN_READ_MSB                                                                                         0x08B7
#define P8_B8_DVC_GAIN_READ_LSB                                                                                         0x08B8
#define P8_B9_DVC_GAIN_DONE                                                                                             0x08B9
#define P8_BA_DVC_RESERVE1                                                                                              0x08BA
#define P8_BB_DVC_RESERVE2                                                                                              0x08BB
#define P8_E0_PEAK_CTRL_0                                                                                               0x08E0
#define P8_E1_PEAK_CTRL_1                                                                                               0x08E1
#define P8_E2_PEAK_CTRL_L_0                                                                                             0x08E2
#define P8_E3_PEAK_CTRL_L_1                                                                                             0x08E3
#define P8_E4_PEAK_CTRL_L_2                                                                                             0x08E4
#define P8_E5_PEAK_CTRL_L_3                                                                                             0x08E5
#define P8_E6_PEAK_CTRL_L_4                                                                                             0x08E6
#define P8_E7_PEAK_CTRL_R_0                                                                                             0x08E7
#define P8_E8_PEAK_CTRL_R_1                                                                                             0x08E8
#define P8_E9_PEAK_CTRL_R_2                                                                                             0x08E9
#define P8_EA_PEAK_CTRL_R_3                                                                                             0x08EA
#define P8_EB_PEAK_CTRL_R_4                                                                                             0x08EB
#define P8_EC_PEAK_RESERVE1                                                                                             0x08EC
#define P8_ED_PEAK_RESERVE2                                                                                             0x08ED


//--------------------------------------------------
// Audio TTS Mixer (Page 8)
//--------------------------------------------------
#define P8_F0_TTS_CTRL_1                                                                                                0x08F0
#define P8_F1_TTS_CTRL_2                                                                                                0x08F1


//--------------------------------------------------
// Input Gamma Control (Page 9)
//--------------------------------------------------
#define P9_A0_INPUT_GAMMA_PORT                                                                                          0x09A0
#define P9_A1_INPUT_GAMMA_CTRL                                                                                          0x09A1
#define P9_A2_INPUT_GAMMA_LOW_THRE                                                                                      0x09A2
#define P9_A3_INPUT_GAMMA_HIGH_THRE                                                                                     0x09A3
#define P9_A4_IG_DUMMY                                                                                                  0x09A4


//--------------------------------------------------
// DP 1.2 Rx0 Digital PHY (Page B)
//--------------------------------------------------
#define PB_00_HD_DP_SEL                                                                                                 0x0B00
#define PB_01_PHY_DIG_RESET_CTRL                                                                                        0x0B01
#define PB_02_PHY_DIG_RESET2_CTRL                                                                                       0x0B02
#define PB_03_LANE_MUX                                                                                                  0x0B03
#define PB_04_CHANNEL_FIFO_SYNC                                                                                         0x0B04
#define PB_05_SAMPLE_EDGE                                                                                               0x0B05
#define PB_06_DECODE_10B8B_ERROR                                                                                        0x0B06
#define PB_07_SCRAMBLE_CTRL                                                                                             0x0B07
#define PB_08_BIST_PATTERN_SEL                                                                                          0x0B08
#define PB_09_BIST_PATTERN1                                                                                             0x0B09
#define PB_0A_BIST_PATTERN2                                                                                             0x0B0A
#define PB_0B_BIST_PATTERN3                                                                                             0x0B0B
#define PB_0C_BIST_PATTERN4                                                                                             0x0B0C
#define PB_0D_BIST_SEED_0                                                                                               0x0B0D
#define PB_0E_DESKEW_PHY                                                                                                0x0B0E
#define PB_0F_DESKEW_PHY2                                                                                               0x0B0F
#define PB_10_DUMMY1                                                                                                    0x0B10
#define PB_11_PHY_CH_FIFO_SYNC                                                                                          0x0B11
#define PB_12_EQ_CRC_1                                                                                                  0x0B12
#define PB_13_EQ_CRC_2                                                                                                  0x0B13
#define PB_14_EQ_CRC_3                                                                                                  0x0B14
#define PB_15_EQ_CRC_4                                                                                                  0x0B15
#define PB_16_EQ_CRC_5                                                                                                  0x0B16
#define PB_17_DP_HDCP_CONTROL                                                                                           0x0B17
#define PB_18_DP_HDCP_DOWNLOAD_PORT                                                                                     0x0B18
#define PB_19_DP_HDCP_KEY_OUTPUT                                                                                        0x0B19
#define PB_1A_HDCP_IRQ                                                                                                  0x0B1A
#define PB_1B_HDCP_INTGT_VRF                                                                                            0x0B1B
#define PB_1C_HDCP_INTGT_VRF_PAT_MSB                                                                                    0x0B1C
#define PB_1D_HDCP_INTGT_VRF_PAT_LSB                                                                                    0x0B1D
#define PB_1E_HDCP_INTGT_VRF_ANS_MSB                                                                                    0x0B1E
#define PB_1F_HDCP_INTGT_VRF_ANS_LSB                                                                                    0x0B1F
#define PB_20_HDCP_DEBUG                                                                                                0x0B20
#define PB_4A_DP_LANEX_ACCUMLATED_ERR_COUNT                                                                             0x0B4A
#define PB_50_DP_SIG_DET_0                                                                                              0x0B50
#define PB_51_DP_SIG_DET_1                                                                                              0x0B51
#define PB_52_DP_SIG_DET_2                                                                                              0x0B52
#define PB_53_DP_SIG_DET_3                                                                                              0x0B53
#define PB_54_DP_SIG_DET_4                                                                                              0x0B54
#define PB_60_DEBUG0                                                                                                    0x0B60
#define PB_61_DEBUG1                                                                                                    0x0B61
#define PB_62_DEBUG2                                                                                                    0x0B62
#define PB_63_DUMMY2                                                                                                    0x0B63
#define PB_64_DUMMY3                                                                                                    0x0B64
#define PB_7E_HDCP_R0_1                                                                                                 0x0B7E
#define PB_7F_HDCP_R0_0                                                                                                 0x0B7F
#define PB_96_LINK_CLOCK_SELECT                                                                                         0x0B96


//--------------------------------------------------
// GDI PHY Power On Region (Page B)
//--------------------------------------------------
#define PB_A0_DIG_00                                                                                                    0x0BA0
#define PB_A1_DIG_01                                                                                                    0x0BA1
#define PB_A2_DIG_02                                                                                                    0x0BA2
#define PB_A3_DIG_03                                                                                                    0x0BA3
#define PB_A4_DIG_04                                                                                                    0x0BA4
#define PB_A5_DIG_05                                                                                                    0x0BA5
#define PB_A6_DIG_06                                                                                                    0x0BA6
#define PB_A7_DIG_07                                                                                                    0x0BA7
#define PB_A8_DIG_08                                                                                                    0x0BA8
#define PB_A9_DIG_09                                                                                                    0x0BA9
#define PB_AA_DIG_10                                                                                                    0x0BAA
#define PB_AB_SDM_04                                                                                                    0x0BAB
#define PB_AC_WD                                                                                                        0x0BAC
#define PB_AD_EQEN_TIMER                                                                                                0x0BAD
#define PB_AE_DATA_TIMER                                                                                                0x0BAE
#define PB_AF_ANA_CDR_TIMER                                                                                             0x0BAF
#define PB_B0_CLK_DET                                                                                                   0x0BB0
#define PB_B1_PORT_SEL                                                                                                  0x0BB1
#define PB_B2_ENABLE                                                                                                    0x0BB2
#define PB_B3_IMPEDANCE_00                                                                                              0x0BB3
#define PB_B4_IMPEDANCE_01                                                                                              0x0BB4
#define PB_B5_REG_RESERVED_APHY_1                                                                                       0x0BB5
#define PB_B6_REG_RESERVED_APHY_2                                                                                       0x0BB6
#define PB_B7_REG_RESERVED_FW_1                                                                                         0x0BB7
#define PB_B8_REG_RESERVED_FW_2                                                                                         0x0BB8
#define PB_B9_REG_RESERVED_FW_3                                                                                         0x0BB9
#define PB_BA_REG_RESERVED_FW_4                                                                                         0x0BBA


//--------------------------------------------------
// GDI PHY Off Region (Page B)
//--------------------------------------------------
#define PB_C0_VCOM                                                                                                      0x0BC0
#define PB_C1_LDO                                                                                                       0x0BC1
#define PB_C2_CCO                                                                                                       0x0BC2
#define PB_C3_CMU_01                                                                                                    0x0BC3
#define PB_C4_CMU_02                                                                                                    0x0BC4
#define PB_C5_CMU_03                                                                                                    0x0BC5
#define PB_C6_SIGDET                                                                                                    0x0BC6
#define PB_C7_KOFFSET_00                                                                                                0x0BC7
#define PB_C8_KOFFSET_01                                                                                                0x0BC8
#define PB_C9_KOFFSET_02                                                                                                0x0BC9
#define PB_CA_KOFFSET_03                                                                                                0x0BCA
#define PB_CB_KOFFSET_04                                                                                                0x0BCB
#define PB_CC_KOFFSET_05                                                                                                0x0BCC
#define PB_CD_KOFFSET_06                                                                                                0x0BCD
#define PB_CE_KOFFSET_07                                                                                                0x0BCE
#define PB_CF_ANA_CDR_00                                                                                                0x0BCF
#define PB_D0_ANA_CDR_01                                                                                                0x0BD0
#define PB_D1_ANA_CDR_02                                                                                                0x0BD1
#define PB_D2_ANA_CDR_03                                                                                                0x0BD2
#define PB_D3_ANA_CDR_04                                                                                                0x0BD3
#define PB_D4_ANA_CDR_05                                                                                                0x0BD4
#define PB_D5_ANA_CDR_06                                                                                                0x0BD5
#define PB_D6_ANA_CDR_07                                                                                                0x0BD6
#define PB_D7_ANA_CDR_08                                                                                                0x0BD7
#define PB_D8_ANA_CDR_09                                                                                                0x0BD8
#define PB_D9_ANA_CDR_10                                                                                                0x0BD9
#define PB_DA_TMDS_RESET                                                                                                0x0BDA
#define PB_DB_TMDS_FLOATING                                                                                             0x0BDB
#define PB_DC_TMDS_CONT_1                                                                                               0x0BDC
#define PB_DD_TMDS_CONT_2                                                                                               0x0BDD
#define PB_DE_TMDS_CONT_3                                                                                               0x0BDE
#define PB_DF_TMDS_CONT_4                                                                                               0x0BDF
#define PB_E0_TMDS_CONT_5                                                                                               0x0BE0
#define PB_E1_EN_00                                                                                                     0x0BE1
#define PB_E2_EN_01                                                                                                     0x0BE2
#define PB_E3_EN_02                                                                                                     0x0BE3
#define PB_E4_ST_00                                                                                                     0x0BE4
#define PB_E5_ST_01                                                                                                     0x0BE5
#define PB_E6_ST_02                                                                                                     0x0BE6
#define PB_E7_ST_03                                                                                                     0x0BE7
#define PB_E8_ST_04                                                                                                     0x0BE8
#define PB_E9_ERROR_COUNT_0                                                                                             0x0BE9
#define PB_EA_ERROR_COUNT_1                                                                                             0x0BEA
#define PB_EB_ERROR_COUNT_2                                                                                             0x0BEB
#define PB_EC_ERROR_COUNT_3                                                                                             0x0BEC
#define PB_ED_ERROR_COUNT_4                                                                                             0x0BED
#define PB_EE_ERROR_COUNT_5                                                                                             0x0BEE
#define PB_EF_DEBUG                                                                                                     0x0BEF
#define PB_F0_CDR_01                                                                                                    0x0BF0
#define PB_F1_CDR_02                                                                                                    0x0BF1
#define PB_F2_CDR_03                                                                                                    0x0BF2
#define PB_F3_TMDS_CONT_0                                                                                               0x0BF3
#define PB_F6_CDR_07                                                                                                    0x0BF6
#define PB_F7_CDR_08                                                                                                    0x0BF7
#define PB_F8_CDR_09                                                                                                    0x0BF8
#define PB_F9_PRBS_0                                                                                                    0x0BF9
#define PB_FA_PRBS_1                                                                                                    0x0BFA
#define PB_FB_PRBS_2                                                                                                    0x0BFB
#define PB_FC_TIMER_BER_0                                                                                               0x0BFC
#define PB_FD_TIMER_BER_1                                                                                               0x0BFD


//--------------------------------------------------
// Pin Share Register (Page 10)
//--------------------------------------------------
#define P10_00_PIN_SHARE_CTRL00__ON2                                                                                    0x1000
#define P10_01_PIN_SHARE_CTRL01__ON2                                                                                    0x1001
#define P10_02_PIN_SHARE_CTRL02__ON2                                                                                    0x1002
#define P10_03_PIN_SHARE_CTRL03__ON2                                                                                    0x1003
#define P10_04_PIN_SHARE_CTRL04__ON2                                                                                    0x1004
#define P10_05_PIN_SHARE_CTRL05__ON2                                                                                    0x1005
#define P10_06_PIN_SHARE_CTRL06__ON2                                                                                    0x1006
#define P10_07_PIN_SHARE_CTRL07__ON2                                                                                    0x1007
#define P10_08_PIN_SHARE_CTRL08__ON2                                                                                    0x1008
#define P10_09_PIN_SHARE_CTRL09__ON2                                                                                    0x1009
#define P10_0A_PIN_SHARE_CTRL0A__ON2                                                                                    0x100A
#define P10_0B_PIN_SHARE_CTRL0B__ON2                                                                                    0x100B
#define P10_0C_PIN_SHARE_CTRL0C__ON2                                                                                    0x100C
#define P10_0D_PIN_SHARE_CTRL0D__ON2                                                                                    0x100D
#define P10_0E_PIN_SHARE_CTRL0E__ON2                                                                                    0x100E
#define P10_0F_PIN_SHARE_CTRL0F__ON2                                                                                    0x100F
#define P10_10_PIN_SHARE_CTRL10__ON2                                                                                    0x1010
#define P10_11_PIN_SHARE_CTRL11__ON2                                                                                    0x1011
#define P10_12_PIN_SHARE_CTRL12__ON2                                                                                    0x1012
#define P10_13_PIN_SHARE_CTRL13__ON2                                                                                    0x1013
#define P10_14_PIN_SHARE_CTRL14__ON2                                                                                    0x1014
#define P10_15_PIN_SHARE_CTRL15__ON2                                                                                    0x1015
#define P10_16_PIN_SHARE_CTRL16__ON2                                                                                    0x1016
#define P10_17_PIN_SHARE_CTRL17__ON2                                                                                    0x1017
#define P10_18_PIN_SHARE_CTRL18__ON2                                                                                    0x1018
#define P10_19_PIN_SHARE_CTRL19__ON2                                                                                    0x1019
#define P10_1A_PIN_SHARE_CTRL1A__ON2                                                                                    0x101A
#define P10_1B_PIN_SHARE_CTRL1B__ON2                                                                                    0x101B
#define P10_1C_PIN_SHARE_CTRL1C__ON2                                                                                    0x101C
#define P10_1D_PIN_SHARE_CTRL1D__ON2                                                                                    0x101D
#define P10_1E_PIN_SHARE_CTRL1E__ON3                                                                                    0x101E
#define P10_1F_PIN_SHARE_CTRL1F__ON3                                                                                    0x101F
#define P10_20_PIN_SHARE_CTRL20__ON3                                                                                    0x1020
#define P10_21_PIN_SHARE_CTRL21__ON3                                                                                    0x1021
#define P10_22_PIN_SHARE_CTRL22__ON3                                                                                    0x1022
#define P10_23_PIN_SHARE_CTRL23__ON3                                                                                    0x1023
#define P10_24_PIN_SHARE_CTRL24__ON3                                                                                    0x1024
#define P10_25_PIN_SHARE_CTRL25__ON3                                                                                    0x1025
#define P10_26_PIN_SHARE_CTRL26__ON3                                                                                    0x1026
#define P10_27_PIN_SHARE_CTRL27__ON3                                                                                    0x1027
#define P10_28_PIN_SHARE_CTRL28__ON1                                                                                    0x1028
#define P10_29_PIN_SHARE_CTRL29__ON1                                                                                    0x1029
#define P10_2A_PIN_SHARE_CTRL2A__ON1                                                                                    0x102A
#define P10_2B_PIN_SHARE_CTRL2B__ON1                                                                                    0x102B
#define P10_2C_PIN_SHARE_CTRL2C__ON1                                                                                    0x102C
#define P10_2D_PIN_SHARE_CTRL2D__ON1                                                                                    0x102D
#define P10_2E_PIN_SHARE_CTRL2E__ON1                                                                                    0x102E
#define P10_2F_PIN_SHARE_CTRL2F__ON1                                                                                    0x102F
#define P10_30_PIN_SHARE_CTRL30__ON1                                                                                    0x1030
#define P10_31_PIN_SHARE_CTRL31__ON1                                                                                    0x1031
#define P10_32_PIN_SHARE_CTRL32__ON1                                                                                    0x1032
#define P10_33_PIN_SHARE_CTRL33__ON1                                                                                    0x1033
#define P10_34_PIN_SHARE_CTRL34__ON1                                                                                    0x1034
#define P10_35_PIN_SHARE_CTRL35__ON1                                                                                    0x1035
#define P10_36_PIN_SHARE_CTRL36__ON1                                                                                    0x1036
#define P10_37_PIN_SHARE_CTRL37__ON1                                                                                    0x1037
#define P10_38_PIN_SHARE_CTRL38__ON1                                                                                    0x1038
#define P10_39_PIN_SHARE_CTRL39__ON1                                                                                    0x1039
#define P10_3A_PIN_SHARE_CTRL3A__ON1                                                                                    0x103A
#define P10_3B_PIN_SHARE_CTRL3B__ON1                                                                                    0x103B
#define P10_3C_PIN_SHARE_CTRL3C__ON1                                                                                    0x103C
#define P10_3D_PIN_SHARE_CTRL3D__ON1                                                                                    0x103D
#define P10_3E_PIN_SHARE_CTRL3E__ON1                                                                                    0x103E
#define P10_3F_PIN_SHARE_CTRL3F__ON1                                                                                    0x103F
#define P10_40_PIN_SHARE_CTRL40__ON2                                                                                    0x1040
#define P10_41_PIN_SHARE_CTRL41__ON2                                                                                    0x1041
#define P10_42_PIN_SHARE_CTRL42__ON1                                                                                    0x1042
#define P10_43_PIN_SHARE_CTRL43__ON2                                                                                    0x1043
#define P10_44_PIN_SHARE_CTRL44__ON3                                                                                    0x1044
#define P10_AF_PIN_SLEW_RATE_CTRL00__ON1                                                                                0x10AF
#define P10_B0_PIN_SCHMITT_CTRL00__ON2                                                                                  0x10B0
#define P10_B1_PIN_SCHMITT_CTRL01__ON2                                                                                  0x10B1
#define P10_B2_PIN_SCHMITT_CTRL02__ON1                                                                                  0x10B2
#define P10_B3_PIN_SCHMITT_CTRL03__ON1                                                                                  0x10B3
#define P10_B4_PIN_SCHMITT_CTRL04__ON1                                                                                  0x10B4
#define P10_B5_PIN_SCHMITT_CTRL05__ON2                                                                                  0x10B5
#define P10_C0_PIN_PULLUP_CTRL00__ON2                                                                                   0x10C0
#define P10_C1_PIN_PULLUP_CTRL01__ON2                                                                                   0x10C1
#define P10_C2_PIN_PULLUP_CTRL02__ON2                                                                                   0x10C2
#define P10_C3_PIN_PULLUP_CTRL03__ON2                                                                                   0x10C3
#define P10_C4_PIN_PULLUP_CTRL04__ON2                                                                                   0x10C4
#define P10_C5_PIN_PULLUP_CTRL05__ON2                                                                                   0x10C5
#define P10_C6_PIN_PULLUP_CTRL06__ON1                                                                                   0x10C6
#define P10_C7_PIN_PULLUP_CTRL07__ON1                                                                                   0x10C7
#define P10_C8_PIN_PULLUP_CTRL08__ON1                                                                                   0x10C8
#define P10_C9_PIN_PULLUP_CTRL09__ON1                                                                                   0x10C9
#define P10_CA_PIN_PULLUP_CTRL0A__ON1                                                                                   0x10CA
#define P10_CB_PIN_PULLUP_CTRL0B__ON1                                                                                   0x10CB
#define P10_CC_PIN_PULLUP_CTRL0C__ON2                                                                                   0x10CC
#define P10_E8_PIN_DRIVING_CTRL00__ON2                                                                                  0x10E8
#define P10_E9_PIN_DRIVING_CTRL01__ON1                                                                                  0x10E9
#define P10_EA_PIN_DRIVING_CTRL02__ON1                                                                                  0x10EA
#define P10_EB_PIN_DRIVING_CTRL03__ON2                                                                                  0x10EB
#define P10_EC_PIN_DRIVING_CTRL04__ON2                                                                                  0x10EC
#define P10_ED_PIN_DRIVING_CTRL05__ON2                                                                                  0x10ED
#define P10_EE_PIN_DRIVING_CTRL06__ON1                                                                                  0x10EE
#define P10_EF_PIN_DRIVING_CTRL07__ON1                                                                                  0x10EF
#define P10_F0_PIN_DRIVING_CTRL08__ON2                                                                                  0x10F0


//--------------------------------------------------
// Light Super Resolution HLW (LSR) (Page 11)
//--------------------------------------------------
#define P11_B9_SCALER_LSR_HLW                                                                                           0x11B9
#define P11_CC_LSR_HLW_H_START_HIGH                                                                                     0x11CC
#define P11_CD_LSR_HLW_H_START_LOW                                                                                      0x11CD
#define P11_CE_LSR_HLW_H_END_HIGH                                                                                       0x11CE
#define P11_CF_LSR_HLW_H_END_LOW                                                                                        0x11CF
#define P11_D0_LSR_HLW_V_START_HIGH                                                                                     0x11D0
#define P11_D1_LSR_HLW_V_START_LOW                                                                                      0x11D1
#define P11_D2_LSR_HLW_V_END_HIGH                                                                                       0x11D2
#define P11_D3_LSR_HLW_V_END_LOW                                                                                        0x11D3


//--------------------------------------------------
// Light Super Resolution (LSR) (Page 14)
//--------------------------------------------------
#define P14_00_LSR_V_SOB_SLP_LSB                                                                                        0x1400
#define P14_01_LSR_V_SOB_TXT_COR_G_HP_UB_LSB                                                                            0x1401
#define P14_02_LSR_V_HP_UP_COR_THD_LSB                                                                                  0x1402
#define P14_03_LSR_V_COR_THD_HP_LB_LSB                                                                                  0x1403
#define P14_04_LSR_V_HP_LB_SOB_TXT_LB_G_LSB                                                                             0x1404
#define P14_05_LSR_V_SOB_TXT_COR_TXT_G_N                                                                                0x1405
#define P14_10_LSR_TL_THD_MSB                                                                                           0x1410
#define P14_11_LSR_TL_THD_LSB                                                                                           0x1411
#define P14_12_LSR_TL_OFFSET                                                                                            0x1412
#define P14_13_LSR_BG_THD_MSB                                                                                           0x1413
#define P14_14_LSR_BG_THD_LSB                                                                                           0x1414
#define P14_15_LSR_BG_OFFSET                                                                                            0x1415
#define P14_16_LSR_SUMDIFF_RSFT                                                                                         0x1416
#define P14_17_LSR_SUMDIFF_THD                                                                                          0x1417
#define P14_18_LSR_SUMDIFF_OFFSET                                                                                       0x1418
#define P14_19_LSR_TL_GAIN                                                                                              0x1419
#define P14_1A_LSR_TEST_OUT                                                                                             0x141A
#define P14_C0_LSR_CTRL                                                                                                 0x14C0
#define P14_C1_LSR_H_HP_FILTER_C0                                                                                       0x14C1
#define P14_C2_LSR_H_HP_FILTER_C1C2                                                                                     0x14C2
#define P14_C3_LSR_H_SOB_5TAP                                                                                           0x14C3
#define P14_C4_LSR_H_SOB_THD2_MSB                                                                                       0x14C4
#define P14_C5_LSR_H_SOB_THD2_LSB                                                                                       0x14C5
#define P14_C6_LSR_H_SOB_THD1_MSB                                                                                       0x14C6
#define P14_C7_LSR_H_SOB_THD1_LSB                                                                                       0x14C7
#define P14_C8_LSR_H_SOB_THD0                                                                                           0x14C8
#define P14_C9_LSR_H_SOB_BASE                                                                                           0x14C9
#define P14_CA_LSR_H_SOB_SLP_R                                                                                          0x14CA
#define P14_CB_LSR_H_SOB_SLP_F                                                                                          0x14CB
#define P14_CC_LSR_H_SOB_TXT_COR_G_P_MSB                                                                                0x14CC
#define P14_CD_LSR_H_SOB_TXT_COR_G_P_LSB                                                                                0x14CD
#define P14_CE_LSR_H_HP_UB_P                                                                                            0x14CE
#define P14_CF_LSR_H_HP_UB_N                                                                                            0x14CF
#define P14_D0_LSR_H_COR_THD_P                                                                                          0x14D0
#define P14_D1_LSR_H_COR_THD_N                                                                                          0x14D1
#define P14_D2_LSR_H_HP_LB_P                                                                                            0x14D2
#define P14_D3_LSR_H_HP_LB_N                                                                                            0x14D3
#define P14_D4_LSR_H_SOB_TXT_LB_G_P_MSB                                                                                 0x14D4
#define P14_D5_LSR_H_SOB_TXT_LB_G_P_LSB                                                                                 0x14D5
#define P14_D6_LSR_H_SOB_TXT_COR_G_N_MSB                                                                                0x14D6
#define P14_D7_LSR_H_SOB_TXT_COR_G_N_LSB                                                                                0x14D7
#define P14_D8_LSR_H_SOB_TXT_LB_G_N_MSB                                                                                 0x14D8
#define P14_D9_LSR_H_SOB_TXT_LB_G_N_LSB                                                                                 0x14D9
#define P14_E0_LSR_V_SOB_THD2_MSB                                                                                       0x14E0
#define P14_E1_LSR_V_SOB_THD2_LSB                                                                                       0x14E1
#define P14_E2_LSR_V_SOB_THD1_MSB                                                                                       0x14E2
#define P14_E3_LSR_V_SOB_THD1_LSB                                                                                       0x14E3
#define P14_E4_SR_V_SOB_THD0                                                                                            0x14E4
#define P14_E5_LSR_V_SOB_BASE                                                                                           0x14E5
#define P14_E6_LSR_V_SOB_SLP_R                                                                                          0x14E6
#define P14_E7_LSR_V_SOB_SLP_F                                                                                          0x14E7
#define P14_E8_LSR_V_SOB_TXT_COR_G_P_MSB                                                                                0x14E8
#define P14_E9_LSR_V_SOB_TXT_COR_G_P_LSB                                                                                0x14E9
#define P14_EA_LSR_V_HP_UB_P                                                                                            0x14EA
#define P14_EB_LSR_V_HP_UB_N                                                                                            0x14EB
#define P14_EC_LSR_V_COR_THD_P                                                                                          0x14EC
#define P14_ED_LSR_V_COR_THD_N                                                                                          0x14ED
#define P14_EE_LSR_V_HP_LB_P                                                                                            0x14EE
#define P14_EF_LSR_V_HP_LB_N                                                                                            0x14EF
#define P14_F0_LSR_V_SOB_TXT_LB_G_P_MSB                                                                                 0x14F0
#define P14_F1_LSR_V_SOB_TXT_LB_G_P_LSB                                                                                 0x14F1
#define P14_F2_LSR_V_SOB_TXT_COR_G_N_MSB                                                                                0x14F2
#define P14_F3_LSR_V_SOB_TXT_COR_G_N_LSB                                                                                0x14F3
#define P14_F4_LSR_V_SOB_TXT_LB_G_N_MSB                                                                                 0x14F4
#define P14_F5_LSR_V_SOB_TXT_LB_G_N_LSB                                                                                 0x14F5
#define P14_F6_LSR_H_SOB_THD12_LSB                                                                                      0x14F6
#define P14_F7_LSR_H_SOB_THD0_BASE_LSB                                                                                  0x14F7
#define P14_F8_LSR_H_SOB_SLP_LSB                                                                                        0x14F8
#define P14_F9_LSR_H_SOB_TXT_COR_G_HP_UB_LSB                                                                            0x14F9
#define P14_FA_LSR_H_HP_UB_COR_THD_LSB                                                                                  0x14FA
#define P14_FB_LSR_H_COR_THD_HP_LB_LSB                                                                                  0x14FB
#define P14_FC_LSR_H_HP_LB_SOB_TXT_LB_G_LSB                                                                             0x14FC
#define P14_FD_LSR_H_SOB_TXT_COR_TXT_G_N                                                                                0x14FD
#define P14_FE_LSR_V_SOB_THD12_LSB                                                                                      0x14FE
#define P14_FF_LSR_V_SOB_THD0_BASE_LSB                                                                                  0x14FF


//--------------------------------------------------
// D-Domain Color Conversion (Page 14)
//--------------------------------------------------
#define P14_A1_SR_YCC2RGB_CTRL                                                                                          0x14A1
#define P14_A2_SR_YCC2RGB_COEF_K11_MSB                                                                                  0x14A2
#define P14_A3_SR_YCC2RGB_COEF_K11_LSB                                                                                  0x14A3
#define P14_A4_SR_YCC2RGB_COEF_K13_MSB                                                                                  0x14A4
#define P14_A5_SR_YCC2RGB_COEF_K13_LSB                                                                                  0x14A5
#define P14_A6_SR_YCC2RGB_COEF_K22_MSB                                                                                  0x14A6
#define P14_A7_SR_YCC2RGB_COEF_K22_LSB                                                                                  0x14A7
#define P14_A8_SR_YCC2RGB_COEF_K23_MSB                                                                                  0x14A8
#define P14_A9_SR_YCC2RGB_COEF_K23_LSB                                                                                  0x14A9
#define P14_AA_SR_YCC2RGB_COEF_K32_MSB                                                                                  0x14AA
#define P14_AB_SR_YCC2RGB_COEF_K32_LSB                                                                                  0x14AB
#define P14_AC_SR_YCC2RGB_R_OFFSET_MSB                                                                                  0x14AC
#define P14_AD_SR_YCC2RGB_R_OFFSET_LSB                                                                                  0x14AD
#define P14_AE_SR_YCC2RGB_G_OFFSET_MSB                                                                                  0x14AE
#define P14_AF_SR_YCC2RGB_G_OFFSET_LSB                                                                                  0x14AF
#define P14_B0_SR_YCC2RGB_B_OFFSET_MSB                                                                                  0x14B0
#define P14_B1_SR_YCC2RGB_B_OFFSET_LSB                                                                                  0x14B1
#define P14_B2_SR_YCC2RGB_R_GAIN_MSB                                                                                    0x14B2
#define P14_B3_SR_YCC2RGB_R_GAIN_LSB                                                                                    0x14B3
#define P14_B4_SR_YCC2RGB_G_GAIN_MSB                                                                                    0x14B4
#define P14_B5_SR_YCC2RGB_G_GAIN_LSB                                                                                    0x14B5
#define P14_B6_SR_YCC2RGB_B_GAIN_MSB                                                                                    0x14B6
#define P14_B7_SR_YCC2RGB_B_GAIN_LSB                                                                                    0x14B7
#define P14_B8_SR_YCC2RGB_DUMMY                                                                                         0x14B8


//--------------------------------------------------
// Embedded Timing Controller (Page 15)
//--------------------------------------------------
#define P15_A3_TCON_ADDR                                                                                                0x15A3
#define P15_A4_TCON_DATA                                                                                                0x15A4


//--------------------------------------------------
// GDI DFE (Page 1D)
//--------------------------------------------------
#define P1D_A2_L0_LIMIT_INIT                                                                                            0x1DA2
#define P1D_A3_L0_INIT_1                                                                                                0x1DA3
#define P1D_A4_L0_INIT_2                                                                                                0x1DA4
#define P1D_A5_L0_INIT_3                                                                                                0x1DA5
#define P1D_A6_L0_INIT_4                                                                                                0x1DA6
#define P1D_AA_L0_INIT_8                                                                                                0x1DAA
#define P1D_AB_L0_STABLE_FLAG                                                                                           0x1DAB
#define P1D_B2_L1_LIMIT_INIT                                                                                            0x1DB2
#define P1D_B3_L1_INIT_1                                                                                                0x1DB3
#define P1D_B4_L1_INIT_2                                                                                                0x1DB4
#define P1D_B5_L1_INIT_3                                                                                                0x1DB5
#define P1D_B6_L1_INIT_4                                                                                                0x1DB6
#define P1D_BA_L1_INIT_8                                                                                                0x1DBA
#define P1D_BB_L1_STABLE_FLAG                                                                                           0x1DBB
#define P1D_C2_L2_LIMIT_INIT                                                                                            0x1DC2
#define P1D_C3_L2_INIT_1                                                                                                0x1DC3
#define P1D_C4_L2_INIT_2                                                                                                0x1DC4
#define P1D_C5_L2_INIT_3                                                                                                0x1DC5
#define P1D_C6_L2_INIT_4                                                                                                0x1DC6
#define P1D_CA_L2_INIT_8                                                                                                0x1DCA
#define P1D_CB_L2_STABLE_FLAG                                                                                           0x1DCB
#define P1D_D2_L3_LIMIT_INIT                                                                                            0x1DD2
#define P1D_D3_L3_INIT_1                                                                                                0x1DD3
#define P1D_D4_L3_INIT_2                                                                                                0x1DD4
#define P1D_D5_L3_INIT_3                                                                                                0x1DD5
#define P1D_D6_L3_INIT_4                                                                                                0x1DD6
#define P1D_DA_L3_INIT_8                                                                                                0x1DDA
#define P1D_DB_L3_STABLE_FLAG                                                                                           0x1DDB
#define P1D_EE_GRAY_DEC                                                                                                 0x1DEE
#define P1D_F0_COEF_1                                                                                                   0x1DF0
#define P1D_F1_COEF_2                                                                                                   0x1DF1
#define P1D_F2_COEF_3                                                                                                   0x1DF2
#define P1D_F3_COEF_4                                                                                                   0x1DF3
#define P1D_FB_DEBUG                                                                                                    0x1DFB


//--------------------------------------------------
// OTP Fuse Data (Page 24)
//--------------------------------------------------
#define P24_A0_OTP_EFUSE_LOCK                                                                                           0x24A0
#define P24_A1_OTP_ADDR_INPUT_L                                                                                         0x24A1
#define P24_A2_OTP_ADDR_INPUT_H                                                                                         0x24A2
#define P24_A3_OTP_ADDR_INPUT_PROG                                                                                      0x24A3
#define P24_A4_OTP_PDIN                                                                                                 0x24A4
#define P24_A5_OTP_PDOUT                                                                                                0x24A5
#define P24_A6_OTP_HW_CTRL_0                                                                                            0x24A6
#define P24_A7_OTP_HW_CTRL_1                                                                                            0x24A7
#define P24_A8_OTP_HW_CTRL_2                                                                                            0x24A8
#define P24_A9_OTP_HW_CTRL_3                                                                                            0x24A9
#define P24_AB_OTP_PDB_DET                                                                                              0x24AB
#define P24_AC_OTP_CLK_CTRL                                                                                             0x24AC
#define P24_AD_OTP_MANUAL_CTRL                                                                                          0x24AD
#define P24_AE_OTP_DUMMY_1                                                                                              0x24AE
#define P24_AF_OTP_DUMMY_2                                                                                              0x24AF
#define P24_B0_OTP_PROGRAM_BYTE_0                                                                                       0x24B0
#define P24_B1_OTP_PROGRAM_BYTE_1                                                                                       0x24B1
#define P24_B2_OTP_PROGRAM_BYTE_2                                                                                       0x24B2
#define P24_B3_OTP_PROGRAM_BYTE_3                                                                                       0x24B3
#define P24_B4_OTP_PROGRAM_BYTE_4                                                                                       0x24B4
#define P24_B5_OTP_PROGRAM_BYTE_5                                                                                       0x24B5
#define P24_B6_OTP_PROGRAM_BYTE_6                                                                                       0x24B6
#define P24_B7_OTP_PROGRAM_BYTE_7                                                                                       0x24B7
#define P24_B8_OTP_CRC_START_ADDR_L                                                                                     0x24B8
#define P24_B9_OTP_CRC_START_ADDR_H                                                                                     0x24B9
#define P24_BA_OTP_CRC_END_ADDR_L                                                                                       0x24BA
#define P24_BB_OTP_CRC_END_ADDR_H                                                                                       0x24BB
#define P24_BC_OTP_CRC_RESULT                                                                                           0x24BC


//--------------------------------------------------
// Ringing Filter (Page 25)
//--------------------------------------------------
#define P25_A0_RFILTER_CTRL                                                                                             0x25A0
#define P25_A1_RFILTER_THD                                                                                              0x25A1
#define P25_A2_RFILTER_THD_RNG_EXP                                                                                      0x25A2
#define P25_A3_RFILTER_OFS_COEF                                                                                         0x25A3
#define P25_A4_RFILTER_OFS_RNG_EXP                                                                                      0x25A4
#define P25_A8_RFILTER_DUMMY                                                                                            0x25A8


//--------------------------------------------------
// Gamma Bist Control (Page 2F)
//--------------------------------------------------
#define P2F_00_GAMMA_DUMMY                                                                                              0x2F00
#define P2F_01_GAMMA_BIST_CTRL0_M1                                                                                      0x2F01
#define P2F_02_GAMMA_BIST_CTRL1_M1                                                                                      0x2F02
#define P2F_03_GAMMA_BIST_CTRL2_M1                                                                                      0x2F03


//--------------------------------------------------
// Off-line Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_00_SYNC_SELECT                                                                                              0x3000
#define P30_01_MEAS_CTL0                                                                                                0x3001
#define P30_02_MEAS_CTL1                                                                                                0x3002
#define P30_03_MEAS_ERROR_FLG0                                                                                          0x3003
#define P30_04_MEAS_ERROR_FLG1                                                                                          0x3004
#define P30_05_MEAS_HS_PERIOD_A_M                                                                                       0x3005
#define P30_06_MEAS_HS_PERIOD_A_L                                                                                       0x3006
#define P30_07_MEAS_HS_PERIOD_FRA_A                                                                                     0x3007
#define P30_08_MEAS_VS_PERIOD_A_M                                                                                       0x3008
#define P30_09_MEAS_VS_PERIOD_A_L                                                                                       0x3009
#define P30_0A_MEAS_HS_PULSE_A_M                                                                                        0x300A
#define P30_0B_MEAS_HS_PULSE_A_L                                                                                        0x300B
#define P30_0C_MEAS_VS_PULSE_A_M                                                                                        0x300C
#define P30_0D_MEAS_VS_PULSE_A_L                                                                                        0x300D
#define P30_0E_MEAS_HS_PERIOD_D_M                                                                                       0x300E
#define P30_0F_MEAS_HS_PERIOD_D_L                                                                                       0x300F
#define P30_10_MEAS_HS_PERIOD_FRA_D                                                                                     0x3010
#define P30_11_MEAS_VS_PERIOD_D_M                                                                                       0x3011
#define P30_12_MEAS_VS_PERIOD_D_L                                                                                       0x3012
#define P30_13_MEAS_HS_PULSE_D_M                                                                                        0x3013
#define P30_14_MEAS_HS_PULSE_D_L                                                                                        0x3014
#define P30_15_MEAS_HS_VS_DELTA_CTL                                                                                     0x3015
#define P30_16_MEAS_HS_VS_DELTA_IRQ                                                                                     0x3016
#define P30_17_MEAS_HS_VS_DELTA_WD                                                                                      0x3017
#define P30_18_MEAS_HS_VS_ERROR_WD                                                                                      0x3018
#define P30_19_MEAS_HS_VS_ERROR_IRQ                                                                                     0x3019
#define P30_1A_MEAS2_HS_VS_DLY                                                                                          0x301A
#define P30_1B_MEAS_FIELD_TOGGLE                                                                                        0x301B
#define P30_1C_MEASURE_DUMMY0                                                                                           0x301C
#define P30_1D_MEASURE_DUMMY1                                                                                           0x301D


//--------------------------------------------------
// Active Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_40_I_ACT_MEAS_CTRL                                                                                          0x3040
#define P30_41_I_ACT_MEAS_ERROR_FLG                                                                                     0x3041
#define P30_42_I_ACT_MEAS_RESULT_H                                                                                      0x3042
#define P30_43_I_ACT_MEAS_RESULT_M                                                                                      0x3043
#define P30_44_I_ACT_MEAS_RESULT_L                                                                                      0x3044
#define P30_45_D_ACT_MEAS_CTRL                                                                                          0x3045
#define P30_46_D_ACT_MEAS_ERROR_FLG                                                                                     0x3046
#define P30_47_D_ACT_MEAS_RESULT_H                                                                                      0x3047
#define P30_48_D_ACT_MEAS_RESULT_M                                                                                      0x3048
#define P30_49_D_ACT_MEAS_RESULT_L                                                                                      0x3049


//--------------------------------------------------
// YUV422 to YUV444 Conversion (Page 31)
//--------------------------------------------------
#define P31_40_YUV422_TO_444_PATH0                                                                                      0x3140


//--------------------------------------------------
// ADC Noise Reduction (Page 33)
//--------------------------------------------------
#define P33_00_ADCNR_CTRL1                                                                                              0x3300
#define P33_01_ADCNR_CTRL2                                                                                              0x3301
#define P33_02_ADCNR_CTRL3                                                                                              0x3302
#define P33_03_ADCNR_HOR_START_H                                                                                        0x3303
#define P33_04_ADCNR_HOR_START_L                                                                                        0x3304
#define P33_05_ADCNR_VER_START_H                                                                                        0x3305
#define P33_06_ADCNR_VER_START_L                                                                                        0x3306
#define P33_07_ADCNR_HOR_END_H                                                                                          0x3307
#define P33_08_ADCNR_HOR_END_L                                                                                          0x3308
#define P33_09_ADCNR_VER_END_H                                                                                          0x3309
#define P33_0A_ADCNR_VER_END_L                                                                                          0x330A
#define P33_0B_ADCNR_GRAY256_DETECT                                                                                     0x330B
#define P33_0C_ADCNR_GRAY256_THD                                                                                        0x330C
#define P33_0D_ADCNR_CONST                                                                                              0x330D
#define P33_0E_ADCNR_MODIFY                                                                                             0x330E
#define P33_0F_ADCNR_ALONE_TONE_CTL                                                                                     0x330F
#define P33_10_ADCNR_CONTINUED_TONE                                                                                     0x3310
#define P33_11_ADCNR_PATTERN_CHANGE_DET1                                                                                0x3311
#define P33_12_ADCNR_PATTERN_CHANGE_DET2                                                                                0x3312
#define P33_13_ADCNR_PATTERN_CHANGE_DET3                                                                                0x3313
#define P33_14_ADCNR_PATTERN_CHANGE_DET4                                                                                0x3314
#define P33_15_ADCNR_REPLACE_FLAG                                                                                       0x3315
#define P33_16_ADCNR_DEBUG_MODE_CTRL1                                                                                   0x3316
#define P33_17_ADCNR_DEBUG_MODE_CTRL2                                                                                   0x3317
#define P33_18_ADCNR_TOTAL_COUNT1                                                                                       0x3318
#define P33_19_ADCNR_TOTAL_COUNT2                                                                                       0x3319
#define P33_1A_ADCNR_TOTAL_COUNT3                                                                                       0x331A
#define P33_1B_ADCNR_SINGLE_COUNT1                                                                                      0x331B
#define P33_1C_ADCNR_SINGLE_COUNT2                                                                                      0x331C
#define P33_1D_ADCNR_SINGLE_COUNT3                                                                                      0x331D
#define P33_1E_ADCNR_TONE_COUNT                                                                                         0x331E
#define P33_1F_ADCNR_READ_DATA_CTRL1                                                                                    0x331F
#define P33_20_ADCNR_READ_DATA_CTRL2                                                                                    0x3320
#define P33_21_ADCNR_CODE_COUNT_RESULT1                                                                                 0x3321
#define P33_22_ADCNR_CODE_COUNT_RESULT2                                                                                 0x3322
#define P33_23_ADCNR_CODE_COUNT_RESULT3                                                                                 0x3323
#define P33_24_ADCNR_TABLE_RESULT                                                                                       0x3324
#define P33_25_ADCNR_DUMMY1                                                                                             0x3325
#define P33_2A_BIST_CTRL                                                                                                0x332A
#define P33_2B_BIST_RESULT                                                                                              0x332B
#define P33_2C_SRAM_BIST_CTRL                                                                                           0x332C


//--------------------------------------------------
// Mdomain Control (Page 33)
//--------------------------------------------------
#define P33_40_MDM_CTRL00                                                                                               0x3340
#define P33_41_MDM_CTRL01                                                                                               0x3341
#define P33_42_MDM_CTRL02                                                                                               0x3342
#define P33_43_M1_FIFO_CLOCK_SELECT                                                                                     0x3343
#define P33_44_MDM_CTRL03                                                                                               0x3344
#define P33_45_MDM_CTRL04                                                                                               0x3345
#define P33_50_CLIENT_LOCK_FLAG_01                                                                                      0x3350
#define P33_51_CLIENT_LOCK_FLAG_02                                                                                      0x3351
#define P33_52_CLIENT_LOCK_FLAG_03                                                                                      0x3352
#define P33_53_DPI_CTSFIFO_CTRL                                                                                         0x3353
#define P33_54_DPI_RX_CTSFIFO_DLY                                                                                       0x3354
#define P33_55_DPI_TX_CTSFIFO_DLY                                                                                       0x3355
#define P33_56_M_CRC_PG_CTRL                                                                                            0x3356
#define P33_57_M_CLIENT_MUX_CRC_0_M                                                                                     0x3357
#define P33_58_M_CLIENT_MUX_CRC_0_L                                                                                     0x3358
#define P33_59_M_CLIENT_MUX_CRC_1_M                                                                                     0x3359
#define P33_5A_M_CLIENT_MUX_CRC_1_L                                                                                     0x335A
#define P33_5B_M_CLIENT_MUX_CRC_2_M                                                                                     0x335B
#define P33_5C_M_CLIENT_MUX_CRC_2_L                                                                                     0x335C
#define P33_5D_M_CLIENT_MUX_CRC_3_M                                                                                     0x335D
#define P33_5E_M_CLIENT_MUX_CRC_3_L                                                                                     0x335E
#define P33_5F_M_DCU_CRC_CTRL                                                                                           0x335F
#define P33_60_M_DCU_CRC_W_0_M                                                                                          0x3360
#define P33_61_M_DCU_CRC_W_0_L                                                                                          0x3361
#define P33_62_M_DCU_CRC_W_1_M                                                                                          0x3362
#define P33_63_M_DCU_CRC_W_1_L                                                                                          0x3363
#define P33_64_M_DCU_CRC_W_2_M                                                                                          0x3364
#define P33_65_M_DCU_CRC_W_2_L                                                                                          0x3365
#define P33_66_M_DCU_CRC_W_3_M                                                                                          0x3366
#define P33_67_M_DCU_CRC_W_3_L                                                                                          0x3367
#define P33_68_M_DCU_CRC_R_0_M                                                                                          0x3368
#define P33_69_M_DCU_CRC_R_0_L                                                                                          0x3369
#define P33_6A_M_DCU_CRC_R_1_M                                                                                          0x336A
#define P33_6B_M_DCU_CRC_R_1_L                                                                                          0x336B
#define P33_6C_M_DCU_CRC_R_2_M                                                                                          0x336C
#define P33_6D_M_DCU_CRC_R_2_L                                                                                          0x336D
#define P33_6E_M_DCU_CRC_R_3_M                                                                                          0x336E
#define P33_6F_M_DCU_CRC_R_3_L                                                                                          0x336F
#define P33_80_DC_PHY_CLK_SET_A                                                                                         0x3380
#define P33_90_M_DOMAIN_MCLK_SET_A                                                                                      0x3390
#define P33_91_M_DOMAIN_FRC_CLK_SET1                                                                                    0x3391
#define P33_92_M_DOMAIN_FRC_CLK_SET2                                                                                    0x3392
#define P33_93_M_DOMAIN_FRC_CLK_SET3                                                                                    0x3393
#define P33_A0_M_DOMAIN_SB_RESET_A                                                                                      0x33A0
#define P33_A1_M_DOMAIN_FRC_RESET                                                                                       0x33A1
#define P33_A2_M_DUMMY0                                                                                                 0x33A2
#define P33_A3_PSR_01                                                                                                   0x33A3
#define P33_A4_PSR_02                                                                                                   0x33A4
#define P33_A5_CTS_FIFO_CTRL_33A5                                                                                       0x33A5
#define P33_A6_M_DOMAIN_DUMMY02                                                                                         0x33A6
#define P33_A7_DCU_01                                                                                                   0x33A7


//--------------------------------------------------
// I Domain Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_00_I_CRC_CTRL                                                                                               0x3600
#define P36_01_I_MAIN1_CRC_1                                                                                            0x3601
#define P36_02_I_MAIN1_CRC_2                                                                                            0x3602
#define P36_03_I_MAIN1_CRC_3                                                                                            0x3603


//--------------------------------------------------
// D Domain Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_2C_D_CRC_CTRL                                                                                               0x362C
#define P36_2D_D_MAIN1_CRC_1                                                                                            0x362D
#define P36_2E_D_MAIN1_CRC_2                                                                                            0x362E
#define P36_2F_D_MAIN1_CRC_3                                                                                            0x362F


//--------------------------------------------------
// M Domain Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_40_M_CRC_CTRL                                                                                               0x3640
#define P36_41_M_M1_CRC_1                                                                                               0x3641
#define P36_42_M_M1_CRC_2                                                                                               0x3642
#define P36_43_M_M1_CRC_3                                                                                               0x3643


//--------------------------------------------------
// MCU DDR DMA RW Register (Page 37)
//--------------------------------------------------
#define P37_00_MCU_DC_CMD                                                                                               0x3700
#define P37_01_MCU_DC_LEN                                                                                               0x3701
#define P37_04_MCU_DC_ADDR_H                                                                                            0x3704
#define P37_05_MCU_DC_ADDR_M                                                                                            0x3705
#define P37_06_MCU_DC_ADDR_L                                                                                            0x3706
#define P37_07_MCU_DC_ADDR                                                                                              0x3707
#define P37_10_MCU_DC_DATABUF_W_00                                                                                      0x3710
#define P37_11_MCU_DC_DATABUF_W_01                                                                                      0x3711
#define P37_12_MCU_DC_DATABUF_W_02                                                                                      0x3712
#define P37_13_MCU_DC_DATABUF_W_03                                                                                      0x3713
#define P37_14_MCU_DC_DATABUF_W_04                                                                                      0x3714
#define P37_15_MCU_DC_DATABUF_W_05                                                                                      0x3715
#define P37_16_MCU_DC_DATABUF_W_06                                                                                      0x3716
#define P37_17_MCU_DC_DATABUF_W_07                                                                                      0x3717
#define P37_18_MCU_DC_DATABUF_W_08                                                                                      0x3718
#define P37_19_MCU_DC_DATABUF_W_09                                                                                      0x3719
#define P37_1A_MCU_DC_DATABUF_W_10                                                                                      0x371A
#define P37_1B_MCU_DC_DATABUF_W_11                                                                                      0x371B
#define P37_1C_MCU_DC_DATABUF_W_12                                                                                      0x371C
#define P37_1D_MCU_DC_DATABUF_W_13                                                                                      0x371D
#define P37_1E_MCU_DC_DATABUF_W_14                                                                                      0x371E
#define P37_1F_MCU_DC_DATABUF_W_15                                                                                      0x371F
#define P37_20_MCU_DC_DATABUF_R_00                                                                                      0x3720
#define P37_21_MCU_DC_DATABUF_R_01                                                                                      0x3721
#define P37_22_MCU_DC_DATABUF_R_02                                                                                      0x3722
#define P37_23_MCU_DC_DATABUF_R_03                                                                                      0x3723
#define P37_24_MCU_DC_DATABUF_R_04                                                                                      0x3724
#define P37_25_MCU_DC_DATABUF_R_05                                                                                      0x3725
#define P37_26_MCU_DC_DATABUF_R_06                                                                                      0x3726
#define P37_27_MCU_DC_DATABUF_R_07                                                                                      0x3727
#define P37_28_MCU_DC_DATABUF_R_08                                                                                      0x3728
#define P37_29_MCU_DC_DATABUF_R_09                                                                                      0x3729
#define P37_2A_MCU_DC_DATABUF_R_10                                                                                      0x372A
#define P37_2B_MCU_DC_DATABUF_R_11                                                                                      0x372B
#define P37_2C_MCU_DC_DATABUF_R_12                                                                                      0x372C
#define P37_2D_MCU_DC_DATABUF_R_13                                                                                      0x372D
#define P37_2E_MCU_DC_DATABUF_R_14                                                                                      0x372E
#define P37_2F_MCU_DC_DATABUF_R_15                                                                                      0x372F
#define P37_30_MCU_DC_WMASK_H                                                                                           0x3730
#define P37_31_MCU_DC_WMASK_L                                                                                           0x3731
#define P37_34_MCU_DC_READ_FLAG                                                                                         0x3734


//--------------------------------------------------
// LVDS Combo DisplayPort Tx Digital PHY CTRL (Page 38)
//--------------------------------------------------
#define P38_80_DPTX_PN_SWAP1                                                                                            0x3880
#define P38_81_DPTX_LANE_SWAP7_6                                                                                        0x3881
#define P38_82_DPTX_LANE_SWAP5_4                                                                                        0x3882
#define P38_83_DPTX_LANE_SWAP3_2                                                                                        0x3883
#define P38_84_DPTX_LANE_SWAP1_0                                                                                        0x3884
#define P38_85_PHY0_TXBIST_00_H2                                                                                        0x3885
#define P38_86_PHY0_TXBIST_00_H1                                                                                        0x3886
#define P38_87_PHY0_TXBIST_00_L2                                                                                        0x3887
#define P38_88_PHY0_TXBIST_00_L1                                                                                        0x3888
#define P38_89_PHY0_TXBIST_01_H2                                                                                        0x3889
#define P38_8A_PHY0_TXBIST_01_H1                                                                                        0x388A
#define P38_8B_PHY0_TXBIST_01_L2                                                                                        0x388B
#define P38_8C_PHY0_TXBIST_01_L1                                                                                        0x388C
#define P38_8D_PHY0_TXBIST_02_H2                                                                                        0x388D
#define P38_8E_PHY0_TXBIST_02_H1                                                                                        0x388E
#define P38_8F_PHY0_TXBIST_02_L2                                                                                        0x388F
#define P38_90_PHY0_TXBIST_02_L1                                                                                        0x3890
#define P38_91_PHY_RST                                                                                                  0x3891


//--------------------------------------------------
// LVDS Combo DisplayPort Tx Analog PHY CTRL SSC (Page 38)
//--------------------------------------------------
#define P38_D4_DPTX_CMU4                                                                                                0x38D4
#define P38_D5_DPTX_CMU5                                                                                                0x38D5
#define P38_D6_DPTX_CMU6                                                                                                0x38D6
#define P38_D7_DPTX_CMU7                                                                                                0x38D7
#define P38_D8_DPTX_CMU8                                                                                                0x38D8
#define P38_D9_DPTX_CMU9                                                                                                0x38D9
#define P38_DA_DPTX_CMU10                                                                                               0x38DA
#define P38_DB_DPTX_CMU11                                                                                               0x38DB
#define P38_DD_DPTX_CMU12                                                                                               0x38DD
#define P38_DE_DPTX_CMU13                                                                                               0x38DE
#define P38_DF_DPTX_CMU14                                                                                               0x38DF
#define P38_E0_DPTX_CMU15                                                                                               0x38E0
#define P38_E1_DPTX_CMU16                                                                                               0x38E1
#define P38_E2_DPTX_CMU17                                                                                               0x38E2
#define P38_E3_DPTX_CMU18                                                                                               0x38E3
#define P38_E4_DPTX_CMU19                                                                                               0x38E4
#define P38_E5_DPTX_CMU20                                                                                               0x38E5
#define P38_E6_DPTX_CMU21                                                                                               0x38E6
#define P38_E7_DPTX_CMU22                                                                                               0x38E7


//--------------------------------------------------
// Control for LVDS display conversion (Page 39)
//--------------------------------------------------
#define P39_00_LVDS_DISP_TYPE                                                                                           0x3900
#define P39_01_LVDS_DISPLAY_CONV_CTRL0                                                                                  0x3901
#define P39_02_LVDS_DISPLAY_CONV_CTRL1                                                                                  0x3902
#define P39_03_LVDS_DISPLAY_CONV_CTRL2                                                                                  0x3903
#define P39_04_LVDS_DISPLAY_CONV_CTRL3                                                                                  0x3904
#define P39_05_LVDS_DISPLAY_CONV_CTRL4                                                                                  0x3905
#define P39_06_LVDS_DISPLAY_CONV_CTRL5                                                                                  0x3906
#define P39_07_LVDS_DISPLAY_CONV_CTRL6                                                                                  0x3907
#define P39_08_LVDS_PORCH_RED_CTRL0                                                                                     0x3908
#define P39_09_LVDS_PORCH_RED_CTRL1                                                                                     0x3909
#define P39_0A_LVDS_PORCH_GREEN_CTRL0                                                                                   0x390A
#define P39_0B_LVDS_PORCH_GREEN_CTRL1                                                                                   0x390B
#define P39_0C_LVDS_PORCH_BLUE_CTRL0                                                                                    0x390C
#define P39_0D_LVDS_PORCH_BLUE_CTRL1                                                                                    0x390D
#define P39_0E_LVDS_PORTA_DATA_BIT_CTRL                                                                                 0x390E
#define P39_0F_LVDS_PORTB_DATA_BIT_CTRL                                                                                 0x390F
#define P39_10_LVDS_PORTC_DATA_BIT_CTRL                                                                                 0x3910
#define P39_11_LVDS_PORTD_DATA_BIT_CTRL                                                                                 0x3911
#define P39_12_LVDS_PORTE_DATA_BIT_CTRL                                                                                 0x3912
#define P39_13_LVDS_PORTF_DATA_BIT_CTRL                                                                                 0x3913
#define P39_14_LVDS_PORTG_DATA_BIT_CTRL                                                                                 0x3914
#define P39_15_LVDS_PORTH_DATA_BIT_CTRL                                                                                 0x3915
#define P39_16_LVDS_LR_CTRL                                                                                             0x3916
#define P39_17_LVDS_RSV0_CTRL0                                                                                          0x3917
#define P39_18_LVDS_RSV0_CTRL1                                                                                          0x3918
#define P39_19_LVDS_RSV1_CTRL0                                                                                          0x3919
#define P39_1A_LVDS_RSV1_CTRL1                                                                                          0x391A
#define P39_1B_DSPC_LINE_LENGTH_H                                                                                       0x391B
#define P39_1C_BACK_DSPC_LINE_LENGTH_L                                                                                  0x391C
#define P39_1D_LVDS_CLK_CTRL                                                                                            0x391D
#define P39_20_LVDS_TEST_MODE                                                                                           0x3920
#define P39_21_DISP_BIST_CTRL                                                                                           0x3921
#define P39_22_DISP_DRF_BIST_CTRL0                                                                                      0x3922
#define P39_23_DISP_DRF_BIST_CTRL1                                                                                      0x3923
#define P39_24_DISP_DRF_BIST_CTRL2                                                                                      0x3924
#define P39_30_D_CONV_CRC_CTRL                                                                                          0x3930
#define P39_31_D_CONV_CRC_0_H                                                                                           0x3931
#define P39_32_D_CONV_CRC_0_L                                                                                           0x3932
#define P39_33_D_CONV_CRC_1_H                                                                                           0x3933
#define P39_34_D_CONV_CRC_1_L                                                                                           0x3934
#define P39_35_D_CONV_CRC_2_H                                                                                           0x3935
#define P39_36_D_CONV_CRC_2_L                                                                                           0x3936
#define P39_37_D_CONV_CRC_3_H                                                                                           0x3937
#define P39_38_D_CONV_CRC_3_L                                                                                           0x3938
#define P39_39_D_CONV_CRC_4_H                                                                                           0x3939
#define P39_3A_D_CONV_CRC_4_L                                                                                           0x393A
#define P39_3B_D_CONV_CRC_5_H                                                                                           0x393B
#define P39_3C_D_CONV_CRC_5_L                                                                                           0x393C
#define P39_3D_D_CONV_CRC_6_H                                                                                           0x393D
#define P39_3E_D_CONV_CRC_6_L                                                                                           0x393E
#define P39_3F_D_CONV_CRC_7_H                                                                                           0x393F
#define P39_40_D_CONV_CRC_7_L                                                                                           0x3940
#define P39_41_D_CONV_CRC_8_H                                                                                           0x3941
#define P39_42_D_CONV_CRC_8_L                                                                                           0x3942
#define P39_43_D_CONV_CRC_9_H                                                                                           0x3943
#define P39_44_D_CONV_CRC_9_L                                                                                           0x3944
#define P39_45_D_CONV_CRC_10_H                                                                                          0x3945
#define P39_46_D_CONV_CRC_10_L                                                                                          0x3946
#define P39_47_D_CONV_CRC_11_H                                                                                          0x3947
#define P39_48_D_CONV_CRC_11_L                                                                                          0x3948


//--------------------------------------------------
// OSD Frame Control Registers (Page 3A)
//--------------------------------------------------
#define P3A_00_FRAME_CTRL_00                                                                                            0x3A00
#define P3A_01_FRAME_CTRL_01                                                                                            0x3A01
#define P3A_02_FRAME_CTRL_02                                                                                            0x3A02
#define P3A_03_FRAME_CTRL_03                                                                                            0x3A03
#define P3A_04_FRAME_CTRL_04                                                                                            0x3A04
#define P3A_05_FRAME_CTRL_05                                                                                            0x3A05
#define P3A_06_FRAME_CTRL_06                                                                                            0x3A06
#define P3A_07_FRAME_CTRL_07                                                                                            0x3A07
#define P3A_08_FRAME_CTRL_08                                                                                            0x3A08
#define P3A_09_FRAME_CTRL_09                                                                                            0x3A09
#define P3A_0A_FRAME_CTRL_0A                                                                                            0x3A0A
#define P3A_0B_FRAME_CTRL_0B                                                                                            0x3A0B
#define P3A_0C_FRAME_CTRL_0C                                                                                            0x3A0C
#define P3A_0D_FRAME_CTRL_0D                                                                                            0x3A0D
#define P3A_0E_FRAME_CTRL_0E                                                                                            0x3A0E
#define P3A_0F_FRAME_CTRL_0F                                                                                            0x3A0F
#define P3A_10_FRAME_CTRL_10                                                                                            0x3A10
#define P3A_11_FRAME_CTRL_11                                                                                            0x3A11
#define P3A_12_FRAME_CTRL_12                                                                                            0x3A12
#define P3A_13_FRAME_CTRL_13                                                                                            0x3A13
#define P3A_14_FRAME_CTRL_14                                                                                            0x3A14
#define P3A_15_FRAME_CTRL_15                                                                                            0x3A15
#define P3A_16_FRAME_CTRL_16                                                                                            0x3A16
#define P3A_17_FRAME_CTRL_17                                                                                            0x3A17
#define P3A_18_FRAME_CTRL_18                                                                                            0x3A18
#define P3A_19_FRAME_CTRL_19                                                                                            0x3A19
#define P3A_1A_FRAME_CTRL_1A                                                                                            0x3A1A
#define P3A_1B_FRAME_CTRL_1B                                                                                            0x3A1B
#define P3A_1C_FRAME_CTRL_1C                                                                                            0x3A1C
#define P3A_1D_FRAME_CTRL_1D                                                                                            0x3A1D
#define P3A_1E_FRAME_CTRL_1E                                                                                            0x3A1E
#define P3A_1F_FRAME_CTRL_1F                                                                                            0x3A1F
#define P3A_20_FRAME_CTRL_20                                                                                            0x3A20
#define P3A_21_FRAME_CTRL_21                                                                                            0x3A21
#define P3A_22_FRAME_CTRL_22                                                                                            0x3A22
#define P3A_23_FRAME_CTRL_23                                                                                            0x3A23
#define P3A_24_FRAME_CTRL_24                                                                                            0x3A24
#define P3A_25_FRAME_CTRL_25                                                                                            0x3A25
#define P3A_26_FRAME_CTRL_26                                                                                            0x3A26
#define P3A_27_FRAME_CTRL_27                                                                                            0x3A27
#define P3A_28_FRAME_CTRL_28                                                                                            0x3A28
#define P3A_29_FRAME_CTRL_29                                                                                            0x3A29
#define P3A_2A_FRAME_CTRL_2A                                                                                            0x3A2A
#define P3A_2B_FRAME_CTRL_2B                                                                                            0x3A2B
#define P3A_2C_FRAME_CTRL_2C                                                                                            0x3A2C
#define P3A_2D_FRAME_CTRL_2D                                                                                            0x3A2D
#define P3A_2E_FRAME_CTRL_2E                                                                                            0x3A2E
#define P3A_2F_FRAME_CTRL_2F                                                                                            0x3A2F
#define P3A_30_FRAME_CTRL_30                                                                                            0x3A30
#define P3A_31_FRAME_CTRL_31                                                                                            0x3A31
#define P3A_32_FRAME_CTRL_32                                                                                            0x3A32
#define P3A_33_FRAME_CTRL_33                                                                                            0x3A33
#define P3A_34_FRAME_CTRL_34                                                                                            0x3A34
#define P3A_35_FRAME_CTRL_35                                                                                            0x3A35
#define P3A_36_FRAME_CTRL_36                                                                                            0x3A36
#define P3A_37_FRAME_CTRL_37                                                                                            0x3A37
#define P3A_38_FRAME_CTRL_38                                                                                            0x3A38
#define P3A_39_FRAME_CTRL_39                                                                                            0x3A39
#define P3A_3A_FRAME_CTRL_3A                                                                                            0x3A3A
#define P3A_3B_FRAME_CTRL_3B                                                                                            0x3A3B
#define P3A_3C_FRAME_CTRL_3C                                                                                            0x3A3C
#define P3A_3D_FRAME_CTRL_3D                                                                                            0x3A3D
#define P3A_3E_FRAME_CTRL_3E                                                                                            0x3A3E
#define P3A_3F_FRAME_CTRL_3F                                                                                            0x3A3F
#define P3A_40_FRAME_CTRL_40                                                                                            0x3A40
#define P3A_41_FRAME_CTRL_41                                                                                            0x3A41
#define P3A_42_FRAME_CTRL_42                                                                                            0x3A42
#define P3A_43_FRAME_CTRL_43                                                                                            0x3A43
#define P3A_44_FRAME_CTRL_44                                                                                            0x3A44
#define P3A_45_FRAME_CTRL_45                                                                                            0x3A45
#define P3A_46_FRAME_CTRL_46                                                                                            0x3A46
#define P3A_47_FRAME_CTRL_47                                                                                            0x3A47
#define P3A_48_FRAME_CTRL_48                                                                                            0x3A48
#define P3A_49_FRAME_CTRL_49                                                                                            0x3A49
#define P3A_4A_FRAME_CTRL_4A                                                                                            0x3A4A
#define P3A_4B_FRAME_CTRL_4B                                                                                            0x3A4B
#define P3A_4C_FRAME_CTRL_4C                                                                                            0x3A4C
#define P3A_4D_FRAME_CTRL_4D                                                                                            0x3A4D
#define P3A_4E_FRAME_CTRL_4E                                                                                            0x3A4E
#define P3A_4F_FRAME_CTRL_4F                                                                                            0x3A4F
#define P3A_50_FRAME_CTRL_50                                                                                            0x3A50
#define P3A_51_FRAME_CTRL_51                                                                                            0x3A51
#define P3A_52_FRAME_CTRL_52                                                                                            0x3A52
#define P3A_53_FRAME_CTRL_53                                                                                            0x3A53
#define P3A_54_FRAME_CTRL_54                                                                                            0x3A54
#define P3A_55_FRAME_CTRL_55                                                                                            0x3A55
#define P3A_56_FRAME_CTRL_56                                                                                            0x3A56
#define P3A_57_FRAME_CTRL_57                                                                                            0x3A57
#define P3A_58_FRAME_CTRL_58                                                                                            0x3A58
#define P3A_59_FRAME_CTRL_59                                                                                            0x3A59
#define P3A_5A_FRAME_CTRL_5A                                                                                            0x3A5A
#define P3A_5B_FRAME_CTRL_5B_DUMMY                                                                                      0x3A5B
#define P3A_5C_FRAME_CTRL_5C_DUMMY                                                                                      0x3A5C
#define P3A_60_FRAME_CTRL_60                                                                                            0x3A60
#define P3A_61_FRAME_CTRL_61                                                                                            0x3A61
#define P3A_62_FRAME_CTRL_62                                                                                            0x3A62
#define P3A_63_FRAME_CTRL_63                                                                                            0x3A63
#define P3A_64_FRAME_CTRL_64                                                                                            0x3A64
#define P3A_65_FRAME_CTRL_65                                                                                            0x3A65
#define P3A_66_FRAME_CTRL_66                                                                                            0x3A66
#define P3A_67_FRAME_CTRL_67                                                                                            0x3A67
#define P3A_68_FRAME_CTRL_68                                                                                            0x3A68
#define P3A_69_FRAME_CTRL_69                                                                                            0x3A69
#define P3A_6A_FRAME_CTRL_6A                                                                                            0x3A6A
#define P3A_6B_FRAME_CTRL_6B                                                                                            0x3A6B
#define P3A_8C_FRAME_CTRL_8C_DUMMY                                                                                      0x3A8C
#define P3A_8D_FRAME_CTRL_8D_DUMMY                                                                                      0x3A8D
#define P3A_8E_FRAME_CTRL_8E_DUMMY                                                                                      0x3A8E
#define P3A_8F_FRAME_CTRL_8F_DUMMY                                                                                      0x3A8F
#define P3A_90_OSD_LUT_BIST_CTRL                                                                                        0x3A90
#define P3A_91_OSD_LUT_DRF_BIST_CTRL                                                                                    0x3A91
#define P3A_92_OSD_LUT_M2_BIST_CTRL                                                                                     0x3A92
#define P3A_93_OSD_LUT_M2_DRF_BIST_CTRL                                                                                 0x3A93
#define P3A_94_OSD_VLB_BIST_CTRL                                                                                        0x3A94
#define P3A_95_OSD_VLB_DRF_BIST_CTRL                                                                                    0x3A95
#define P3A_96_OSD_BIST_CTRL                                                                                            0x3A96


//--------------------------------------------------
// SDRAM and DDR BW Control (Page 3F)
//--------------------------------------------------
#define P3F_00_BW_CTRL_00_00                                                                                            0x3F00
#define P3F_01_BW_CTRL_00_01                                                                                            0x3F01
#define P3F_02_BW_CTRL_00_02                                                                                            0x3F02
#define P3F_03_BW_CTRL_00_03                                                                                            0x3F03
#define P3F_04_BW_CTRL_01_00                                                                                            0x3F04
#define P3F_05_BW_CTRL_01_01                                                                                            0x3F05
#define P3F_06_BW_CTRL_01_02                                                                                            0x3F06
#define P3F_07_BW_CTRL_01_03                                                                                            0x3F07
#define P3F_08_BW_CTRL_02_00                                                                                            0x3F08
#define P3F_09_BW_CTRL_02_01                                                                                            0x3F09
#define P3F_0A_BW_CTRL_02_02                                                                                            0x3F0A
#define P3F_0B_BW_CTRL_02_03                                                                                            0x3F0B
#define P3F_0C_BW_CTRL_03_00                                                                                            0x3F0C
#define P3F_0D_BW_CTRL_03_01                                                                                            0x3F0D
#define P3F_0E_BW_CTRL_03_02                                                                                            0x3F0E
#define P3F_0F_BW_CTRL_03_03                                                                                            0x3F0F
#define P3F_40_BW_CTRL_00_04                                                                                            0x3F40
#define P3F_41_BW_CTRL_01_04                                                                                            0x3F41
#define P3F_42_BW_CTRL_02_04                                                                                            0x3F42
#define P3F_43_BW_CTRL_03_04                                                                                            0x3F43
#define P3F_50_BW_CTRL_50                                                                                               0x3F50
#define P3F_60_BW_CTRL_DUMMY_60                                                                                         0x3F60
#define P3F_61_BW_CTRL_DUMMY_61                                                                                         0x3F61
#define P3F_62_BW_CTRL_DUMMY_62                                                                                         0x3F62
#define P3F_9B_BW_CTRL_DUMMY_9B                                                                                         0x3F9B


//--------------------------------------------------
// Sync Processor Clock Divider (Page 40)
//--------------------------------------------------
#define P40_06_SYNCPROC_CLK_DIVIDER                                                                                     0x4006


//--------------------------------------------------
// Measure Block Clock Divider (Page 40)
//--------------------------------------------------
#define P40_07_MEASURE_CLK_DIVIDER                                                                                      0x4007


//--------------------------------------------------
// GDI_2 Power Control (Page 40)
//--------------------------------------------------
#define P40_0A_GDI_POWER_CTRL                                                                                           0x400A
#define P40_0B_TOP_DUMMY4                                                                                               0x400B
#define P40_0D_TOP_DUMMY5                                                                                               0x400D


//--------------------------------------------------
// TXAB Port Control for Analog LVDS (Page 55)
//--------------------------------------------------
#define P55_00_LVDS_COMMON_AB_CTRL0                                                                                     0x5500
#define P55_01_LVDS_COMMON_AB_CTRL1                                                                                     0x5501
#define P55_02_LVDS_COMMON_AB_CTRL2                                                                                     0x5502
#define P55_03_LVDS_COMMON_AB_CTRL3                                                                                     0x5503
#define P55_04_LVDS_COMMON_AB_CTRL4                                                                                     0x5504
#define P55_05_LVDS_COMMON_AB_CTRL5                                                                                     0x5505
#define P55_06_LVDS_COMMON_AB_CTRL6                                                                                     0x5506
#define P55_07_LVDS_COMMON_AB_CTRL7                                                                                     0x5507
#define P55_08_LVDS_COMMON_AB_CTRL8                                                                                     0x5508
#define P55_09_LVDS_COMMON_AB_CTRL9                                                                                     0x5509
#define P55_0A_LVDS_COMMON_AB_CTRL10                                                                                    0x550A
#define P55_0B_LVDS_COMMON_AB_CTRL11                                                                                    0x550B
#define P55_0C_LVDS_COMMON_AB_CTRL12                                                                                    0x550C
#define P55_0D_LVDS_COMMON_AB_CTRL13                                                                                    0x550D
#define P55_0E_LVDS_COMMON_AB_CTRL14                                                                                    0x550E
#define P55_0F_LVDS_COMMON_AB_CTRL15                                                                                    0x550F
#define P55_10_LVDS_COMMON_AB_CTRL16                                                                                    0x5510
#define P55_11_LVDS_COMMON_AB_CTRL17                                                                                    0x5511
#define P55_1B_LVDS_COMMON_AB_CMU                                                                                       0x551B
#define P55_20_LVDS_PORTA_CTRL0                                                                                         0x5520
#define P55_21_LVDS_PORTA_CTRL1                                                                                         0x5521
#define P55_22_LVDS_PORTA_CTRL2                                                                                         0x5522
#define P55_23_LVDS_PORTA_CTRL3                                                                                         0x5523
#define P55_24_LVDS_PORTA_CTRL4                                                                                         0x5524
#define P55_25_LVDS_PORTA_CTRL5                                                                                         0x5525
#define P55_26_LVDS_PORTA_CTRL6                                                                                         0x5526
#define P55_27_LVDS_PORTA_CTRL7                                                                                         0x5527
#define P55_28_LVDS_PORTA_CTRL8                                                                                         0x5528
#define P55_29_LVDS_PORTA_CTRL9                                                                                         0x5529
#define P55_2A_LVDS_PORTA_CTRL10                                                                                        0x552A
#define P55_2B_LVDS_PORTA_CTRL11                                                                                        0x552B
#define P55_2C_LVDS_PORTA_CTRL12                                                                                        0x552C
#define P55_2D_LVDS_PORTA_CTRL13                                                                                        0x552D
#define P55_30_LVDS_PORTB_CTRL0                                                                                         0x5530
#define P55_31_LVDS_PORTB_CTRL1                                                                                         0x5531
#define P55_32_LVDS_PORTB_CTRL2                                                                                         0x5532
#define P55_33_LVDS_PORTB_CTRL3                                                                                         0x5533
#define P55_34_LVDS_PORTB_CTRL4                                                                                         0x5534
#define P55_35_LVDS_PORTB_CTRL5                                                                                         0x5535
#define P55_36_LVDS_PORTB_CTRL6                                                                                         0x5536
#define P55_37_LVDS_PORTB_CTRL7                                                                                         0x5537
#define P55_38_LVDS_PORTB_CTRL8                                                                                         0x5538
#define P55_39_LVDS_PORTB_CTRL9                                                                                         0x5539
#define P55_3A_LVDS_PORTB_CTRL10                                                                                        0x553A
#define P55_3B_LVDS_PORTB_CTRL11                                                                                        0x553B
#define P55_3C_LVDS_PORTB_CTRL12                                                                                        0x553C
#define P55_3D_LVDS_PORTB_CTRL13                                                                                        0x553D


//--------------------------------------------------
// LVDS Combo DisplayPort Tx Analog PHY CTRL (Page 55)
//--------------------------------------------------
#define P55_50_DPTX_PREEM_TXA0                                                                                          0x5550
#define P55_51_DPTX_PREEM_TXA1                                                                                          0x5551
#define P55_52_DPTX_PREEM_TXB3                                                                                          0x5552
#define P55_53_DPTX_PREEM_TXB4                                                                                          0x5553
#define P55_54_DPTX_PRE_DRIVER_COMPENSATION                                                                             0x5554
#define P55_55_DPTX_CKDELAY                                                                                             0x5555
#define P55_56_DPTX_DOUBLE_HALF_CURRENT                                                                                 0x5556
#define P55_57_DPTX_SWING_CURRENT_1                                                                                     0x5557
#define P55_58_DPTX_SWING_CURRENT_2                                                                                     0x5558
#define P55_5D_DPTX_CKRDDUTY_SPD_SEL                                                                                    0x555D
#define P55_61_DPTX_Z0_TX_1                                                                                             0x5561
#define P55_62_DPTX_Z0_TX_2                                                                                             0x5562
#define P55_63_DPTX_Z0_TX_3                                                                                             0x5563
#define P55_70_DPTX_CMU0                                                                                                0x5570
#define P55_72_DPTX_CMU2                                                                                                0x5572
#define P55_73_DPTX_CMU3                                                                                                0x5573


//--------------------------------------------------
// Thermal Sensor (Page 5F)
//--------------------------------------------------
#define P5F_20_TSENSOR_00                                                                                               0x5F20
#define P5F_21_TSENSOR_01                                                                                               0x5F21
#define P5F_22_TSENSOR_02                                                                                               0x5F22
#define P5F_23_TSENSOR_03                                                                                               0x5F23
#define P5F_24_TSENSOR_04                                                                                               0x5F24
#define P5F_25_TSENSOR_05                                                                                               0x5F25
#define P5F_26_TSENSOR_06                                                                                               0x5F26
#define P5F_27_TSENSOR_07                                                                                               0x5F27
#define P5F_28_TSENSOR_08                                                                                               0x5F28
#define P5F_6E_TW_READ_H                                                                                                0x5F6E
#define P5F_6F_TW_READ_L                                                                                                0x5F6F
#define P5F_70_MISC_CTRL                                                                                                0x5F70
#define P5F_71_TEST_2                                                                                                   0x5F71
#define P5F_72_TEST_1                                                                                                   0x5F72
#define P5F_73_TEST_0                                                                                                   0x5F73


//--------------------------------------------------
// Embedded LDO (Page 62)
//--------------------------------------------------
#define P62_03_EBD_REGLATOR_D_CTRL1                                                                                     0x6203
#define P62_04_EBD_REGLATOR_D_CTRL2                                                                                     0x6204
#define P62_05_EBD_REGLATOR_D_CTRL3                                                                                     0x6205


//--------------------------------------------------
// ADI Global Control (Page 6F)
//--------------------------------------------------
#define P6F_00_MUX_DIG_OUT                                                                                              0x6F00
#define P6F_01_MUX_DA_DVC_IN                                                                                            0x6F01
#define P6F_03_MUX_TST_OUT                                                                                              0x6F03
#define P6F_07_ADI_DUMMY_0                                                                                              0x6F07
#define P6F_09_AUX_MAP_DDC                                                                                              0x6F09
#define P6F_10_ADI_IRQ_CTRL                                                                                             0x6F10
#define P6F_11_ADI_DUMMY_1                                                                                              0x6F11


//--------------------------------------------------
// TOP Power Control (Page 6F)
//--------------------------------------------------
#define P6F_62_PD2_POWER_CTRL                                                                                           0x6F62
#define P6F_63_PD3_POWER_CTRL                                                                                           0x6F63
#define P6F_64_PD4_POWER_CTRL                                                                                           0x6F64
#define P6F_65_PD5_POWER_CTRL                                                                                           0x6F65
#define P6F_66_PD6_POWER_CTRL                                                                                           0x6F66
#define P6F_67_PD7_POWER_CTRL                                                                                           0x6F67
#define P6F_68_PD8_POWER_CTRL                                                                                           0x6F68
#define P6F_69_PD9_POWER_CTRL                                                                                           0x6F69


//--------------------------------------------------
// ADI Power Control (Page 6F)
//--------------------------------------------------
#define P6F_80_ADI_POWER_CTRL                                                                                           0x6F80


//--------------------------------------------------
// GDI Clock Divider (Page 80)
//--------------------------------------------------
#define P80_06_GDI_CLK_DIVIDER                                                                                          0x8006
#define P80_07_CLK_GATE_CELL                                                                                            0x8007


//--------------------------------------------------
// GDI PHY Power Control (Page 80)
//--------------------------------------------------
#define P80_0A_GDI_PHY_POWER_CTRL                                                                                       0x800A
#define P80_0B_TOP_DUMMY6                                                                                               0x800B
#define P80_0D_TOP_DUMMY7                                                                                               0x800D


//--------------------------------------------------
// XTAL (Page 80)
//--------------------------------------------------
#define P80_0E_XTAL_CTRL0                                                                                               0x800E
#define P80_0F_XTAL_CTRL1                                                                                               0x800F


//--------------------------------------------------
// SDR PLL (Page 88)
//--------------------------------------------------
#define P88_00_CRT_CTL_00                                                                                               0x8800
#define P88_01_CRT_CTL_01                                                                                               0x8801
#define P88_02_CRT_CTL_02                                                                                               0x8802
#define P88_03_CRT_CTL_03                                                                                               0x8803
#define P88_04_PLL_CTL0_04                                                                                              0x8804
#define P88_05_PLL_CTL0_05                                                                                              0x8805
#define P88_06_PLL_CTL0_06                                                                                              0x8806
#define P88_07_PLL_CTL0_07                                                                                              0x8807
#define P88_08_PLL_CTL1_08                                                                                              0x8808
#define P88_09_PLL_CTL1_09                                                                                              0x8809
#define P88_0A_PLL_CTL1_0A                                                                                              0x880A
#define P88_0B_PLL_CTL1_0B                                                                                              0x880B
#define P88_0C_PLL_CTL2_0C                                                                                              0x880C
#define P88_0D_PLL_CTL2_0D                                                                                              0x880D
#define P88_0E_PLL_CTL2_0E                                                                                              0x880E
#define P88_0F_PLL_CTL2_0F                                                                                              0x880F
#define P88_10_PLL_PI0_10                                                                                               0x8810
#define P88_11_PLL_PI0_11                                                                                               0x8811
#define P88_12_PLL_PI0_12                                                                                               0x8812
#define P88_13_PLL_PI0_13                                                                                               0x8813
#define P88_14_PLL_PI1_14                                                                                               0x8814
#define P88_15_PLL_PI1_15                                                                                               0x8815
#define P88_16_PLL_PI1_16                                                                                               0x8816
#define P88_17_PLL_PI1_17                                                                                               0x8817
#define P88_1C_PLL_CTL3_1C                                                                                              0x881C
#define P88_1D_PLL_CTL3_1D                                                                                              0x881D
#define P88_1E_PLL_CTL3_1E                                                                                              0x881E
#define P88_1F_PLL_CTL3_1F                                                                                              0x881F
#define P88_20_SSC0_20                                                                                                  0x8820
#define P88_21_SSC0_21                                                                                                  0x8821
#define P88_22_SSC0_22                                                                                                  0x8822
#define P88_23_SSC0_23                                                                                                  0x8823
#define P88_24_SSC1_24                                                                                                  0x8824
#define P88_25_SSC1_25                                                                                                  0x8825
#define P88_26_SSC1_26                                                                                                  0x8826
#define P88_27_SSC1_27                                                                                                  0x8827
#define P88_28_SSC2_28                                                                                                  0x8828
#define P88_29_SSC2_29                                                                                                  0x8829
#define P88_2A_SSC2_2A                                                                                                  0x882A
#define P88_2B_SSC2_2B                                                                                                  0x882B
#define P88_2C_WDOG_2C                                                                                                  0x882C
#define P88_2D_WDOG_2D                                                                                                  0x882D
#define P88_2E_WDOG_2E                                                                                                  0x882E
#define P88_2F_WDOG_2F                                                                                                  0x882F
#define P88_30_CRT_DMY_30                                                                                               0x8830
#define P88_31_CRT_DMY_31                                                                                               0x8831
#define P88_32_CRT_DMY_32                                                                                               0x8832
#define P88_33_CRT_DMY_33                                                                                               0x8833
#define P88_34_CRT_RST_CTL_34                                                                                           0x8834
#define P88_35_CRT_RST_CTL_35                                                                                           0x8835
#define P88_36_CRT_RST_CTL_36                                                                                           0x8836
#define P88_37_CRT_RST_CTL_37                                                                                           0x8837
#define P88_38_CRT_DMY1_38                                                                                              0x8838
#define P88_39_CRT_DMY1_39                                                                                              0x8839
#define P88_3A_CRT_DMY1_3A                                                                                              0x883A
#define P88_3B_CRT_DMY1_3B                                                                                              0x883B
#define P88_3C_PLL_CTL4_3C                                                                                              0x883C
#define P88_3D_PLL_CTL4_3D                                                                                              0x883D
#define P88_3E_PLL_CTL4_3E                                                                                              0x883E
#define P88_3F_PLL_CTL4_3F                                                                                              0x883F
#define P88_40_CRT_CTL_SDR_40                                                                                           0x8840
#define P88_41_CRT_CTL_SDR_41                                                                                           0x8841
#define P88_42_CRT_CTL_SDR_42                                                                                           0x8842
#define P88_43_CRT_CTL_SDR_43                                                                                           0x8843
#define P88_44_PLL_CTL5_44                                                                                              0x8844
#define P88_45_PLL_CTL5_45                                                                                              0x8845
#define P88_46_PLL_CTL5_46                                                                                              0x8846
#define P88_47_PLL_CTL5_47                                                                                              0x8847
#define P88_48_SSC3_48                                                                                                  0x8848
#define P88_49_SSC3_49                                                                                                  0x8849
#define P88_4A_SSC3_4A                                                                                                  0x884A
#define P88_4B_SSC3_4B                                                                                                  0x884B
#define P88_4C_SSC4_4C                                                                                                  0x884C
#define P88_4D_SSC4_4D                                                                                                  0x884D
#define P88_4E_SSC4_4E                                                                                                  0x884E
#define P88_4F_SSC4_4F                                                                                                  0x884F
#define P88_50_SSC_STATUS_50                                                                                            0x8850
#define P88_51_SSC_STATUS_51                                                                                            0x8851
#define P88_52_SSC_STATUS_52                                                                                            0x8852
#define P88_53_SSC_STATUS_53                                                                                            0x8853


//--------------------------------------------------
// SDR DLL Part1 (Page 8E)
//--------------------------------------------------
#define P8E_00_ADR_DLY_0_00                                                                                             0x8E00
#define P8E_01_ADR_DLY_0_01                                                                                             0x8E01
#define P8E_02_ADR_DLY_0_02                                                                                             0x8E02
#define P8E_03_ADR_DLY_0_03                                                                                             0x8E03
#define P8E_04_ADR_DLY_1_04                                                                                             0x8E04
#define P8E_05_ADR_DLY_1_05                                                                                             0x8E05
#define P8E_06_ADR_DLY_1_06                                                                                             0x8E06
#define P8E_07_ADR_DLY_1_07                                                                                             0x8E07
#define P8E_08_ADR_DLY_2_08                                                                                             0x8E08
#define P8E_09_ADR_DLY_2_09                                                                                             0x8E09
#define P8E_0A_ADR_DLY_2_0A                                                                                             0x8E0A
#define P8E_0B_ADR_DLY_2_0B                                                                                             0x8E0B
#define P8E_0C_CMD_DLY_0_0C                                                                                             0x8E0C
#define P8E_0D_CMD_DLY_0_0D                                                                                             0x8E0D
#define P8E_0E_CMD_DLY_0_0E                                                                                             0x8E0E
#define P8E_0F_CMD_DLY_0_0F                                                                                             0x8E0F
#define P8E_10_PAD_OE_CTL_10                                                                                            0x8E10
#define P8E_11_PAD_OE_CTL_11                                                                                            0x8E11
#define P8E_12_PAD_OE_CTL_12                                                                                            0x8E12
#define P8E_13_PAD_OE_CTL_13                                                                                            0x8E13
#define P8E_14_PAD_IDDQ_14                                                                                              0x8E14
#define P8E_15_PAD_IDDQ_15                                                                                              0x8E15
#define P8E_16_PAD_IDDQ_16                                                                                              0x8E16
#define P8E_17_PAD_IDDQ_17                                                                                              0x8E17
#define P8E_28_WRLVL_CTRL_28                                                                                            0x8E28
#define P8E_29_WRLVL_CTRL_29                                                                                            0x8E29
#define P8E_2A_WRLVL_CTRL_2A                                                                                            0x8E2A
#define P8E_2B_WRLVL_CTRL_2B                                                                                            0x8E2B
#define P8E_2C_WRLVL_RD_DATA_2C                                                                                         0x8E2C
#define P8E_2D_WRLVL_RD_DATA_2D                                                                                         0x8E2D
#define P8E_2E_WRLVL_RD_DATA_2E                                                                                         0x8E2E
#define P8E_2F_WRLVL_RD_DATA_2F                                                                                         0x8E2F
#define P8E_30_TEST_CTRL0_30                                                                                            0x8E30
#define P8E_31_TEST_CTRL0_31                                                                                            0x8E31
#define P8E_32_TEST_CTRL0_32                                                                                            0x8E32
#define P8E_33_TEST_CTRL0_33                                                                                            0x8E33
#define P8E_34_TEST_CTRL1_34                                                                                            0x8E34
#define P8E_35_TEST_CTRL1_35                                                                                            0x8E35
#define P8E_36_TEST_CTRL1_36                                                                                            0x8E36
#define P8E_37_TEST_CTRL1_37                                                                                            0x8E37
#define P8E_38_DQ_DLY_0_38                                                                                              0x8E38
#define P8E_39_DQ_DLY_0_39                                                                                              0x8E39
#define P8E_3A_DQ_DLY_0_3A                                                                                              0x8E3A
#define P8E_3B_DQ_DLY_0_3B                                                                                              0x8E3B
#define P8E_3C_DQ_DLY_0_3C                                                                                              0x8E3C
#define P8E_3D_DQ_DLY_0_3D                                                                                              0x8E3D
#define P8E_3E_DQ_DLY_0_3E                                                                                              0x8E3E
#define P8E_3F_DQ_DLY_0_3F                                                                                              0x8E3F
#define P8E_40_DQ_DLY_0_40                                                                                              0x8E40
#define P8E_41_DQ_DLY_0_41                                                                                              0x8E41
#define P8E_42_DQ_DLY_0_42                                                                                              0x8E42
#define P8E_43_DQ_DLY_0_43                                                                                              0x8E43
#define P8E_44_DQ_DLY_0_44                                                                                              0x8E44
#define P8E_45_DQ_DLY_0_45                                                                                              0x8E45
#define P8E_46_DQ_DLY_0_46                                                                                              0x8E46
#define P8E_47_DQ_DLY_0_47                                                                                              0x8E47
#define P8E_48_DQ_DLY_1_48                                                                                              0x8E48
#define P8E_49_DQ_DLY_1_49                                                                                              0x8E49
#define P8E_4A_DQ_DLY_1_4A                                                                                              0x8E4A
#define P8E_4B_DQ_DLY_1_4B                                                                                              0x8E4B
#define P8E_54_READ_CTRL_0_54                                                                                           0x8E54
#define P8E_55_READ_CTRL_0_55                                                                                           0x8E55
#define P8E_56_READ_CTRL_0_56                                                                                           0x8E56
#define P8E_57_READ_CTRL_0_57                                                                                           0x8E57
#define P8E_58_READ_CTRL_0_58                                                                                           0x8E58
#define P8E_59_READ_CTRL_0_59                                                                                           0x8E59
#define P8E_5A_READ_CTRL_0_5A                                                                                           0x8E5A
#define P8E_5B_READ_CTRL_0_5B                                                                                           0x8E5B
#define P8E_5C_READ_CTRL_0_5C                                                                                           0x8E5C
#define P8E_5D_READ_CTRL_0_5D                                                                                           0x8E5D
#define P8E_5E_READ_CTRL_0_5E                                                                                           0x8E5E
#define P8E_5F_READ_CTRL_0_5F                                                                                           0x8E5F
#define P8E_60_READ_CTRL_0_60                                                                                           0x8E60
#define P8E_61_READ_CTRL_0_61                                                                                           0x8E61
#define P8E_62_READ_CTRL_0_62                                                                                           0x8E62
#define P8E_63_READ_CTRL_0_63                                                                                           0x8E63
#define P8E_64_READ_CTRL_1_64                                                                                           0x8E64
#define P8E_65_READ_CTRL_1_65                                                                                           0x8E65
#define P8E_66_READ_CTRL_1_66                                                                                           0x8E66
#define P8E_67_READ_CTRL_1_67                                                                                           0x8E67
#define P8E_68_READ_CTRL_2_68                                                                                           0x8E68
#define P8E_69_READ_CTRL_2_69                                                                                           0x8E69
#define P8E_6A_READ_CTRL_2_6A                                                                                           0x8E6A
#define P8E_6B_READ_CTRL_2_6B                                                                                           0x8E6B
#define P8E_6C_READ_CTRL_2_6C                                                                                           0x8E6C
#define P8E_6D_READ_CTRL_2_6D                                                                                           0x8E6D
#define P8E_6E_READ_CTRL_2_6E                                                                                           0x8E6E
#define P8E_6F_READ_CTRL_2_6F                                                                                           0x8E6F
#define P8E_70_READ_CTRL_2_70                                                                                           0x8E70
#define P8E_71_READ_CTRL_2_71                                                                                           0x8E71
#define P8E_72_READ_CTRL_2_72                                                                                           0x8E72
#define P8E_73_READ_CTRL_2_73                                                                                           0x8E73
#define P8E_74_READ_CTRL_2_74                                                                                           0x8E74
#define P8E_75_READ_CTRL_2_75                                                                                           0x8E75
#define P8E_76_READ_CTRL_2_76                                                                                           0x8E76
#define P8E_77_READ_CTRL_2_77                                                                                           0x8E77
#define P8E_8C_DPI_CTRL_2_8C                                                                                            0x8E8C
#define P8E_8D_DPI_CTRL_2_8D                                                                                            0x8E8D
#define P8E_8E_DPI_CTRL_2_8E                                                                                            0x8E8E
#define P8E_8F_DPI_CTRL_2_8F                                                                                            0x8E8F
#define P8E_B8_DQS_IN_DLY_0_B8                                                                                          0x8EB8
#define P8E_B9_DQS_IN_DLY_0_B9                                                                                          0x8EB9
#define P8E_BA_DQS_IN_DLY_0_BA                                                                                          0x8EBA
#define P8E_BB_DQS_IN_DLY_0_BB                                                                                          0x8EBB
#define P8E_BC_DQS_IN_DLY_0_BC                                                                                          0x8EBC
#define P8E_BD_DQS_IN_DLY_0_BD                                                                                          0x8EBD
#define P8E_BE_DQS_IN_DLY_0_BE                                                                                          0x8EBE
#define P8E_BF_DQS_IN_DLY_0_BF                                                                                          0x8EBF
#define P8E_C0_DQS_IN_DLY_0_C0                                                                                          0x8EC0
#define P8E_C1_DQS_IN_DLY_0_C1                                                                                          0x8EC1
#define P8E_C2_DQS_IN_DLY_0_C2                                                                                          0x8EC2
#define P8E_C3_DQS_IN_DLY_0_C3                                                                                          0x8EC3
#define P8E_C4_DQS_IN_DLY_0_C4                                                                                          0x8EC4
#define P8E_C5_DQS_IN_DLY_0_C5                                                                                          0x8EC5
#define P8E_C6_DQS_IN_DLY_0_C6                                                                                          0x8EC6
#define P8E_C7_DQS_IN_DLY_0_C7                                                                                          0x8EC7
#define P8E_C8_DQS_IN_DLY_1_C8                                                                                          0x8EC8
#define P8E_C9_DQS_IN_DLY_1_C9                                                                                          0x8EC9
#define P8E_CA_DQS_IN_DLY_1_CA                                                                                          0x8ECA
#define P8E_CB_DQS_IN_DLY_1_CB                                                                                          0x8ECB
#define P8E_CC_DQS_IN_DLY_1_CC                                                                                          0x8ECC
#define P8E_CD_DQS_IN_DLY_1_CD                                                                                          0x8ECD
#define P8E_CE_DQS_IN_DLY_1_CE                                                                                          0x8ECE
#define P8E_CF_DQS_IN_DLY_1_CF                                                                                          0x8ECF
#define P8E_D0_DQS_IN_DLY_1_D0                                                                                          0x8ED0
#define P8E_D1_DQS_IN_DLY_1_D1                                                                                          0x8ED1
#define P8E_D2_DQS_IN_DLY_1_D2                                                                                          0x8ED2
#define P8E_D3_DQS_IN_DLY_1_D3                                                                                          0x8ED3
#define P8E_D4_DQS_IN_DLY_1_D4                                                                                          0x8ED4
#define P8E_D5_DQS_IN_DLY_1_D5                                                                                          0x8ED5
#define P8E_D6_DQS_IN_DLY_1_D6                                                                                          0x8ED6
#define P8E_D7_DQS_IN_DLY_1_D7                                                                                          0x8ED7
#define P8E_D8_DQS_IN_DLY_2_D8                                                                                          0x8ED8
#define P8E_D9_DQS_IN_DLY_2_D9                                                                                          0x8ED9
#define P8E_DA_DQS_IN_DLY_2_DA                                                                                          0x8EDA
#define P8E_DB_DQS_IN_DLY_2_DB                                                                                          0x8EDB
#define P8E_DC_DQS_IN_DLY_2_DC                                                                                          0x8EDC
#define P8E_DD_DQS_IN_DLY_2_DD                                                                                          0x8EDD
#define P8E_DE_DQS_IN_DLY_2_DE                                                                                          0x8EDE
#define P8E_DF_DQS_IN_DLY_2_DF                                                                                          0x8EDF
#define P8E_E0_DQS_IN_DLY_2_E0                                                                                          0x8EE0
#define P8E_E1_DQS_IN_DLY_2_E1                                                                                          0x8EE1
#define P8E_E2_DQS_IN_DLY_2_E2                                                                                          0x8EE2
#define P8E_E3_DQS_IN_DLY_2_E3                                                                                          0x8EE3
#define P8E_E4_DQS_IN_DLY_2_E4                                                                                          0x8EE4
#define P8E_E5_DQS_IN_DLY_2_E5                                                                                          0x8EE5
#define P8E_E6_DQS_IN_DLY_2_E6                                                                                          0x8EE6
#define P8E_E7_DQS_IN_DLY_2_E7                                                                                          0x8EE7
#define P8E_E8_DQS_IN_DLY_3_E8                                                                                          0x8EE8
#define P8E_E9_DQS_IN_DLY_3_E9                                                                                          0x8EE9
#define P8E_EA_DQS_IN_DLY_3_EA                                                                                          0x8EEA
#define P8E_EB_DQS_IN_DLY_3_EB                                                                                          0x8EEB
#define P8E_EC_DQS_IN_DLY_3_EC                                                                                          0x8EEC
#define P8E_ED_DQS_IN_DLY_3_ED                                                                                          0x8EED
#define P8E_EE_DQS_IN_DLY_3_EE                                                                                          0x8EEE
#define P8E_EF_DQS_IN_DLY_3_EF                                                                                          0x8EEF
#define P8E_F0_DQS_IN_DLY_3_F0                                                                                          0x8EF0
#define P8E_F1_DQS_IN_DLY_3_F1                                                                                          0x8EF1
#define P8E_F2_DQS_IN_DLY_3_F2                                                                                          0x8EF2
#define P8E_F3_DQS_IN_DLY_3_F3                                                                                          0x8EF3
#define P8E_F4_DQS_IN_DLY_3_F4                                                                                          0x8EF4
#define P8E_F5_DQS_IN_DLY_3_F5                                                                                          0x8EF5
#define P8E_F6_DQS_IN_DLY_3_F6                                                                                          0x8EF6
#define P8E_F7_DQS_IN_DLY_3_F7                                                                                          0x8EF7


//--------------------------------------------------
// SDR DLL Part2 (Page 8F)
//--------------------------------------------------
#define P8F_10_WR_FIFO_0_10                                                                                             0x8F10
#define P8F_11_WR_FIFO_0_11                                                                                             0x8F11
#define P8F_12_WR_FIFO_0_12                                                                                             0x8F12
#define P8F_13_WR_FIFO_0_13                                                                                             0x8F13
#define P8F_14_WR_FIFO_0_14                                                                                             0x8F14
#define P8F_15_WR_FIFO_0_15                                                                                             0x8F15
#define P8F_16_WR_FIFO_0_16                                                                                             0x8F16
#define P8F_17_WR_FIFO_0_17                                                                                             0x8F17
#define P8F_18_WR_FIFO_0_18                                                                                             0x8F18
#define P8F_19_WR_FIFO_0_19                                                                                             0x8F19
#define P8F_1A_WR_FIFO_0_1A                                                                                             0x8F1A
#define P8F_1B_WR_FIFO_0_1B                                                                                             0x8F1B
#define P8F_1C_WR_FIFO_0_1C                                                                                             0x8F1C
#define P8F_1D_WR_FIFO_0_1D                                                                                             0x8F1D
#define P8F_1E_WR_FIFO_0_1E                                                                                             0x8F1E
#define P8F_1F_WR_FIFO_0_1F                                                                                             0x8F1F
#define P8F_34_ODT_TTCP0_SET1_34                                                                                        0x8F34
#define P8F_35_ODT_TTCP0_SET1_35                                                                                        0x8F35
#define P8F_36_ODT_TTCP0_SET1_36                                                                                        0x8F36
#define P8F_37_ODT_TTCP0_SET1_37                                                                                        0x8F37
#define P8F_3C_ODT_TTCN0_SET1_3C                                                                                        0x8F3C
#define P8F_3D_ODT_TTCN0_SET1_3D                                                                                        0x8F3D
#define P8F_3E_ODT_TTCN0_SET1_3E                                                                                        0x8F3E
#define P8F_3F_ODT_TTCN0_SET1_3F                                                                                        0x8F3F
#define P8F_44_OCDP0_SET1_44                                                                                            0x8F44
#define P8F_45_OCDP0_SET1_45                                                                                            0x8F45
#define P8F_46_OCDP0_SET1_46                                                                                            0x8F46
#define P8F_47_OCDP0_SET1_47                                                                                            0x8F47
#define P8F_4C_OCDN0_SET1_4C                                                                                            0x8F4C
#define P8F_4D_OCDN0_SET1_4D                                                                                            0x8F4D
#define P8F_4E_OCDN0_SET1_4E                                                                                            0x8F4E
#define P8F_4F_OCDN0_SET1_4F                                                                                            0x8F4F
#define P8F_54_DATA_VAL_CTRL_0_54                                                                                       0x8F54
#define P8F_55_DATA_VAL_CTRL_0_55                                                                                       0x8F55
#define P8F_56_DATA_VAL_CTRL_0_56                                                                                       0x8F56
#define P8F_57_DATA_VAL_CTRL_0_57                                                                                       0x8F57
#define P8F_58_DATA_VAL_CTRL_1_58                                                                                       0x8F58
#define P8F_59_DATA_VAL_CTRL_1_59                                                                                       0x8F59
#define P8F_5A_DATA_VAL_CTRL_1_5A                                                                                       0x8F5A
#define P8F_5B_DATA_VAL_CTRL_1_5B                                                                                       0x8F5B
#define P8F_5C_DATA_VAL_CTRL_2_5C                                                                                       0x8F5C
#define P8F_5D_DATA_VAL_CTRL_2_5D                                                                                       0x8F5D
#define P8F_5E_DATA_VAL_CTRL_2_5E                                                                                       0x8F5E
#define P8F_5F_DATA_VAL_CTRL_2_5F                                                                                       0x8F5F
#define P8F_64_CKE_OCD_SEL_64                                                                                           0x8F64
#define P8F_65_CKE_OCD_SEL_65                                                                                           0x8F65
#define P8F_66_CKE_OCD_SEL_66                                                                                           0x8F66
#define P8F_67_CKE_OCD_SEL_67                                                                                           0x8F67
#define P8F_68_ADR_OCD_SEL_68                                                                                           0x8F68
#define P8F_69_ADR_OCD_SEL_69                                                                                           0x8F69
#define P8F_6A_ADR_OCD_SEL_6A                                                                                           0x8F6A
#define P8F_6B_ADR_OCD_SEL_6B                                                                                           0x8F6B
#define P8F_6C_CK_OCD_SEL_6C                                                                                            0x8F6C
#define P8F_6D_CK_OCD_SEL_6D                                                                                            0x8F6D
#define P8F_6E_CK_OCD_SEL_6E                                                                                            0x8F6E
#define P8F_6F_CK_OCD_SEL_6F                                                                                            0x8F6F
#define P8F_70_PAD_BUS_0_70                                                                                             0x8F70
#define P8F_71_PAD_BUS_0_71                                                                                             0x8F71
#define P8F_72_PAD_BUS_0_72                                                                                             0x8F72
#define P8F_73_PAD_BUS_0_73                                                                                             0x8F73
#define P8F_74_PAD_BUS_1_74                                                                                             0x8F74
#define P8F_75_PAD_BUS_1_75                                                                                             0x8F75
#define P8F_76_PAD_BUS_1_76                                                                                             0x8F76
#define P8F_77_PAD_BUS_1_77                                                                                             0x8F77
#define P8F_7C_DPI_CTRL_0_7C                                                                                            0x8F7C
#define P8F_7D_DPI_CTRL_0_7D                                                                                            0x8F7D
#define P8F_7E_DPI_CTRL_0_7E                                                                                            0x8F7E
#define P8F_7F_DPI_CTRL_0_7F                                                                                            0x8F7F
#define P8F_80_DPI_CTRL_1_80                                                                                            0x8F80
#define P8F_81_DPI_CTRL_1_81                                                                                            0x8F81
#define P8F_82_DPI_CTRL_1_82                                                                                            0x8F82
#define P8F_83_DPI_CTRL_1_83                                                                                            0x8F83
#define P8F_84_CAL_OUT_SEL_84                                                                                           0x8F84
#define P8F_85_CAL_OUT_SEL_85                                                                                           0x8F85
#define P8F_86_CAL_OUT_SEL_86                                                                                           0x8F86
#define P8F_87_CAL_OUT_SEL_87                                                                                           0x8F87
#define P8F_88_CAL_OUT_0_88                                                                                             0x8F88
#define P8F_89_CAL_OUT_0_89                                                                                             0x8F89
#define P8F_8A_CAL_OUT_0_8A                                                                                             0x8F8A
#define P8F_8B_CAL_OUT_0_8B                                                                                             0x8F8B
#define P8F_8C_CAL_OUT_0_8C                                                                                             0x8F8C
#define P8F_8D_CAL_OUT_0_8D                                                                                             0x8F8D
#define P8F_8E_CAL_OUT_0_8E                                                                                             0x8F8E
#define P8F_8F_CAL_OUT_0_8F                                                                                             0x8F8F
#define P8F_90_CAL_OUT_0_90                                                                                             0x8F90
#define P8F_91_CAL_OUT_0_91                                                                                             0x8F91
#define P8F_92_CAL_OUT_0_92                                                                                             0x8F92
#define P8F_93_CAL_OUT_0_93                                                                                             0x8F93
#define P8F_94_CAL_OUT_0_94                                                                                             0x8F94
#define P8F_95_CAL_OUT_0_95                                                                                             0x8F95
#define P8F_96_CAL_OUT_0_96                                                                                             0x8F96
#define P8F_97_CAL_OUT_0_97                                                                                             0x8F97
#define P8F_A8_WR_FIFO_1_A8                                                                                             0x8FA8
#define P8F_A9_WR_FIFO_1_A9                                                                                             0x8FA9
#define P8F_AA_WR_FIFO_1_AA                                                                                             0x8FAA
#define P8F_AB_WR_FIFO_1_AB                                                                                             0x8FAB
#define P8F_AC_WR_FIFO_1_AC                                                                                             0x8FAC
#define P8F_AD_WR_FIFO_1_AD                                                                                             0x8FAD
#define P8F_AE_WR_FIFO_1_AE                                                                                             0x8FAE
#define P8F_AF_WR_FIFO_1_AF                                                                                             0x8FAF
#define P8F_B0_WR_FIFO_1_B0                                                                                             0x8FB0
#define P8F_B1_WR_FIFO_1_B1                                                                                             0x8FB1
#define P8F_B2_WR_FIFO_1_B2                                                                                             0x8FB2
#define P8F_B3_WR_FIFO_1_B3                                                                                             0x8FB3
#define P8F_B4_WR_FIFO_1_B4                                                                                             0x8FB4
#define P8F_B5_WR_FIFO_1_B5                                                                                             0x8FB5
#define P8F_B6_WR_FIFO_1_B6                                                                                             0x8FB6
#define P8F_B7_WR_FIFO_1_B7                                                                                             0x8FB7
#define P8F_B8_RD_FIFO_0_B8                                                                                             0x8FB8
#define P8F_B9_RD_FIFO_0_B9                                                                                             0x8FB9
#define P8F_BA_RD_FIFO_0_BA                                                                                             0x8FBA
#define P8F_BB_RD_FIFO_0_BB                                                                                             0x8FBB
#define P8F_BC_RD_FIFO_0_BC                                                                                             0x8FBC
#define P8F_BD_RD_FIFO_0_BD                                                                                             0x8FBD
#define P8F_BE_RD_FIFO_0_BE                                                                                             0x8FBE
#define P8F_BF_RD_FIFO_0_BF                                                                                             0x8FBF
#define P8F_C0_RD_FIFO_0_C0                                                                                             0x8FC0
#define P8F_C1_RD_FIFO_0_C1                                                                                             0x8FC1
#define P8F_C2_RD_FIFO_0_C2                                                                                             0x8FC2
#define P8F_C3_RD_FIFO_0_C3                                                                                             0x8FC3
#define P8F_C4_RD_FIFO_0_C4                                                                                             0x8FC4
#define P8F_C5_RD_FIFO_0_C5                                                                                             0x8FC5
#define P8F_C6_RD_FIFO_0_C6                                                                                             0x8FC6
#define P8F_C7_RD_FIFO_0_C7                                                                                             0x8FC7
#define P8F_C8_RD_FIFO_1_C8                                                                                             0x8FC8
#define P8F_C9_RD_FIFO_1_C9                                                                                             0x8FC9
#define P8F_CA_RD_FIFO_1_CA                                                                                             0x8FCA
#define P8F_CB_RD_FIFO_1_CB                                                                                             0x8FCB
#define P8F_CC_RD_FIFO_1_CC                                                                                             0x8FCC
#define P8F_CD_RD_FIFO_1_CD                                                                                             0x8FCD
#define P8F_CE_RD_FIFO_1_CE                                                                                             0x8FCE
#define P8F_CF_RD_FIFO_1_CF                                                                                             0x8FCF
#define P8F_D0_RD_FIFO_1_D0                                                                                             0x8FD0
#define P8F_D1_RD_FIFO_1_D1                                                                                             0x8FD1
#define P8F_D2_RD_FIFO_1_D2                                                                                             0x8FD2
#define P8F_D3_RD_FIFO_1_D3                                                                                             0x8FD3
#define P8F_D4_RD_FIFO_1_D4                                                                                             0x8FD4
#define P8F_D5_RD_FIFO_1_D5                                                                                             0x8FD5
#define P8F_D6_RD_FIFO_1_D6                                                                                             0x8FD6
#define P8F_D7_RD_FIFO_1_D7                                                                                             0x8FD7
#define P8F_E8_INT_CTRL_E8                                                                                              0x8FE8
#define P8F_E9_INT_CTRL_E9                                                                                              0x8FE9
#define P8F_EA_INT_CTRL_EA                                                                                              0x8FEA
#define P8F_EB_INT_CTRL_EB                                                                                              0x8FEB


//--------------------------------------------------
// SDR DLL Part3 (Page 90)
//--------------------------------------------------
#define P90_00_INT_STATUS_3_00                                                                                          0x9000
#define P90_01_INT_STATUS_3_01                                                                                          0x9001
#define P90_02_INT_STATUS_3_02                                                                                          0x9002
#define P90_03_INT_STATUS_3_03                                                                                          0x9003
#define P90_04_INT_STATUS_3_04                                                                                          0x9004
#define P90_05_INT_STATUS_3_05                                                                                          0x9005
#define P90_06_INT_STATUS_3_06                                                                                          0x9006
#define P90_07_INT_STATUS_3_07                                                                                          0x9007
#define P90_08_INT_STATUS_3_08                                                                                          0x9008
#define P90_09_INT_STATUS_3_09                                                                                          0x9009
#define P90_0A_INT_STATUS_3_0A                                                                                          0x900A
#define P90_0B_INT_STATUS_3_0B                                                                                          0x900B
#define P90_0C_INT_STATUS_3_0C                                                                                          0x900C
#define P90_0D_INT_STATUS_3_0D                                                                                          0x900D
#define P90_0E_INT_STATUS_3_0E                                                                                          0x900E
#define P90_0F_INT_STATUS_3_0F                                                                                          0x900F
#define P90_10_INT_STATUS_2_10                                                                                          0x9010
#define P90_11_INT_STATUS_2_11                                                                                          0x9011
#define P90_12_INT_STATUS_2_12                                                                                          0x9012
#define P90_13_INT_STATUS_2_13                                                                                          0x9013
#define P90_48_DUMMY_0_48                                                                                               0x9048
#define P90_49_DUMMY_0_49                                                                                               0x9049
#define P90_4A_DUMMY_0_4A                                                                                               0x904A
#define P90_4B_DUMMY_0_4B                                                                                               0x904B
#define P90_4C_DUMMY_1_4C                                                                                               0x904C
#define P90_4D_DUMMY_1_4D                                                                                               0x904D
#define P90_4E_DUMMY_1_4E                                                                                               0x904E
#define P90_4F_DUMMY_1_4F                                                                                               0x904F
#define P90_50_DUMMY_2_50                                                                                               0x9050
#define P90_51_DUMMY_2_51                                                                                               0x9051
#define P90_52_DUMMY_2_52                                                                                               0x9052
#define P90_53_DUMMY_2_53                                                                                               0x9053
#define P90_54_DUMMY_3_54                                                                                               0x9054
#define P90_55_DUMMY_3_55                                                                                               0x9055
#define P90_56_DUMMY_3_56                                                                                               0x9056
#define P90_57_DUMMY_3_57                                                                                               0x9057
#define P90_5C_DBG_READ_1_5C                                                                                            0x905C
#define P90_5D_DBG_READ_1_5D                                                                                            0x905D
#define P90_5E_DBG_READ_1_5E                                                                                            0x905E
#define P90_5F_DBG_READ_1_5F                                                                                            0x905F
#define P90_60_DQ_ODT_SEL_60                                                                                            0x9060
#define P90_61_DQ_ODT_SEL_61                                                                                            0x9061
#define P90_62_DQ_ODT_SEL_62                                                                                            0x9062
#define P90_63_DQ_ODT_SEL_63                                                                                            0x9063
#define P90_64_DQ_ODT_SEL_64                                                                                            0x9064
#define P90_65_DQ_ODT_SEL_65                                                                                            0x9065
#define P90_66_DQ_ODT_SEL_66                                                                                            0x9066
#define P90_67_DQ_ODT_SEL_67                                                                                            0x9067
#define P90_68_DQ_OCD_SEL_68                                                                                            0x9068
#define P90_69_DQ_OCD_SEL_69                                                                                            0x9069
#define P90_6A_DQ_OCD_SEL_6A                                                                                            0x906A
#define P90_6B_DQ_OCD_SEL_6B                                                                                            0x906B
#define P90_6C_DQ_OCD_SEL_6C                                                                                            0x906C
#define P90_6D_DQ_OCD_SEL_6D                                                                                            0x906D
#define P90_6E_DQ_OCD_SEL_6E                                                                                            0x906E
#define P90_6F_DQ_OCD_SEL_6F                                                                                            0x906F


//--------------------------------------------------
// DisplayPort 1.2 Tx1 Digital PHY CTRL (Page 9C)
//--------------------------------------------------
#define P9C_00_DP_PHY_CTRL                                                                                              0x9C00
#define P9C_01_DPTX_ML_PAT_SEL                                                                                          0x9C01
#define P9C_0D_DPTX_PHY_CTRL                                                                                            0x9C0D


//--------------------------------------------------
// DisplayPort 1.1 Tx1 Analog PHY CTRL (Page 9C)
//--------------------------------------------------
#define P9C_10_DPTX_SFIFO_CTRL0                                                                                         0x9C10
#define P9C_11_DPTX_SFIFO_CTRL1                                                                                         0x9C11
#define P9C_12_DPTX_SFIFO_LANE_SWAP0                                                                                    0x9C12
#define P9C_13_DPTX_SFIFO_LANE_SWAP1                                                                                    0x9C13
#define P9C_14_DPTX_SFIFO_INT_EN                                                                                        0x9C14


//--------------------------------------------------
// DisplayPort 1.2 Tx1 HPD Detection (Page 9C)
//--------------------------------------------------
#define P9C_70_HPD_CTRL                                                                                                 0x9C70
#define P9C_71_HPD_IRQ                                                                                                  0x9C71
#define P9C_72_HPD_IRQ_EN                                                                                               0x9C72
#define P9C_73_HPD_TIMER1                                                                                               0x9C73
#define P9C_74_HPD_TIMER2                                                                                               0x9C74
#define P9C_75_HPD_TIMER3                                                                                               0x9C75
#define P9C_76_HPD_TIMER4                                                                                               0x9C76
#define P9C_77_HPD_TIMER5                                                                                               0x9C77
#define P9C_78_HPD_TIMER6                                                                                               0x9C78
#define P9C_79_HPD_TIMER7                                                                                               0x9C79
#define P9C_7A_HPD_LONG0                                                                                                0x9C7A
#define P9C_7B_HPD_LONG1                                                                                                0x9C7B
#define P9C_7C_HPD_STATE                                                                                                0x9C7C
#define P9C_7D_RESERVED_0                                                                                               0x9C7D
#define P9C_7E_RESERVED_1                                                                                               0x9C7E


//--------------------------------------------------
// DisplayPort 1.2 Tx1 MAC CTRL (Page 9C)
//--------------------------------------------------
#define P9C_A0_DP_MAC_CTRL                                                                                              0x9CA0
#define P9C_A1_DP_RESET_CTRL                                                                                            0x9CA1
#define P9C_A2_DP_DEBUG_CTRL                                                                                            0x9CA2
#define P9C_A3_DPTX_IRQ_CTRL                                                                                            0x9CA3
#define P9C_A4_PG_FIFO_CTRL                                                                                             0x9CA4
#define P9C_A5_MAX_WL                                                                                                   0x9CA5
#define P9C_A6_LFIFO_WL                                                                                                 0x9CA6
#define P9C_A7_PG_INTERRUPT_CTRL                                                                                        0x9CA7
#define P9C_A8_MN_VID_AUTO_EN_1                                                                                         0x9CA8
#define P9C_A9_MN_M_VID_H                                                                                               0x9CA9
#define P9C_AA_MN_M_VID_M                                                                                               0x9CAA
#define P9C_AB_MN_M_VID_L                                                                                               0x9CAB
#define P9C_AC_MN_N_VID_H                                                                                               0x9CAC
#define P9C_AD_MN_N_VID_M                                                                                               0x9CAD
#define P9C_AE_MN_N_VID_L                                                                                               0x9CAE
#define P9C_AF_MVID_AUTO_H                                                                                              0x9CAF
#define P9C_B0_MVID_AUTO_M                                                                                              0x9CB0
#define P9C_B1_MVID_AUTO_L                                                                                              0x9CB1
#define P9C_B2_NVID_ASYNC_M                                                                                             0x9CB2
#define P9C_B3_NVID_ASYNC_L                                                                                             0x9CB3
#define P9C_B4_MSA_CTRL                                                                                                 0x9CB4
#define P9C_B5_MSA_MISC0                                                                                                0x9CB5
#define P9C_B6_MN_STRM_ATTR_MISC1                                                                                       0x9CB6
#define P9C_B7_MN_STRM_ATTR_HTT_M                                                                                       0x9CB7
#define P9C_B8_MN_STRM_ATTR_HTT_L                                                                                       0x9CB8
#define P9C_B9_MN_STRM_ATTR_HST_M                                                                                       0x9CB9
#define P9C_BA_MN_STRM_ATTR_HST_L                                                                                       0x9CBA
#define P9C_BB_MN_STRM_ATTR_HWD_M                                                                                       0x9CBB
#define P9C_BC_MN_STRM_ATTR_HWD_L                                                                                       0x9CBC
#define P9C_BD_MN_STRM_ATTR_HSW_M                                                                                       0x9CBD
#define P9C_BE_MN_STRM_ATTR_HSW_L                                                                                       0x9CBE
#define P9C_BF_MN_STRM_ATTR_VTTE_M                                                                                      0x9CBF
#define P9C_C0_MN_STRM_ATTR_VTTE_L                                                                                      0x9CC0
#define P9C_C1_MN_STRM_ATTR_VST_M                                                                                       0x9CC1
#define P9C_C2_MN_STRM_ATTR_VST_L                                                                                       0x9CC2
#define P9C_C3_MN_STRM_ATTR_VHT_M                                                                                       0x9CC3
#define P9C_C4_MN_STRM_ATTR_VHT_L                                                                                       0x9CC4
#define P9C_C5_MN_STRM_ATTR_VSW_M                                                                                       0x9CC5
#define P9C_C6_MN_STRM_ATTR_VSW_L                                                                                       0x9CC6
#define P9C_C7_VBID                                                                                                     0x9CC7
#define P9C_C8_VBID_FW_CTL                                                                                              0x9CC8
#define P9C_C9_ARBITER_CTRL                                                                                             0x9CC9
#define P9C_CA_V_DATA_PER_LINE0                                                                                         0x9CCA
#define P9C_CB_V_DATA_PER_LINE1                                                                                         0x9CCB
#define P9C_CC_TU_SIZE                                                                                                  0x9CCC
#define P9C_CD_TU_DATA_SIZE0                                                                                            0x9CCD
#define P9C_CE_TU_DATA_SIZE1                                                                                            0x9CCE
#define P9C_CF_HDEALY0                                                                                                  0x9CCF
#define P9C_D0_HDEALY1                                                                                                  0x9CD0
#define P9C_D1_AUTO_HDEALY0                                                                                             0x9CD1
#define P9C_D2_AUTO_HDEALY1                                                                                             0x9CD2
#define P9C_D3_LFIFO_WL_SET                                                                                             0x9CD3
#define P9C_D4_ARBITER_SEC_END_CNT_HB                                                                                   0x9CD4
#define P9C_D5_ARBITER_SEC_END_CNT_LB                                                                                   0x9CD5
#define P9C_D6_ARBITER_DEBUG                                                                                            0x9CD6
#define P9C_D7_DPTX_CTSFIFO_CTRL                                                                                        0x9CD7
#define P9C_D8_DPTX_CTSFIFO_RSV1                                                                                        0x9CD8
#define P9C_D9_DPTX_TOP_CTL                                                                                             0x9CD9
#define P9C_DA_DPTX_TOP_RSV1                                                                                            0x9CDA
#define P9C_DB_DPTX_TOP_RSV2                                                                                            0x9CDB
#define P9C_DC_ARBITER_MIN_H_BLANK_WIDTH_HB                                                                             0x9CDC
#define P9C_DD_ARBITER_MIN_H_BLANK_WIDTH_LB                                                                             0x9CDD
#define P9C_DE_ARBITER_INTERRUPT_CTRL                                                                                   0x9CDE
#define P9C_DF_VESA_FMT_REGEN                                                                                           0x9CDF
#define P9C_E0_DPTX_CLK_GEN                                                                                             0x9CE0
#define P9C_E1_PG_MBIST_CTRL                                                                                            0x9CE1
#define P9C_E2_PG_DRF_MBIST_CTRL                                                                                        0x9CE2
#define P9C_E3_PG_SRAM_RM_CTRL                                                                                          0x9CE3
#define P9C_F0_DPTX_TOP_RSV3                                                                                            0x9CF0
#define P9C_F1_DPTX_TOP_RSV4                                                                                            0x9CF1
#define P9C_F2_DPTX_TOP_RSV5                                                                                            0x9CF2
#define P9C_F3_DPTX_TOP_RSV6                                                                                            0x9CF3
#define P9C_F4_DPTX_TOP_RSV7                                                                                            0x9CF4
#define P9C_F5_DPTX_TOP_RSV8                                                                                            0x9CF5
#define P9C_F6_DPTX_TOP_RSV9                                                                                            0x9CF6
#define P9C_F7_DPTX_TOP_RSV10                                                                                           0x9CF7


//--------------------------------------------------
// eDP 1.2 Tx1 AUX Analog PHY (Page 9D)
//--------------------------------------------------
#define P9D_60_DIG_TX_04                                                                                                0x9D60
#define P9D_61_AUX_1                                                                                                    0x9D61
#define P9D_62_AUX_2                                                                                                    0x9D62
#define P9D_63_AUX_3                                                                                                    0x9D63
#define P9D_64_AUX_4                                                                                                    0x9D64
#define P9D_65_AUX_5                                                                                                    0x9D65
#define P9D_66_AUX_6                                                                                                    0x9D66
#define P9D_67_DIG_TX_03                                                                                                0x9D67
#define P9D_68_AUX_7                                                                                                    0x9D68
#define P9D_69_AUX_REV_0                                                                                                0x9D69
#define P9D_6A_AUX_REV_1                                                                                                0x9D6A
#define P9D_6B_AUX_REV_2                                                                                                0x9D6B
#define P9D_6C_AUX_REV_3                                                                                                0x9D6C
#define P9D_6D_AUX_8                                                                                                    0x9D6D
#define P9D_6E_AUX_9                                                                                                    0x9D6E
#define P9D_6F_DIG_TX_02                                                                                                0x9D6F


//--------------------------------------------------
// eDP 1.2 Tx1 AUX MAC (Page 9D)
//--------------------------------------------------
#define P9D_A0_AUX_TX_CTRL                                                                                              0x9DA0
#define P9D_A1_AUX_TIMEOUT                                                                                              0x9DA1
#define P9D_A2_AUX_FSM_STATUS                                                                                           0x9DA2
#define P9D_A3_AUXTX_TRAN_CTRL                                                                                          0x9DA3
#define P9D_A4_AUXTX_REQ_CMD                                                                                            0x9DA4
#define P9D_A5_AUXTX_REQ_ADDR_M                                                                                         0x9DA5
#define P9D_A6_AUXTX_REQ_ADDR_L                                                                                         0x9DA6
#define P9D_A7_AUXTX_REQ_LEN                                                                                            0x9DA7
#define P9D_A8_AUXTX_REQ_DATA                                                                                           0x9DA8
#define P9D_A9_AUX_REPLY_CMD                                                                                            0x9DA9
#define P9D_AA_AUX_REPLY_DATA                                                                                           0x9DAA
#define P9D_AB_AUX_FIFO_CTRL                                                                                            0x9DAB
#define P9D_AC_AUX_TX_FIFO_STATUS                                                                                       0x9DAC
#define P9D_AD_AUX_FIFO_RD_PTR                                                                                          0x9DAD
#define P9D_AE_AUX_FIFO_WR_PTR                                                                                          0x9DAE
#define P9D_AF_AUX_RETRY_1                                                                                              0x9DAF
#define P9D_B0_AUX_RETRY_2                                                                                              0x9DB0
#define P9D_B1_AUX_IRQ_EVENT                                                                                            0x9DB1
#define P9D_B2_AUX_IRQ_EN                                                                                               0x9DB2


//--------------------------------------------------
// eDP 1.2 Tx1 AUX Digital PHY (Page 9D)
//--------------------------------------------------
#define P9D_F0_AUX_DIG_PHY2                                                                                             0x9DF0
#define P9D_F1_AUX_DIG_PHY3                                                                                             0x9DF1
#define P9D_F2_AUX_DIG_PHY4                                                                                             0x9DF2
#define P9D_F3_AUX_DIG_PHY5                                                                                             0x9DF3
#define P9D_F4_AUX_DIG_PHY6                                                                                             0x9DF4
#define P9D_F5_AUX_DIG_PHY7                                                                                             0x9DF5
#define P9D_F6_AUX_DIG_PHY8                                                                                             0x9DF6
#define P9D_F7_AUX_DIG_PHY9                                                                                             0x9DF7
#define P9D_F8_AUX_DEBUG                                                                                                0x9DF8


//--------------------------------------------------
// DP 1.2 Rx0 Digital MAC (Page B5)
//--------------------------------------------------
#define PB5_00_MAC_DIG_RESET_CTRL                                                                                       0xB500
#define PB5_01_STHD_CTRL_0                                                                                              0xB501
#define PB5_20_PG_CTRL_0                                                                                                0xB520
#define PB5_21_PG_CTRL_1                                                                                                0xB521
#define PB5_22_PG_CTRL_2                                                                                                0xB522
#define PB5_23_PG_CTRL_3                                                                                                0xB523
#define PB5_24_RB422_YONLY                                                                                              0xB524
#define PB5_25_SRAM_BIST_0                                                                                              0xB525
#define PB5_26_SRAM_BIST_1                                                                                              0xB526
#define PB5_28_SRAM_RW_MARGIN                                                                                           0xB528
#define PB5_30_DPF_CTRL_0                                                                                               0xB530
#define PB5_31_DP_OUTPUT_CTRL                                                                                           0xB531
#define PB5_32_EVBLK2VS_H                                                                                               0xB532
#define PB5_33_EVBLK2VS_M                                                                                               0xB533
#define PB5_34_EVBLK2VS_L                                                                                               0xB534
#define PB5_35_OVBLK2VS_H                                                                                               0xB535
#define PB5_36_OVBLK2VS_M                                                                                               0xB536
#define PB5_37_OVBLK2VS_L                                                                                               0xB537
#define PB5_38_BS2HS_0                                                                                                  0xB538
#define PB5_39_BS2HS_1                                                                                                  0xB539
#define PB5_40_VS_FRONT_PORCH                                                                                           0xB540
#define PB5_41_MN_DPF_HTT_M                                                                                             0xB541
#define PB5_42_MN_DPF_HTT_L                                                                                             0xB542
#define PB5_43_MN_DPF_HST_M                                                                                             0xB543
#define PB5_44_MN_DPF_HST_L                                                                                             0xB544
#define PB5_45_MN_DPF_HWD_M                                                                                             0xB545
#define PB5_46_MN_DPF_HWD_L                                                                                             0xB546
#define PB5_47_MN_DPF_HSW_M                                                                                             0xB547
#define PB5_48_MN_DPF_HSW_L                                                                                             0xB548
#define PB5_49_MN_DPF_VTT_M                                                                                             0xB549
#define PB5_4A_MN_DPF_VTT_L                                                                                             0xB54A
#define PB5_4B_MN_DPF_VST_M                                                                                             0xB54B
#define PB5_4C_MN_DPF_VST_L                                                                                             0xB54C
#define PB5_4D_MN_DPF_VHT_M                                                                                             0xB54D
#define PB5_4E_MN_DPF_VHT_L                                                                                             0xB54E
#define PB5_4F_MN_DPF_VSW_M                                                                                             0xB54F
#define PB5_50_MN_DPF_VSW_L                                                                                             0xB550
#define PB5_51_MN_DPF_BG_MODE_SEL                                                                                       0xB551
#define PB5_57_INTERLACE_MODE_CONFIG                                                                                    0xB557
#define PB5_58_MN_MEAS_CTRL                                                                                             0xB558
#define PB5_59_MN_MEAS_VLN_M                                                                                            0xB559
#define PB5_5A_MN_MEAS_VLN_L                                                                                            0xB55A
#define PB5_5B_MN_MEAS_HLN_M                                                                                            0xB55B
#define PB5_5C_MN_MEAS_HLN_L                                                                                            0xB55C
#define PB5_5D_VHEIGHT_MSB                                                                                              0xB55D
#define PB5_5E_VHEIGHT_LSB                                                                                              0xB55E
#define PB5_5F_VBLANK_MSB                                                                                               0xB55F
#define PB5_60_VBLANK_LSB                                                                                               0xB560
#define PB5_61_HBLANK_MSB                                                                                               0xB561
#define PB5_62_HBLANK_LSB                                                                                               0xB562
#define PB5_70_DP_CRC_CTRL                                                                                              0xB570
#define PB5_71_DP_CRC_R_M                                                                                               0xB571
#define PB5_72_DP_CRC_R_L                                                                                               0xB572
#define PB5_73_DP_CRC_G_M                                                                                               0xB573
#define PB5_74_DP_CRC_G_L                                                                                               0xB574
#define PB5_75_DP_CRC_B_M                                                                                               0xB575
#define PB5_76_DP_CRC_B_L                                                                                               0xB576
#define PB5_77_DP_CRC_CB_M                                                                                              0xB577
#define PB5_78_DP_CRC_CB_L                                                                                              0xB578
#define PB5_80_TEST0                                                                                                    0xB580
#define PB5_81_TEST1                                                                                                    0xB581
#define PB5_82_CPMODE                                                                                                   0xB582
#define PB5_90_DP_RSV0                                                                                                  0xB590
#define PB5_91_DP_RSV1                                                                                                  0xB591
#define PB5_92_DP_RSV2                                                                                                  0xB592
#define PB5_93_DP_RSV3                                                                                                  0xB593
#define PB5_94_DP_RSV4                                                                                                  0xB594
#define PB5_95_DP_HTT_DEONLY_MINUS                                                                                      0xB595


//--------------------------------------------------
// DP 1.2 Rx0 Digital MAC PLL (Page B5)
//--------------------------------------------------
#define PB5_A0_PLL_WD_0                                                                                                 0xB5A0
#define PB5_A1_PLL_WD_1                                                                                                 0xB5A1
#define PB5_A2_PLL_OUT_CONTROL                                                                                          0xB5A2
#define PB5_A3_PLL_IN_CONTROL                                                                                           0xB5A3
#define PB5_A4_M2PLL_DIVIDER0                                                                                           0xB5A4
#define PB5_A5_M2PLL_DIVIDER1                                                                                           0xB5A5
#define PB5_A6_M2PLL_0                                                                                                  0xB5A6
#define PB5_A7_M2PLL_1                                                                                                  0xB5A7
#define PB5_A8_M2PLL_CONTROL                                                                                            0xB5A8
#define PB5_A9_M2PLL_LDO                                                                                                0xB5A9
#define PB5_AA_M2PLL_DUMMY                                                                                              0xB5AA
#define PB5_AB_M2PLL_TEST                                                                                               0xB5AB
#define PB5_AC_N_F_CODE_0                                                                                               0xB5AC
#define PB5_AD_N_F_CODE_1                                                                                               0xB5AD
#define PB5_AE_N_F_CODE_2                                                                                               0xB5AE
#define PB5_AF_N_F_CODE_3                                                                                               0xB5AF
#define PB5_B0_N_F_CODE_4                                                                                               0xB5B0
#define PB5_B1_N_F_MAX                                                                                                  0xB5B1
#define PB5_B2_N_F_MIN                                                                                                  0xB5B2
#define PB5_B3_N_F_REPORT0                                                                                              0xB5B3
#define PB5_B4_N_F_REPORT1                                                                                              0xB5B4
#define PB5_B5_N_F_REPORT2                                                                                              0xB5B5
#define PB5_B6_N_F_REPORT3                                                                                              0xB5B6
#define PB5_B7_SDM_0                                                                                                    0xB5B7
#define PB5_B8_PLL_DUMMY_0                                                                                              0xB5B8
#define PB5_B9_PLL_DUMMY_1                                                                                              0xB5B9


//--------------------------------------------------
// DP Rx0 Stream Clock Tracking (Page B5)
//--------------------------------------------------
#define PB5_C0_TRACKING_0                                                                                               0xB5C0
#define PB5_C5_TRACKING_5                                                                                               0xB5C5
#define PB5_C6_TRACKING_6                                                                                               0xB5C6
#define PB5_C7_TRACKING_7                                                                                               0xB5C7
#define PB5_C8_MN_PI_CODE_0                                                                                             0xB5C8
#define PB5_C9_MN_PI_CODE_1                                                                                             0xB5C9
#define PB5_CA_MN_PI_CODE_2                                                                                             0xB5CA
#define PB5_CB_MN_PI_CODE_3                                                                                             0xB5CB
#define PB5_CC_MN_PI_CODE_4                                                                                             0xB5CC
#define PB5_CD_MN_PI_CODE_5                                                                                             0xB5CD
#define PB5_CE_MN_PI_CODE_6                                                                                             0xB5CE
#define PB5_CF_MN_PI_CODE_7                                                                                             0xB5CF
#define PB5_D0_MN_PI_CODE_8                                                                                             0xB5D0
#define PB5_D1_MN_PI_CODE_9                                                                                             0xB5D1
#define PB5_D2_MN_PI_CODE_A                                                                                             0xB5D2
#define PB5_D3_MN_PI_CODE_B                                                                                             0xB5D3
#define PB5_D4_MN_PI_CODE_C                                                                                             0xB5D4
#define PB5_DA_MN_TRACKING_DIVS                                                                                         0xB5DA
#define PB5_DB_MN_TRACK_N_MSB                                                                                           0xB5DB
#define PB5_DC_MN_TRACK_N_LSB                                                                                           0xB5DC
#define PB5_E0_VS_TRACK_EN                                                                                              0xB5E0
#define PB5_E1_VS_TRACK_MODE                                                                                            0xB5E1
#define PB5_E2_VS_TRACK0                                                                                                0xB5E2
#define PB5_E3_VS_TRACK1                                                                                                0xB5E3
#define PB5_E4_VS_TRACK2                                                                                                0xB5E4
#define PB5_E5_VS_TRACK3                                                                                                0xB5E5
#define PB5_EA_HS_TRACKING_NEW_MODE1                                                                                    0xB5EA
#define PB5_EB_HS_TRACKING_NEW_MODE2                                                                                    0xB5EB
#define PB5_EC_VBID_MAN_MADE                                                                                            0xB5EC
#define PB5_ED_TRACKING_TEST                                                                                            0xB5ED
#define PB5_EE_P_CODE_SPREAD_0                                                                                          0xB5EE
#define PB5_EF_P_CODE_SPREAD_1                                                                                          0xB5EF
#define PB5_F0_P_CODE_SPREAD_2                                                                                          0xB5F0
#define PB5_F1_P_CODE_SPREAD_3                                                                                          0xB5F1
#define PB5_F2_DSC_HTT_0                                                                                                0xB5F2
#define PB5_F3_DSC_HTT_1                                                                                                0xB5F3
#define PB5_F4_DSC_VHT_0                                                                                                0xB5F4
#define PB5_F5_DSC_VHT_1                                                                                                0xB5F5


//--------------------------------------------------
// DP 1.2 Rx0 Video SEC Data (Page B6)
//--------------------------------------------------
#define PB6_00_MN_STRM_ATTR_CTRL                                                                                        0xB600
#define PB6_01_DP_VBID                                                                                                  0xB601
#define PB6_02_MN_STRM_ATTR_MISC                                                                                        0xB602
#define PB6_03_MN_STRM_ATTR_MISC1                                                                                       0xB603
#define PB6_07_RS_OUT_PERD                                                                                              0xB607
#define PB6_08_MSA_HTT_0                                                                                                0xB608
#define PB6_09_MSA_HTT_1                                                                                                0xB609
#define PB6_0A_MSA_HST_0                                                                                                0xB60A
#define PB6_0B_MSA_HST_1                                                                                                0xB60B
#define PB6_0C_MSA_HWD_0                                                                                                0xB60C
#define PB6_0D_MSA_HWD_1                                                                                                0xB60D
#define PB6_0E_MSA_HSW_0                                                                                                0xB60E
#define PB6_0F_MSA_HSW_1                                                                                                0xB60F
#define PB6_10_MSA_VTTE_0                                                                                               0xB610
#define PB6_11_MSA_VTTE_1                                                                                               0xB611
#define PB6_12_MSA_VTTO_0                                                                                               0xB612
#define PB6_13_MSA_VTTO_1                                                                                               0xB613
#define PB6_14_MSA_VST_0                                                                                                0xB614
#define PB6_15_MSA_VST_1                                                                                                0xB615
#define PB6_16_MSA_VHT_0                                                                                                0xB616
#define PB6_17_MSA_VHT_1                                                                                                0xB617
#define PB6_18_MSA_VSW_0                                                                                                0xB618
#define PB6_19_MSA_VSW_1                                                                                                0xB619
#define PB6_1A_MSA_MVID_0                                                                                               0xB61A
#define PB6_1B_MSA_MVID_1                                                                                               0xB61B
#define PB6_1C_MSA_MVID_2                                                                                               0xB61C
#define PB6_1D_MSA_NVID_0                                                                                               0xB61D
#define PB6_1E_MSA_NVID_1                                                                                               0xB61E
#define PB6_1F_MSA_NVID_2                                                                                               0xB61F
#define PB6_20_MSA_MAUD_0                                                                                               0xB620
#define PB6_21_MSA_MAUD_1                                                                                               0xB621
#define PB6_22_MSA_MAUD_2                                                                                               0xB622
#define PB6_23_MSA_NAUD_0                                                                                               0xB623
#define PB6_24_MSA_NAUD_1                                                                                               0xB624
#define PB6_25_MSA_NAUD_2                                                                                               0xB625
#define PB6_26_DP_AUD_CH_STATUS0                                                                                        0xB626
#define PB6_27_DP_AUD_CH_STATUS1                                                                                        0xB627
#define PB6_28_DP_AUD_CH_STATUS2                                                                                        0xB628
#define PB6_29_DP_AUD_CH_STATUS3                                                                                        0xB629
#define PB6_2A_DP_AUD_CH_STATUS4                                                                                        0xB62A
#define PB6_2B_MN_RS_DEC_CTRL                                                                                           0xB62B
#define PB6_30_DP_INFO_FM_ADR                                                                                           0xB630
#define PB6_31_DP_INFO_FM_DAT                                                                                           0xB631
#define PB6_32_DP_INFO_VAR_EN_M                                                                                         0xB632
#define PB6_33_DP_INFO_VAR_EN_L                                                                                         0xB633
#define PB6_34_DP_INFO_VAR_ST_M                                                                                         0xB634
#define PB6_35_DP_INFO_VAR_ST_L                                                                                         0xB635
#define PB6_36_DP_GLB_STATUS                                                                                            0xB636
#define PB6_37_DP_AVWD_CTRL                                                                                             0xB637
#define PB6_38_DP_VWD_CTRL                                                                                              0xB638
#define PB6_39_DP_AWD_CTRL                                                                                              0xB639
#define PB6_3A_DP_IRQ_CTRL0                                                                                             0xB63A
#define PB6_3B_DP_IRQ_CTRL1                                                                                             0xB63B
#define PB6_3C_DP_INFO_RST                                                                                              0xB63C
#define PB6_40_VSC0                                                                                                     0xB640
#define PB6_41_VSC1                                                                                                     0xB641
#define PB6_42_VSC2                                                                                                     0xB642
#define PB6_43_VSC3                                                                                                     0xB643
#define PB6_44_VSC4                                                                                                     0xB644
#define PB6_45_VSC5                                                                                                     0xB645
#define PB6_46_VSC6                                                                                                     0xB646
#define PB6_47_VSC7                                                                                                     0xB647
#define PB6_48_VSC8                                                                                                     0xB648
#define PB6_49_VSC9                                                                                                     0xB649
#define PB6_4D_DP_LR_SEL                                                                                                0xB64D
#define PB6_4E_SRAM_BIST_0                                                                                              0xB64E
#define PB6_4F_SRAM_BIST_1                                                                                              0xB64F
#define PB6_7F_DUMMY_7F                                                                                                 0xB67F
#define PB6_D8_DP_SDP_RSV0_ADR                                                                                          0xB6D8
#define PB6_D9_DP_SDP_RSV0_DAT                                                                                          0xB6D9
#define PB6_E0_DP_SDP_RSV0_MAT_HB1                                                                                      0xB6E0
#define PB6_E1_DP_SDP_RSV0_MAT_HB3                                                                                      0xB6E1
#define PB6_E2_DP_SDP_RSV0_HB3                                                                                          0xB6E2
#define PB6_E3_DP_SDP_RSV0_CTRL                                                                                         0xB6E3
#define PB6_E4_DP_SDP_RSV1_MAT_HB1                                                                                      0xB6E4
#define PB6_E5_DP_SDP_RSV1_MAT_HB3                                                                                      0xB6E5
#define PB6_E6_DP_SDP_RSV1_HB3                                                                                          0xB6E6
#define PB6_E7_DP_SDP_RSV1_CTRL                                                                                         0xB6E7
#define PB6_E8_DP_SDP_RSV1_ADR                                                                                          0xB6E8
#define PB6_E9_DP_SDP_RSV1_DAT                                                                                          0xB6E9
#define PB6_EA_DP_SDP_RSV2_MAT_HB1                                                                                      0xB6EA
#define PB6_EB_DP_SDP_RSV2_MAT_HB3                                                                                      0xB6EB
#define PB6_EC_DP_SDP_RSV2_HB3                                                                                          0xB6EC
#define PB6_ED_DP_SDP_RSV2_CTRL                                                                                         0xB6ED
#define PB6_EE_DP_SDP_RSV2_ADR                                                                                          0xB6EE
#define PB6_EF_DP_SDP_RSV2_DAT                                                                                          0xB6EF


//--------------------------------------------------
// DP 1.2 Rx0 Audio SEC DATA (Page B6)
//--------------------------------------------------
#define PB6_50_AUD_FREQUENY_DET_0                                                                                       0xB650
#define PB6_51_AUD_FREQUENY_DET_1                                                                                       0xB651
#define PB6_52_AUD_FREQUENY_TH_0                                                                                        0xB652
#define PB6_53_AUD_FREQUENY_TH_1                                                                                        0xB653
#define PB6_54_AUD_FREQUENY_TH_2                                                                                        0xB654
#define PB6_55_AUD_FREQUENY_TH_3                                                                                        0xB655
#define PB6_56_AUD_FREQUENY_TH_4                                                                                        0xB656
#define PB6_57_AUD_FREQUENY_TH_5                                                                                        0xB657
#define PB6_58_SCODE_0                                                                                                  0xB658
#define PB6_59_SCODE_1                                                                                                  0xB659
#define PB6_5A_SCODE_2                                                                                                  0xB65A
#define PB6_5B_DCODE_0                                                                                                  0xB65B
#define PB6_5C_DCODE_1                                                                                                  0xB65C
#define PB6_5D_DCODE_2                                                                                                  0xB65D
#define PB6_5E_DCODE_3                                                                                                  0xB65E
#define PB6_5F_DCODE_4                                                                                                  0xB65F
#define PB6_60_DCODE_5                                                                                                  0xB660
#define PB6_61_AUD_SAMPLE_CNT_0                                                                                         0xB661
#define PB6_62_AUD_SAMPLE_CNT_1                                                                                         0xB662
#define PB6_63_N_F_CODE_0                                                                                               0xB663
#define PB6_64_N_F_CODE_1                                                                                               0xB664
#define PB6_65_N_F_CODE_2                                                                                               0xB665
#define PB6_66_N_F_CODE_3                                                                                               0xB666
#define PB6_67_N_F_CODE_4                                                                                               0xB667
#define PB6_68_N_F_CODE_5                                                                                               0xB668
#define PB6_69_N_F_CODE_6                                                                                               0xB669
#define PB6_6A_N_F_CODE_7                                                                                               0xB66A
#define PB6_6B_N_F_CODE_8                                                                                               0xB66B
#define PB6_6C_AUD_DEPTH_ICODE_4                                                                                        0xB66C
#define PB6_6D_AUD_DEPTH_IGAIN_0                                                                                        0xB66D
#define PB6_6E_AUD_DEPTH_IGAIN_1                                                                                        0xB66E
#define PB6_70_AUD_BUFFER_CTRL_0                                                                                        0xB670
#define PB6_71_AUD_BUFFER_CTRL_1                                                                                        0xB671
#define PB6_72_AUD_BUFFER_CTRL_2                                                                                        0xB672
#define PB6_73_AUD_BUFFER_CTRL_3                                                                                        0xB673
#define PB6_74_AUD_FSM_CTRL_0                                                                                           0xB674
#define PB6_75_AUD_MAN_FSM_CTRL_1                                                                                       0xB675
#define PB6_76_DVC_CTRL                                                                                                 0xB676
#define PB6_77_DVC_VA                                                                                                   0xB677
#define PB6_78_DVC_WINDOW_CONTROL_0                                                                                     0xB678
#define PB6_79_DVC_WINDOW_CONTROL_1                                                                                     0xB679
#define PB6_7A_DVC_GAIN_READ_MSB                                                                                        0xB67A
#define PB6_7B_DVC_GAIN_READ_LSB                                                                                        0xB67B
#define PB6_7C_AUD_FSM_CTRL_1                                                                                           0xB67C
#define PB6_7D_AUD_FSM_CTRL_2                                                                                           0xB67D
#define PB6_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0xB67E
#define PB6_A9_SPDIF_TX_0                                                                                               0xB6A9
#define PB6_AD_CS_REGEN                                                                                                 0xB6AD
#define PB6_B0_DP_AUD_CTRL                                                                                              0xB6B0
#define PB6_B1_DP_AUD_ID                                                                                                0xB6B1
#define PB6_B2_DP_AUD_ID_DETECT                                                                                         0xB6B2
#define PB6_B3_DP_CHANNEL_EN                                                                                            0xB6B3
#define PB6_B4_DP_SEC_MISC                                                                                              0xB6B4
#define PB6_B5_DP_AUD_CRC                                                                                               0xB6B5
#define PB6_B6_DP_AUD_CRC_1                                                                                             0xB6B6
#define PB6_B7_TEST_PIN                                                                                                 0xB6B7
#define PB6_B8_DP_I2S_CTRL                                                                                              0xB6B8
#define PB6_B9_AUD_I2S_CRC_HB                                                                                           0xB6B9
#define PB6_BA_AUD_I2S_CRC_LB                                                                                           0xB6BA
#define PB6_BB_TO_DAC_CH_SEL                                                                                            0xB6BB
#define PB6_BD_DP_AUD_CH_SEL                                                                                            0xB6BD
#define PB6_F0_DP_AUD_CH12_CS                                                                                           0xB6F0
#define PB6_F1_AUD_VALID_STATUS                                                                                         0xB6F1
#define PB6_F2_SPDIF_CS_0                                                                                               0xB6F2
#define PB6_F3_SPDIF_CS_1                                                                                               0xB6F3
#define PB6_F4_SPDIF_CS_2                                                                                               0xB6F4
#define PB6_F5_SPDIF_CS_3                                                                                               0xB6F5
#define PB6_F6_SPDIF_CS_4                                                                                               0xB6F6
#define PB6_F7_SPDIF_CS_5                                                                                               0xB6F7
#define PB6_FC_DUMMY_0                                                                                                  0xB6FC
#define PB6_FD_DUMMY_1                                                                                                  0xB6FD
#define PB6_FE_DUMMY_2                                                                                                  0xB6FE
#define PB6_FF_DUMMY_3                                                                                                  0xB6FF


//--------------------------------------------------
// DP Rx0 Audio PLL (Page B6)
//--------------------------------------------------
#define PB6_80_AUD_PS_CTRL_0                                                                                            0xB680
#define PB6_81_MN_TRACKING_DIVS                                                                                         0xB681
#define PB6_82_AUD_BDRY_0                                                                                               0xB682
#define PB6_83_AUD_BDRY_1                                                                                               0xB683
#define PB6_84_AUD_BDRY_2                                                                                               0xB684
#define PB6_85_AUD_BDRY_3                                                                                               0xB685
#define PB6_86_AUD_BDRY_4                                                                                               0xB686
#define PB6_87_AUD_BDRY_5                                                                                               0xB687
#define PB6_88_AUD_BDRY_6                                                                                               0xB688
#define PB6_89_AUD_BDRY_7                                                                                               0xB689
#define PB6_8A_AUD_BDRY_8                                                                                               0xB68A
#define PB6_8B_AUD_BDRY_9                                                                                               0xB68B
#define PB6_8C_AUD_TRND_0                                                                                               0xB68C
#define PB6_8D_AUD_TRND_1                                                                                               0xB68D
#define PB6_8E_AUD_TRND_2                                                                                               0xB68E
#define PB6_8F_AUD_TRND_3                                                                                               0xB68F
#define PB6_90_AUD_TRND_4                                                                                               0xB690
#define PB6_91_AUD_TRND_5                                                                                               0xB691
#define PB6_92_AUD_TRND_6                                                                                               0xB692
#define PB6_93_AUD_TRND_7                                                                                               0xB693
#define PB6_94_AUD_TRND_8                                                                                               0xB694
#define PB6_95_AUD_TRND_9                                                                                               0xB695
#define PB6_96_AUD_TRND_10                                                                                              0xB696
#define PB6_97_AUD_TRND_11                                                                                              0xB697
#define PB6_98_AUD_TRND_12                                                                                              0xB698
#define PB6_99_P_CODE_SPREAD_0                                                                                          0xB699
#define PB6_9A_P_CODE_SPREAD_1                                                                                          0xB69A
#define PB6_9B_P_CODE_SPREAD_2                                                                                          0xB69B
#define PB6_9C_P_CODE_SPREAD_3                                                                                          0xB69C
#define PB6_9D_DUMMY_9D                                                                                                 0xB69D
#define PB6_A0_AUD_N_F_CODE_0                                                                                           0xB6A0
#define PB6_A1_AUD_N_F_CODE_1                                                                                           0xB6A1
#define PB6_A2_AUD_N_F_CODE_2                                                                                           0xB6A2
#define PB6_A3_AUD_N_F_CODE_3                                                                                           0xB6A3
#define PB6_A4_N_F_MAX                                                                                                  0xB6A4
#define PB6_A5_N_F_MIN                                                                                                  0xB6A5
#define PB6_A6_N_F_REPORT0                                                                                              0xB6A6
#define PB6_A7_N_F_REPORT1                                                                                              0xB6A7
#define PB6_A8_N_F_REPORT2                                                                                              0xB6A8
#define PB6_C0_AUD_BDRY_NEW_MODE_0                                                                                      0xB6C0
#define PB6_C1_AUD_BDRY_NEW_MODE_1                                                                                      0xB6C1
#define PB6_C2_AUD_BDRY_NEW_MODE_2                                                                                      0xB6C2
#define PB6_C3_AUD_BDRY_NEW_MODE_3                                                                                      0xB6C3
#define PB6_D0_PLL_WD_0                                                                                                 0xB6D0
#define PB6_D1_PLL_WD_1                                                                                                 0xB6D1
#define PB6_D2_PLL_OUT_CONTROL                                                                                          0xB6D2
#define PB6_D3_PLL_IN_CONTROL                                                                                           0xB6D3
#define PB6_D4_AUDIO_PLL_DIVIDER0                                                                                       0xB6D4
#define PB6_D5_AUDIO_PLL_DIVIDER1                                                                                       0xB6D5
#define PB6_D6_AUDIO_PLL_0                                                                                              0xB6D6
#define PB6_D7_AUDIO_PLL_1                                                                                              0xB6D7
#define PB6_DA_AUDIO_PLL_DUMMY                                                                                          0xB6DA
#define PB6_DB_AUDIO_PLL_TEST                                                                                           0xB6DB
#define PB6_DC_AUD_BDRY_10                                                                                              0xB6DC
#define PB6_DE_AUD_BDRY_11                                                                                              0xB6DE


//--------------------------------------------------
// DP Rx0 AUX Analog PHY (Page B7)
//--------------------------------------------------
#define PB7_60_DIG_TX_04                                                                                                0xB760
#define PB7_61_AUX_1                                                                                                    0xB761
#define PB7_62_AUX_2                                                                                                    0xB762
#define PB7_63_AUX_3                                                                                                    0xB763
#define PB7_64_AUX_4                                                                                                    0xB764
#define PB7_65_AUX_5                                                                                                    0xB765
#define PB7_66_AUX_6                                                                                                    0xB766
#define PB7_67_DIG_TX_03                                                                                                0xB767
#define PB7_68_AUX_7                                                                                                    0xB768
#define PB7_69_AUX_REV_0                                                                                                0xB769
#define PB7_6A_AUX_REV_1                                                                                                0xB76A
#define PB7_6B_AUX_REV_2                                                                                                0xB76B
#define PB7_6C_AUX_REV_3                                                                                                0xB76C
#define PB7_6D_AUX_8                                                                                                    0xB76D
#define PB7_6E_AUX_9                                                                                                    0xB76E
#define PB7_6F_DIG_TX_02                                                                                                0xB76F


//--------------------------------------------------
// DP Rx0 AUX Digital PHY (Page B7)
//--------------------------------------------------
#define PB7_70_AUX_DIG_PHY0                                                                                             0xB770
#define PB7_71_AUX_DIG_PHY1                                                                                             0xB771
#define PB7_72_AUX_DIG_PHY2                                                                                             0xB772
#define PB7_73_AUX_DIG_PHY3                                                                                             0xB773
#define PB7_74_AUX_DIG_PHY4                                                                                             0xB774
#define PB7_75_AUX_DIG_PHY5                                                                                             0xB775
#define PB7_76_AUX_DIG_PHY6                                                                                             0xB776
#define PB7_77_AUX_DIG_PHY7                                                                                             0xB777
#define PB7_78_AUX_DIG_PHY8                                                                                             0xB778
#define PB7_79_AUX_DIG_PHY9                                                                                             0xB779
#define PB7_7A_AUX_DIG_PHYA                                                                                             0xB77A
#define PB7_7B_GDI_POWER_TIMER                                                                                          0xB77B
#define PB7_7C_GDI_POWER_FLAG                                                                                           0xB77C
#define PB7_7D_AUX_DELAY_TIMER                                                                                          0xB77D
#define PB7_7E_AUX_DELAY_FIFO                                                                                           0xB77E
#define PB7_7F_AUX_DEBUG                                                                                                0xB77F


//--------------------------------------------------
// DP Rx0 AUX MAC (Page B7)
//--------------------------------------------------
#define PB7_A1_AUX_RESERVE1                                                                                             0xB7A1
#define PB7_A2_AUX_TIMEOUT_TARGET                                                                                       0xB7A2
#define PB7_A5_AUX_HDCP_IRQ2                                                                                            0xB7A5
#define PB7_A6_AUX_IRQ_ADDR5_MSB                                                                                        0xB7A6
#define PB7_A7_AUX_IRQ_ADDR5_MSB1                                                                                       0xB7A7
#define PB7_A8_AUX_IRQ_ADDR5_LSB                                                                                        0xB7A8
#define PB7_A9_IIC_CTRL1_D7                                                                                             0xB7A9
#define PB7_AA_EDP_HDR_IRQ_EN                                                                                           0xB7AA
#define PB7_AB_EDP_HDR_IRQ_FLAG                                                                                         0xB7AB
#define PB7_AC_AUX_HDCP_IRQ3                                                                                            0xB7AC
#define PB7_AF_AUX_IRQ_ADDR_DEFER                                                                                       0xB7AF
#define PB7_B0_AUX_MAC_REF_CLK                                                                                          0xB7B0
#define PB7_B1_AUX_IRQ_ADDR4_MSB                                                                                        0xB7B1
#define PB7_B2_AUX_IRQ_ADDR4_MSB1                                                                                       0xB7B2
#define PB7_B3_AUX_IRQ_ADDR4_LSB                                                                                        0xB7B3
#define PB7_B4_AUX_IRQ_ADDR0_MSB                                                                                        0xB7B4
#define PB7_B5_AUX_IRQ_ADDR0_MSB1                                                                                       0xB7B5
#define PB7_B6_AUX_IRQ_ADDR0_LSB                                                                                        0xB7B6
#define PB7_B7_AUX_IRQ_ADDR1_MSB                                                                                        0xB7B7
#define PB7_B8_AUX_IRQ_ADDR1_MSB1                                                                                       0xB7B8
#define PB7_B9_AUX_IRQ_ADDR1_LSB                                                                                        0xB7B9
#define PB7_BA_AUX_IRQ_ADDR2_MSB                                                                                        0xB7BA
#define PB7_BB_AUX_IRQ_ADDR2_MSB1                                                                                       0xB7BB
#define PB7_BC_AUX_IRQ_ADDR2_LSB                                                                                        0xB7BC
#define PB7_BD_AUX_IRQ_ADDR3_MSB                                                                                        0xB7BD
#define PB7_BE_AUX_IRQ_ADDR3_MSB1                                                                                       0xB7BE
#define PB7_BF_AUX_IRQ_ADDR3_LSB                                                                                        0xB7BF
#define PB7_C0_DPCD_CTRL                                                                                                0xB7C0
#define PB7_C1_DPCD_ADDR_PORT_H                                                                                         0xB7C1
#define PB7_C2_DPCD_ADDR_PORT_M                                                                                         0xB7C2
#define PB7_C3_DPCD_ADDR_PORT_L                                                                                         0xB7C3
#define PB7_C4_DPCD_DATA_PORT                                                                                           0xB7C4
#define PB7_C6_AUX_PHY_DIG2                                                                                             0xB7C6
#define PB7_C7_TP1_OCCR                                                                                                 0xB7C7
#define PB7_CB_DPCD_CONFIG_CTRL                                                                                         0xB7CB
#define PB7_CC_DPCD_CONFIG_ADDR_FLAG                                                                                    0xB7CC
#define PB7_CD_DPCD_CONFIG_ADDR_H                                                                                       0xB7CD
#define PB7_CE_DPCD_CONFIG_ADDR_M                                                                                       0xB7CE
#define PB7_CF_DPCD_CONFIG_ADDR_L                                                                                       0xB7CF
#define PB7_D0_AUX_MODE_SET                                                                                             0xB7D0
#define PB7_D1_DP_IIC_SET                                                                                               0xB7D1
#define PB7_D2_AUX_RX_CMD                                                                                               0xB7D2
#define PB7_D3_AUX_RX_ADDR_M                                                                                            0xB7D3
#define PB7_D4_AUX_RX_ADDR_L                                                                                            0xB7D4
#define PB7_D5_AUX_RXLEN                                                                                                0xB7D5
#define PB7_D6_AUX_RX_DATA                                                                                              0xB7D6
#define PB7_D7_AUX_TX_CMD                                                                                               0xB7D7
#define PB7_D8_AUX_TX_LEN                                                                                               0xB7D8
#define PB7_D9_AUX_TX_DATA                                                                                              0xB7D9
#define PB7_DA_AUX_FIFO_RST                                                                                             0xB7DA
#define PB7_DB_AUX_STATUS                                                                                               0xB7DB
#define PB7_DC_AUX_IRQ_STATUS                                                                                           0xB7DC
#define PB7_DD_AUX_DPCD_IRQ                                                                                             0xB7DD
#define PB7_DE_AUX_DPCD_IRQ_EN                                                                                          0xB7DE
#define PB7_DF_AUX_IIC_MASTER_CTRL                                                                                      0xB7DF
#define PB7_E0_AUX_AUTO_NACK_EN                                                                                         0xB7E0
#define PB7_E1_AUX_AUTO_NACK1                                                                                           0xB7E1
#define PB7_E2_AUX_AUTO_NACK2                                                                                           0xB7E2
#define PB7_E3_AUX_AUTO_NACK3                                                                                           0xB7E3
#define PB7_E4_AUX_AUTO_NACK4                                                                                           0xB7E4
#define PB7_E5_AUX_AUTO_NACK5                                                                                           0xB7E5
#define PB7_E6_AUX_AUTO_NACK6                                                                                           0xB7E6
#define PB7_E7_AUX_AUTO_NACK7                                                                                           0xB7E7
#define PB7_E8_AUX_AUTO_NACK8                                                                                           0xB7E8
#define PB7_E9_AUX_AUTO_NACK9                                                                                           0xB7E9
#define PB7_EA_AUX_AUTO_NACK10                                                                                          0xB7EA
#define PB7_EB_AUX_AUTO_NACK11                                                                                          0xB7EB
#define PB7_EC_AUX_AUTO_NACK12                                                                                          0xB7EC
#define PB7_EF_AUX_TX_TIMER_MANUAL                                                                                      0xB7EF
#define PB7_F0_AUX_TX_TIMER                                                                                             0xB7F0
#define PB7_F1_AUX_TX_TIMER_2                                                                                           0xB7F1
#define PB7_F2_IIC_DEBOUNCE                                                                                             0xB7F2
#define PB7_F3_IIC_SLAVE_ADD                                                                                            0xB7F3
#define PB7_F4_MCUIIC                                                                                                   0xB7F4
#define PB7_F5_MCUNA_MSB_1                                                                                              0xB7F5
#define PB7_F6_MCUNA_MSB_2                                                                                              0xB7F6
#define PB7_F7_DUMMY_1                                                                                                  0xB7F7
#define PB7_FA_DP0_IIC_AUX_RW_CONTROL                                                                                   0xB7FA
#define PB7_FB_DP0_MANUAL_DPCD_IRQ                                                                                      0xB7FB
#define PB7_FC_DP0_IIC_CK_PRD_BYPASS                                                                                    0xB7FC
#define PB7_FD_DP0_MANUAL_DPCD_IRQ_2                                                                                    0xB7FD
#define PB7_FE_DUMMY_2                                                                                                  0xB7FE
#define PB7_FF_TEST_FUNCTION                                                                                            0xB7FF


//--------------------------------------------------
// Audio ADC PLL DIGITAL (Page BF)
//--------------------------------------------------
#define PBF_A0_PLL_WD_0                                                                                                 0xBFA0
#define PBF_A1_PLL_WD_1                                                                                                 0xBFA1
#define PBF_B1_N_F_MAX                                                                                                  0xBFB1
#define PBF_B2_N_F_MIN                                                                                                  0xBFB2
#define PBF_B3_N_F_REPORT0                                                                                              0xBFB3
#define PBF_B4_N_F_REPORT1                                                                                              0xBFB4
#define PBF_B5_N_F_REPORT2                                                                                              0xBFB5
#define PBF_B6_N_F_REPORT3                                                                                              0xBFB6
#define PBF_B7_SDM_0                                                                                                    0xBFB7
#define PBF_B8_PLL_DUMMY_0                                                                                              0xBFB8
#define PBF_B9_PLL_DUMMY_1                                                                                              0xBFB9


//--------------------------------------------------
// Audio ADC PLL ANALOG (Page BF)
//--------------------------------------------------
#define PBF_A2_PLL_OUT_CONTROL                                                                                          0xBFA2
#define PBF_A3_PLL_IN_CONTROL                                                                                           0xBFA3
#define PBF_A4_M2PLL_DIVIDER0                                                                                           0xBFA4
#define PBF_A5_AUDIO_PLL_DIVIDER1                                                                                       0xBFA5
#define PBF_A6_AUDIO_PLL_0                                                                                              0xBFA6
#define PBF_A7_AUDIO_PLL_1                                                                                              0xBFA7
#define PBF_A8_AUDIO_PLL_CONTROL                                                                                        0xBFA8
#define PBF_A9_AUDIO_PLL_LDO                                                                                            0xBFA9
#define PBF_AA_AUDIO_PLL_DUMMY                                                                                          0xBFAA
#define PBF_AB_AUDIO_PLL_TEST                                                                                           0xBFAB
#define PBF_AC_N_F_CODE_0                                                                                               0xBFAC
#define PBF_AD_N_F_CODE_1                                                                                               0xBFAD
#define PBF_AE_N_F_CODE_2                                                                                               0xBFAE
#define PBF_AF_N_F_CODE_3                                                                                               0xBFAF
#define PBF_B0_N_F_CODE_4                                                                                               0xBFB0


//--------------------------------------------------
// Audio Power Control (Page C0)
//--------------------------------------------------
#define PC0_0A_AUDIO_POWER_CTRL                                                                                         0xC00A


//--------------------------------------------------
// M1 Scan FIFO Frequency (Page C0)
//--------------------------------------------------
#define PC0_0D_M1_SCAN_FIFO_CLOCK_SELECT                                                                                0xC00D

//****************************************************************************
// STRUCT / TYPE / ENUM DEFINITTIONS
//****************************************************************************


//****************************************************************************
// VARIABLE EXTERN
//****************************************************************************


//****************************************************************************
// FUNCTION EXTERN
//****************************************************************************
