#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1295c20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1264320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x126ba90 .functor NOT 1, L_0x12c1780, C4<0>, C4<0>, C4<0>;
L_0x12c0e90 .functor XOR 2, L_0x12c1470, L_0x12c1530, C4<00>, C4<00>;
L_0x12c1670 .functor XOR 2, L_0x12c0e90, L_0x12c15d0, C4<00>, C4<00>;
v0x12bdfa0_0 .net *"_ivl_10", 1 0, L_0x12c15d0;  1 drivers
v0x12be0a0_0 .net *"_ivl_12", 1 0, L_0x12c1670;  1 drivers
v0x12be180_0 .net *"_ivl_2", 1 0, L_0x12c13d0;  1 drivers
v0x12be240_0 .net *"_ivl_4", 1 0, L_0x12c1470;  1 drivers
v0x12be320_0 .net *"_ivl_6", 1 0, L_0x12c1530;  1 drivers
v0x12be450_0 .net *"_ivl_8", 1 0, L_0x12c0e90;  1 drivers
v0x12be530_0 .net "a", 0 0, v0x12bbfc0_0;  1 drivers
v0x12be5d0_0 .net "b", 0 0, v0x12bc060_0;  1 drivers
v0x12be670_0 .net "c", 0 0, v0x12bc100_0;  1 drivers
v0x12be710_0 .var "clk", 0 0;
v0x12be7b0_0 .net "d", 0 0, v0x12bc240_0;  1 drivers
v0x12be850_0 .net "out_pos_dut", 0 0, L_0x12c1240;  1 drivers
v0x12be8f0_0 .net "out_pos_ref", 0 0, L_0x12bff30;  1 drivers
v0x12be990_0 .net "out_sop_dut", 0 0, L_0x12c06e0;  1 drivers
v0x12bea30_0 .net "out_sop_ref", 0 0, L_0x1297130;  1 drivers
v0x12bead0_0 .var/2u "stats1", 223 0;
v0x12beb70_0 .var/2u "strobe", 0 0;
v0x12bed20_0 .net "tb_match", 0 0, L_0x12c1780;  1 drivers
v0x12bedf0_0 .net "tb_mismatch", 0 0, L_0x126ba90;  1 drivers
v0x12bee90_0 .net "wavedrom_enable", 0 0, v0x12bc510_0;  1 drivers
v0x12bef60_0 .net "wavedrom_title", 511 0, v0x12bc5b0_0;  1 drivers
L_0x12c13d0 .concat [ 1 1 0 0], L_0x12bff30, L_0x1297130;
L_0x12c1470 .concat [ 1 1 0 0], L_0x12bff30, L_0x1297130;
L_0x12c1530 .concat [ 1 1 0 0], L_0x12c1240, L_0x12c06e0;
L_0x12c15d0 .concat [ 1 1 0 0], L_0x12bff30, L_0x1297130;
L_0x12c1780 .cmp/eeq 2, L_0x12c13d0, L_0x12c1670;
S_0x12687c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1264320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x126be70 .functor AND 1, v0x12bc100_0, v0x12bc240_0, C4<1>, C4<1>;
L_0x126c250 .functor NOT 1, v0x12bbfc0_0, C4<0>, C4<0>, C4<0>;
L_0x126c630 .functor NOT 1, v0x12bc060_0, C4<0>, C4<0>, C4<0>;
L_0x126c8b0 .functor AND 1, L_0x126c250, L_0x126c630, C4<1>, C4<1>;
L_0x1283ab0 .functor AND 1, L_0x126c8b0, v0x12bc100_0, C4<1>, C4<1>;
L_0x1297130 .functor OR 1, L_0x126be70, L_0x1283ab0, C4<0>, C4<0>;
L_0x12bf3b0 .functor NOT 1, v0x12bc060_0, C4<0>, C4<0>, C4<0>;
L_0x12bf420 .functor OR 1, L_0x12bf3b0, v0x12bc240_0, C4<0>, C4<0>;
L_0x12bf530 .functor AND 1, v0x12bc100_0, L_0x12bf420, C4<1>, C4<1>;
L_0x12bf5f0 .functor NOT 1, v0x12bbfc0_0, C4<0>, C4<0>, C4<0>;
L_0x12bf6c0 .functor OR 1, L_0x12bf5f0, v0x12bc060_0, C4<0>, C4<0>;
L_0x12bf730 .functor AND 1, L_0x12bf530, L_0x12bf6c0, C4<1>, C4<1>;
L_0x12bf8b0 .functor NOT 1, v0x12bc060_0, C4<0>, C4<0>, C4<0>;
L_0x12bf920 .functor OR 1, L_0x12bf8b0, v0x12bc240_0, C4<0>, C4<0>;
L_0x12bf840 .functor AND 1, v0x12bc100_0, L_0x12bf920, C4<1>, C4<1>;
L_0x12bfab0 .functor NOT 1, v0x12bbfc0_0, C4<0>, C4<0>, C4<0>;
L_0x12bfbb0 .functor OR 1, L_0x12bfab0, v0x12bc240_0, C4<0>, C4<0>;
L_0x12bfc70 .functor AND 1, L_0x12bf840, L_0x12bfbb0, C4<1>, C4<1>;
L_0x12bfe20 .functor XNOR 1, L_0x12bf730, L_0x12bfc70, C4<0>, C4<0>;
v0x126b3c0_0 .net *"_ivl_0", 0 0, L_0x126be70;  1 drivers
v0x126b7c0_0 .net *"_ivl_12", 0 0, L_0x12bf3b0;  1 drivers
v0x126bba0_0 .net *"_ivl_14", 0 0, L_0x12bf420;  1 drivers
v0x126bf80_0 .net *"_ivl_16", 0 0, L_0x12bf530;  1 drivers
v0x126c360_0 .net *"_ivl_18", 0 0, L_0x12bf5f0;  1 drivers
v0x126c740_0 .net *"_ivl_2", 0 0, L_0x126c250;  1 drivers
v0x126c9c0_0 .net *"_ivl_20", 0 0, L_0x12bf6c0;  1 drivers
v0x12ba530_0 .net *"_ivl_24", 0 0, L_0x12bf8b0;  1 drivers
v0x12ba610_0 .net *"_ivl_26", 0 0, L_0x12bf920;  1 drivers
v0x12ba6f0_0 .net *"_ivl_28", 0 0, L_0x12bf840;  1 drivers
v0x12ba7d0_0 .net *"_ivl_30", 0 0, L_0x12bfab0;  1 drivers
v0x12ba8b0_0 .net *"_ivl_32", 0 0, L_0x12bfbb0;  1 drivers
v0x12ba990_0 .net *"_ivl_36", 0 0, L_0x12bfe20;  1 drivers
L_0x7f3555e43018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12baa50_0 .net *"_ivl_38", 0 0, L_0x7f3555e43018;  1 drivers
v0x12bab30_0 .net *"_ivl_4", 0 0, L_0x126c630;  1 drivers
v0x12bac10_0 .net *"_ivl_6", 0 0, L_0x126c8b0;  1 drivers
v0x12bacf0_0 .net *"_ivl_8", 0 0, L_0x1283ab0;  1 drivers
v0x12badd0_0 .net "a", 0 0, v0x12bbfc0_0;  alias, 1 drivers
v0x12bae90_0 .net "b", 0 0, v0x12bc060_0;  alias, 1 drivers
v0x12baf50_0 .net "c", 0 0, v0x12bc100_0;  alias, 1 drivers
v0x12bb010_0 .net "d", 0 0, v0x12bc240_0;  alias, 1 drivers
v0x12bb0d0_0 .net "out_pos", 0 0, L_0x12bff30;  alias, 1 drivers
v0x12bb190_0 .net "out_sop", 0 0, L_0x1297130;  alias, 1 drivers
v0x12bb250_0 .net "pos0", 0 0, L_0x12bf730;  1 drivers
v0x12bb310_0 .net "pos1", 0 0, L_0x12bfc70;  1 drivers
L_0x12bff30 .functor MUXZ 1, L_0x7f3555e43018, L_0x12bf730, L_0x12bfe20, C4<>;
S_0x12bb490 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1264320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12bbfc0_0 .var "a", 0 0;
v0x12bc060_0 .var "b", 0 0;
v0x12bc100_0 .var "c", 0 0;
v0x12bc1a0_0 .net "clk", 0 0, v0x12be710_0;  1 drivers
v0x12bc240_0 .var "d", 0 0;
v0x12bc330_0 .var/2u "fail", 0 0;
v0x12bc3d0_0 .var/2u "fail1", 0 0;
v0x12bc470_0 .net "tb_match", 0 0, L_0x12c1780;  alias, 1 drivers
v0x12bc510_0 .var "wavedrom_enable", 0 0;
v0x12bc5b0_0 .var "wavedrom_title", 511 0;
E_0x1277370/0 .event negedge, v0x12bc1a0_0;
E_0x1277370/1 .event posedge, v0x12bc1a0_0;
E_0x1277370 .event/or E_0x1277370/0, E_0x1277370/1;
S_0x12bb7c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12bb490;
 .timescale -12 -12;
v0x12bba00_0 .var/2s "i", 31 0;
E_0x1277210 .event posedge, v0x12bc1a0_0;
S_0x12bbb00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12bb490;
 .timescale -12 -12;
v0x12bbd00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12bbde0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12bb490;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12bc790 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1264320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12c00e0 .functor AND 1, v0x12bc100_0, v0x12bc240_0, C4<1>, C4<1>;
L_0x12c0390 .functor AND 1, v0x12bbfc0_0, v0x12bc060_0, C4<1>, C4<1>;
L_0x12c0530 .functor AND 1, L_0x12c0390, v0x12bc100_0, C4<1>, C4<1>;
L_0x12c05f0 .functor NOT 1, L_0x12c0530, C4<0>, C4<0>, C4<0>;
L_0x12c06e0 .functor OR 1, L_0x12c00e0, L_0x12c05f0, C4<0>, C4<0>;
L_0x12c0840 .functor NOT 1, v0x12bc060_0, C4<0>, C4<0>, C4<0>;
L_0x12c08f0 .functor OR 1, L_0x12c0840, v0x12bc240_0, C4<0>, C4<0>;
L_0x12c09b0 .functor AND 1, v0x12bc100_0, L_0x12c08f0, C4<1>, C4<1>;
L_0x12c0ac0 .functor NOT 1, v0x12bbfc0_0, C4<0>, C4<0>, C4<0>;
L_0x12c0c40 .functor OR 1, L_0x12c0ac0, v0x12bc060_0, C4<0>, C4<0>;
L_0x12c0d60 .functor AND 1, L_0x12c09b0, L_0x12c0c40, C4<1>, C4<1>;
L_0x12c0e20 .functor NOT 1, v0x12bbfc0_0, C4<0>, C4<0>, C4<0>;
L_0x12c0f00 .functor OR 1, L_0x12c0e20, v0x12bc240_0, C4<0>, C4<0>;
L_0x12c0fc0 .functor AND 1, v0x12bc100_0, L_0x12c0f00, C4<1>, C4<1>;
v0x12bc950_0 .net *"_ivl_10", 0 0, L_0x12c0840;  1 drivers
v0x12bca30_0 .net *"_ivl_12", 0 0, L_0x12c08f0;  1 drivers
v0x12bcb10_0 .net *"_ivl_14", 0 0, L_0x12c09b0;  1 drivers
v0x12bcc00_0 .net *"_ivl_16", 0 0, L_0x12c0ac0;  1 drivers
v0x12bcce0_0 .net *"_ivl_18", 0 0, L_0x12c0c40;  1 drivers
v0x12bce10_0 .net *"_ivl_2", 0 0, L_0x12c0390;  1 drivers
v0x12bcef0_0 .net *"_ivl_22", 0 0, L_0x12c0e20;  1 drivers
v0x12bcfd0_0 .net *"_ivl_24", 0 0, L_0x12c0f00;  1 drivers
v0x12bd0b0_0 .net *"_ivl_28", 0 0, L_0x12c1100;  1 drivers
L_0x7f3555e43060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12bd200_0 .net *"_ivl_30", 0 0, L_0x7f3555e43060;  1 drivers
v0x12bd2e0_0 .net *"_ivl_4", 0 0, L_0x12c0530;  1 drivers
v0x12bd3c0_0 .net "a", 0 0, v0x12bbfc0_0;  alias, 1 drivers
v0x12bd460_0 .net "b", 0 0, v0x12bc060_0;  alias, 1 drivers
v0x12bd550_0 .net "c", 0 0, v0x12bc100_0;  alias, 1 drivers
v0x12bd640_0 .net "d", 0 0, v0x12bc240_0;  alias, 1 drivers
v0x12bd730_0 .net "out_pos", 0 0, L_0x12c1240;  alias, 1 drivers
v0x12bd7f0_0 .net "out_sop", 0 0, L_0x12c06e0;  alias, 1 drivers
v0x12bd9c0_0 .net "pos0", 0 0, L_0x12c0d60;  1 drivers
v0x12bda80_0 .net "pos1", 0 0, L_0x12c0fc0;  1 drivers
v0x12bdb40_0 .net "sop1", 0 0, L_0x12c00e0;  1 drivers
v0x12bdc00_0 .net "sop2", 0 0, L_0x12c05f0;  1 drivers
L_0x12c1100 .cmp/eeq 1, L_0x12c0d60, L_0x12c0fc0;
L_0x12c1240 .functor MUXZ 1, L_0x7f3555e43060, L_0x12c0d60, L_0x12c1100, C4<>;
S_0x12bdd80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1264320;
 .timescale -12 -12;
E_0x12609f0 .event anyedge, v0x12beb70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12beb70_0;
    %nor/r;
    %assign/vec4 v0x12beb70_0, 0;
    %wait E_0x12609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12bb490;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bc3d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12bb490;
T_4 ;
    %wait E_0x1277370;
    %load/vec4 v0x12bc470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bc330_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12bb490;
T_5 ;
    %wait E_0x1277210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %wait E_0x1277210;
    %load/vec4 v0x12bc330_0;
    %store/vec4 v0x12bc3d0_0, 0, 1;
    %fork t_1, S_0x12bb7c0;
    %jmp t_0;
    .scope S_0x12bb7c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12bba00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12bba00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1277210;
    %load/vec4 v0x12bba00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bba00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12bba00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12bb490;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1277370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12bc240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bc060_0, 0;
    %assign/vec4 v0x12bbfc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12bc330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12bc3d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1264320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12beb70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1264320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12be710_0;
    %inv;
    %store/vec4 v0x12be710_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1264320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12bc1a0_0, v0x12bedf0_0, v0x12be530_0, v0x12be5d0_0, v0x12be670_0, v0x12be7b0_0, v0x12bea30_0, v0x12be990_0, v0x12be8f0_0, v0x12be850_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1264320;
T_9 ;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1264320;
T_10 ;
    %wait E_0x1277370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bead0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
    %load/vec4 v0x12bed20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bead0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12bea30_0;
    %load/vec4 v0x12bea30_0;
    %load/vec4 v0x12be990_0;
    %xor;
    %load/vec4 v0x12bea30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12be8f0_0;
    %load/vec4 v0x12be8f0_0;
    %load/vec4 v0x12be850_0;
    %xor;
    %load/vec4 v0x12be8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12bead0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bead0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response33/top_module.sv";
