- 教授 : 王廷基 
- 課程代碼 : 11320CS613500
- 課程名稱 : VLSI實體設計自動化VLSI Physical Design Automation

## HW01
- Familiar with P&R Tool
- [Problem](./Homework/HW01/CS6135_HW1_spec.pdf)
- [Report](./Homework/HW01/CS6135_HW1_X1136010/CS6135_HW1_X1136010_report.pdf)

## HW02
- Two-way Min-cut Partitioning
- [Problem](./Homework/HW02/CS6135_HW2_spec.pdf)
- [Report](./Homework/HW02/CS6135_HW2_X1136010_report.pdf)
- [Code](./Homework/HW02/HW2/src/hw2.cpp)

## HW03
- Fixed-outline Slicing Floorplan Design
- [Problem](./Homework/HW03/CS6135_HW3_spec.pdf)
- [Report](./Homework/HW03/HW3/CS6135_HW3_X1136010_report.pdf)
- [Code](./Homework/HW03/HW3/src/hw3.cpp)

## HW04
- Analog Device Placement Considering Symmetry Constraints
- [Problem](./Homework/HW04/CS6135_HW4_spec.pdf)
- [Report](./Homework/HW04/HW4/CS6135_HW4_X1136010_report.pdf)
- [Code](./Homework/HW04/HW4/src/)

## HW05
- Placement Legalization
- [Problem](./Homework/HW05/CS6135_HW5_spec.pdf)
- [Report](./Homework/HW05/HW5/CS6135_HW5_X1136010_report.pdf)
- [Code](./Homework/HW05/HW5/src/main.cpp)