// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calc_stft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        signal_0_address0,
        signal_0_ce0,
        signal_0_q0,
        signal_1_address0,
        signal_1_ce0,
        signal_1_q0,
        signal_2_address0,
        signal_2_ce0,
        signal_2_q0,
        signal_3_address0,
        signal_3_ce0,
        signal_3_q0,
        signal_4_address0,
        signal_4_ce0,
        signal_4_q0,
        signal_5_address0,
        signal_5_ce0,
        signal_5_q0,
        signal_6_address0,
        signal_6_ce0,
        signal_6_q0,
        signal_7_address0,
        signal_7_ce0,
        signal_7_q0,
        spectrogram_0_address1,
        spectrogram_0_ce1,
        spectrogram_0_we1,
        spectrogram_0_d1,
        spectrogram_1_address1,
        spectrogram_1_ce1,
        spectrogram_1_we1,
        spectrogram_1_d1,
        spectrogram_2_address1,
        spectrogram_2_ce1,
        spectrogram_2_we1,
        spectrogram_2_d1,
        spectrogram_3_address1,
        spectrogram_3_ce1,
        spectrogram_3_we1,
        spectrogram_3_d1,
        cosines_0_address0,
        cosines_0_ce0,
        cosines_0_q0,
        cosines_1_address0,
        cosines_1_ce0,
        cosines_1_q0,
        cosines_2_address0,
        cosines_2_ce0,
        cosines_2_q0,
        cosines_3_address0,
        cosines_3_ce0,
        cosines_3_q0,
        cosines_4_address0,
        cosines_4_ce0,
        cosines_4_q0,
        cosines_5_address0,
        cosines_5_ce0,
        cosines_5_q0,
        cosines_6_address0,
        cosines_6_ce0,
        cosines_6_q0,
        cosines_7_address0,
        cosines_7_ce0,
        cosines_7_q0,
        cosines_8_address0,
        cosines_8_ce0,
        cosines_8_q0,
        cosines_9_address0,
        cosines_9_ce0,
        cosines_9_q0,
        cosines_10_address0,
        cosines_10_ce0,
        cosines_10_q0,
        cosines_11_address0,
        cosines_11_ce0,
        cosines_11_q0,
        cosines_12_address0,
        cosines_12_ce0,
        cosines_12_q0,
        cosines_13_address0,
        cosines_13_ce0,
        cosines_13_q0,
        cosines_14_address0,
        cosines_14_ce0,
        cosines_14_q0,
        cosines_15_address0,
        cosines_15_ce0,
        cosines_15_q0,
        cosines_16_address0,
        cosines_16_ce0,
        cosines_16_q0,
        cosines_17_address0,
        cosines_17_ce0,
        cosines_17_q0,
        cosines_18_address0,
        cosines_18_ce0,
        cosines_18_q0,
        cosines_19_address0,
        cosines_19_ce0,
        cosines_19_q0
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_pp0_stage0 = 15'd2;
parameter    ap_ST_fsm_state4 = 15'd4;
parameter    ap_ST_fsm_pp1_stage0 = 15'd8;
parameter    ap_ST_fsm_state10 = 15'd16;
parameter    ap_ST_fsm_pp2_stage0 = 15'd32;
parameter    ap_ST_fsm_state30 = 15'd64;
parameter    ap_ST_fsm_state31 = 15'd128;
parameter    ap_ST_fsm_pp3_stage0 = 15'd256;
parameter    ap_ST_fsm_state34 = 15'd512;
parameter    ap_ST_fsm_state35 = 15'd1024;
parameter    ap_ST_fsm_state36 = 15'd2048;
parameter    ap_ST_fsm_state37 = 15'd4096;
parameter    ap_ST_fsm_pp5_stage0 = 15'd8192;
parameter    ap_ST_fsm_state50 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] signal_0_address0;
output   signal_0_ce0;
input  [31:0] signal_0_q0;
output  [10:0] signal_1_address0;
output   signal_1_ce0;
input  [31:0] signal_1_q0;
output  [10:0] signal_2_address0;
output   signal_2_ce0;
input  [31:0] signal_2_q0;
output  [10:0] signal_3_address0;
output   signal_3_ce0;
input  [31:0] signal_3_q0;
output  [10:0] signal_4_address0;
output   signal_4_ce0;
input  [31:0] signal_4_q0;
output  [10:0] signal_5_address0;
output   signal_5_ce0;
input  [31:0] signal_5_q0;
output  [10:0] signal_6_address0;
output   signal_6_ce0;
input  [31:0] signal_6_q0;
output  [10:0] signal_7_address0;
output   signal_7_ce0;
input  [31:0] signal_7_q0;
output  [12:0] spectrogram_0_address1;
output   spectrogram_0_ce1;
output   spectrogram_0_we1;
output  [31:0] spectrogram_0_d1;
output  [12:0] spectrogram_1_address1;
output   spectrogram_1_ce1;
output   spectrogram_1_we1;
output  [31:0] spectrogram_1_d1;
output  [12:0] spectrogram_2_address1;
output   spectrogram_2_ce1;
output   spectrogram_2_we1;
output  [31:0] spectrogram_2_d1;
output  [12:0] spectrogram_3_address1;
output   spectrogram_3_ce1;
output   spectrogram_3_we1;
output  [31:0] spectrogram_3_d1;
output  [5:0] cosines_0_address0;
output   cosines_0_ce0;
input  [31:0] cosines_0_q0;
output  [5:0] cosines_1_address0;
output   cosines_1_ce0;
input  [31:0] cosines_1_q0;
output  [5:0] cosines_2_address0;
output   cosines_2_ce0;
input  [31:0] cosines_2_q0;
output  [5:0] cosines_3_address0;
output   cosines_3_ce0;
input  [31:0] cosines_3_q0;
output  [5:0] cosines_4_address0;
output   cosines_4_ce0;
input  [31:0] cosines_4_q0;
output  [5:0] cosines_5_address0;
output   cosines_5_ce0;
input  [31:0] cosines_5_q0;
output  [5:0] cosines_6_address0;
output   cosines_6_ce0;
input  [31:0] cosines_6_q0;
output  [5:0] cosines_7_address0;
output   cosines_7_ce0;
input  [31:0] cosines_7_q0;
output  [5:0] cosines_8_address0;
output   cosines_8_ce0;
input  [31:0] cosines_8_q0;
output  [5:0] cosines_9_address0;
output   cosines_9_ce0;
input  [31:0] cosines_9_q0;
output  [5:0] cosines_10_address0;
output   cosines_10_ce0;
input  [31:0] cosines_10_q0;
output  [5:0] cosines_11_address0;
output   cosines_11_ce0;
input  [31:0] cosines_11_q0;
output  [5:0] cosines_12_address0;
output   cosines_12_ce0;
input  [31:0] cosines_12_q0;
output  [5:0] cosines_13_address0;
output   cosines_13_ce0;
input  [31:0] cosines_13_q0;
output  [5:0] cosines_14_address0;
output   cosines_14_ce0;
input  [31:0] cosines_14_q0;
output  [5:0] cosines_15_address0;
output   cosines_15_ce0;
input  [31:0] cosines_15_q0;
output  [5:0] cosines_16_address0;
output   cosines_16_ce0;
input  [31:0] cosines_16_q0;
output  [5:0] cosines_17_address0;
output   cosines_17_ce0;
input  [31:0] cosines_17_q0;
output  [5:0] cosines_18_address0;
output   cosines_18_ce0;
input  [31:0] cosines_18_q0;
output  [5:0] cosines_19_address0;
output   cosines_19_ce0;
input  [31:0] cosines_19_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg signal_0_ce0;
reg signal_1_ce0;
reg signal_2_ce0;
reg signal_3_ce0;
reg signal_4_ce0;
reg signal_5_ce0;
reg signal_6_ce0;
reg signal_7_ce0;
reg spectrogram_0_ce1;
reg spectrogram_0_we1;
reg spectrogram_1_ce1;
reg spectrogram_1_we1;
reg spectrogram_2_ce1;
reg spectrogram_2_we1;
reg spectrogram_3_ce1;
reg spectrogram_3_we1;
reg cosines_0_ce0;
reg cosines_1_ce0;
reg cosines_2_ce0;
reg cosines_3_ce0;
reg cosines_4_ce0;
reg cosines_5_ce0;
reg cosines_6_ce0;
reg cosines_7_ce0;
reg cosines_8_ce0;
reg cosines_9_ce0;
reg cosines_10_ce0;
reg cosines_11_ce0;
reg cosines_12_ce0;
reg cosines_13_ce0;
reg cosines_14_ce0;
reg cosines_15_ce0;
reg cosines_16_ce0;
reg cosines_17_ce0;
reg cosines_18_ce0;
reg cosines_19_ce0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [14:0] indvar_flatten_reg_1139;
reg   [5:0] i_0_reg_1150;
reg   [9:0] j_0_reg_1161;
reg   [14:0] indvar_flatten11_reg_1172;
reg   [5:0] i1_0_reg_1183;
reg   [9:0] j2_0_reg_1194;
reg   [14:0] indvar_flatten23_reg_1205;
reg   [5:0] i3_0_reg_1216;
reg   [9:0] j4_0_reg_1227;
reg   [9:0] j6_0_reg_1249;
reg   [9:0] j8_0_reg_1271;
wire   [31:0] grp_fu_1306_p2;
reg   [31:0] reg_1314;
reg    ap_enable_reg_pp2_iter17;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_state13_pp2_stage0_iter2;
wire    ap_block_state14_pp2_stage0_iter3;
wire    ap_block_state15_pp2_stage0_iter4;
wire    ap_block_state16_pp2_stage0_iter5;
wire    ap_block_state17_pp2_stage0_iter6;
wire    ap_block_state18_pp2_stage0_iter7;
wire    ap_block_state19_pp2_stage0_iter8;
wire    ap_block_state20_pp2_stage0_iter9;
wire    ap_block_state21_pp2_stage0_iter10;
wire    ap_block_state22_pp2_stage0_iter11;
wire    ap_block_state23_pp2_stage0_iter12;
wire    ap_block_state24_pp2_stage0_iter13;
wire    ap_block_state25_pp2_stage0_iter14;
wire    ap_block_state26_pp2_stage0_iter15;
wire    ap_block_state27_pp2_stage0_iter16;
wire    ap_block_state28_pp2_stage0_iter17;
wire    ap_block_state29_pp2_stage0_iter18;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln55_reg_2264;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter16_reg;
wire    ap_block_state38_pp5_stage0_iter0;
wire    ap_block_state39_pp5_stage0_iter1;
wire    ap_block_state40_pp5_stage0_iter2;
wire    ap_block_state41_pp5_stage0_iter3;
wire    ap_block_state42_pp5_stage0_iter4;
wire    ap_block_state43_pp5_stage0_iter5;
wire    ap_block_state44_pp5_stage0_iter6;
wire    ap_block_state45_pp5_stage0_iter7;
wire    ap_block_state46_pp5_stage0_iter8;
wire    ap_block_state47_pp5_stage0_iter9;
wire    ap_block_state48_pp5_stage0_iter10;
wire    ap_block_state49_pp5_stage0_iter11;
wire    ap_block_pp5_stage0_11001;
reg    ap_enable_reg_pp5_iter5;
wire   [0:0] icmp_ln34_fu_1320_p2;
reg   [0:0] icmp_ln34_reg_2115;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [14:0] add_ln34_fu_1326_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] select_ln34_fu_1344_p3;
reg   [9:0] select_ln34_reg_2124;
wire   [5:0] select_ln34_1_fu_1352_p3;
reg   [5:0] select_ln34_1_reg_2129;
wire   [1:0] trunc_ln40_fu_1360_p1;
reg   [1:0] trunc_ln40_reg_2138;
reg   [7:0] tmp_89_reg_2142;
wire   [9:0] j_fu_1374_p2;
wire   [0:0] icmp_ln44_fu_1462_p2;
reg   [0:0] icmp_ln44_reg_2152;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
wire    ap_block_state8_pp1_stage0_iter3;
wire    ap_block_state9_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln44_reg_2152_pp1_iter1_reg;
reg   [0:0] icmp_ln44_reg_2152_pp1_iter2_reg;
reg   [0:0] icmp_ln44_reg_2152_pp1_iter3_reg;
wire   [14:0] add_ln44_fu_1468_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [9:0] select_ln50_fu_1486_p3;
reg   [9:0] select_ln50_reg_2161;
wire   [5:0] select_ln50_1_fu_1494_p3;
reg   [5:0] select_ln50_1_reg_2166;
wire   [1:0] trunc_ln50_fu_1502_p1;
reg   [1:0] trunc_ln50_reg_2174;
reg   [1:0] trunc_ln50_reg_2174_pp1_iter1_reg;
reg   [7:0] tmp_90_reg_2179;
wire   [9:0] j_4_fu_1516_p2;
wire   [15:0] add_ln50_2_fu_1574_p2;
reg   [15:0] add_ln50_2_reg_2189;
reg   [15:0] add_ln50_2_reg_2189_pp1_iter2_reg;
reg   [15:0] add_ln50_2_reg_2189_pp1_iter3_reg;
wire   [2:0] trunc_ln50_1_fu_1630_p1;
reg   [2:0] trunc_ln50_1_reg_2214;
wire   [31:0] tmp_39_fu_1659_p10;
reg   [31:0] tmp_39_reg_2259;
wire   [0:0] icmp_ln55_fu_1685_p2;
wire    ap_CS_fsm_pp2_stage0;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter1_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter2_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter3_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter4_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter5_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter6_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter7_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter8_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter9_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter10_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter11_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter12_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter13_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter14_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter15_reg;
reg   [0:0] icmp_ln55_reg_2264_pp2_iter17_reg;
wire   [14:0] add_ln55_fu_1691_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [9:0] select_ln62_fu_1709_p3;
reg   [9:0] select_ln62_reg_2273;
reg   [9:0] select_ln62_reg_2273_pp2_iter1_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter2_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter3_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter4_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter5_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter6_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter7_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter8_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter9_reg;
reg   [9:0] select_ln62_reg_2273_pp2_iter10_reg;
wire   [5:0] select_ln62_1_fu_1717_p3;
reg   [5:0] select_ln62_1_reg_2280;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter1_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter2_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter3_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter4_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter5_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter6_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter7_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter8_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter9_reg;
reg   [5:0] select_ln62_1_reg_2280_pp2_iter10_reg;
wire   [9:0] j_5_fu_1731_p2;
reg   [14:0] frames_addr_1_reg_2292;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter12_reg;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter13_reg;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter14_reg;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter15_reg;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter16_reg;
reg   [14:0] frames_addr_1_reg_2292_pp2_iter17_reg;
reg   [6:0] tmp_91_reg_2298;
wire   [31:0] frames_q0;
reg   [31:0] frames_load_reg_2403;
reg    ap_enable_reg_pp2_iter13;
wire   [31:0] tmp_40_fu_1822_p22;
reg   [31:0] tmp_40_reg_2408;
wire   [0:0] icmp_ln67_fu_1868_p2;
wire    ap_CS_fsm_state31;
wire   [5:0] i_14_fu_1874_p2;
reg   [5:0] i_14_reg_2417;
wire   [13:0] zext_ln97_6_fu_1896_p1;
reg   [13:0] zext_ln97_6_reg_2422;
wire   [13:0] add_ln97_fu_1900_p2;
reg   [13:0] add_ln97_reg_2427;
wire   [15:0] add_ln75_fu_1918_p2;
reg   [15:0] add_ln75_reg_2432;
wire   [0:0] icmp_ln72_fu_1924_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state32_pp3_stage0_iter0;
wire    ap_block_state33_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [9:0] j_6_fu_1930_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [1:0] trunc_ln75_fu_1950_p1;
reg   [1:0] trunc_ln75_reg_2451;
reg   [7:0] frames_temp_0_addr_reg_2455;
reg   [7:0] frames_temp_1_addr_reg_2460;
reg   [7:0] frames_temp_2_addr_reg_2465;
reg   [7:0] frames_temp_3_addr_reg_2470;
wire   [10:0] j_7_fu_2008_p2;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln80_fu_1976_p2;
wire   [0:0] icmp_ln94_fu_2014_p2;
wire    ap_CS_fsm_pp5_stage0;
wire   [9:0] j_8_fu_2020_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [1:0] trunc_ln97_fu_2026_p1;
reg   [1:0] trunc_ln97_reg_2495;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter1_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter2_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter3_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter4_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter5_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter6_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter7_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter8_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter9_reg;
reg   [1:0] trunc_ln97_reg_2495_pp5_iter10_reg;
wire   [7:0] lshr_ln2_fu_2030_p4;
reg   [7:0] lshr_ln2_reg_2500;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter1_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter2_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter3_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter4_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter5_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter6_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter7_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter8_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter9_reg;
reg   [7:0] lshr_ln2_reg_2500_pp5_iter10_reg;
wire   [31:0] tmp_41_fu_2055_p6;
reg   [31:0] tmp_41_reg_2545;
wire   [31:0] tmp_42_fu_2069_p6;
reg   [31:0] tmp_42_reg_2551;
wire   [31:0] grp_fu_1310_p2;
reg   [31:0] tmp_35_reg_2557;
wire   [31:0] grp_fu_1302_p2;
reg   [31:0] tmp_36_reg_2562;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
wire    ap_CS_fsm_state10;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state11;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter18;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state32;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state37;
wire    grp_kfft_fu_1282_ap_ready;
wire    grp_kfft_fu_1282_ap_done;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state38;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter3;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp5_iter6;
reg    ap_enable_reg_pp5_iter7;
reg    ap_enable_reg_pp5_iter8;
reg    ap_enable_reg_pp5_iter9;
reg    ap_enable_reg_pp5_iter10;
reg    ap_enable_reg_pp5_iter11;
wire   [12:0] indices_0_address0;
reg    indices_0_ce0;
wire   [13:0] indices_0_q0;
wire   [12:0] indices_0_address1;
reg    indices_0_ce1;
reg    indices_0_we1;
wire   [12:0] indices_1_address0;
reg    indices_1_ce0;
wire   [13:0] indices_1_q0;
wire   [12:0] indices_1_address1;
reg    indices_1_ce1;
reg    indices_1_we1;
wire   [12:0] indices_2_address0;
reg    indices_2_ce0;
wire   [13:0] indices_2_q0;
wire   [12:0] indices_2_address1;
reg    indices_2_ce1;
reg    indices_2_we1;
wire   [12:0] indices_3_address0;
reg    indices_3_ce0;
wire   [13:0] indices_3_q0;
wire   [12:0] indices_3_address1;
reg    indices_3_ce1;
reg    indices_3_we1;
reg   [14:0] frames_address0;
reg    frames_ce0;
reg    frames_we0;
reg   [14:0] frames_address1;
reg    frames_ce1;
reg    frames_we1;
wire   [31:0] frames_q1;
reg    fft_input_i_0_ce0;
wire   [31:0] fft_input_i_0_q0;
reg   [7:0] fft_input_i_0_address1;
reg    fft_input_i_0_ce1;
reg    fft_input_i_0_we1;
reg   [31:0] fft_input_i_0_d1;
reg    fft_input_i_1_ce0;
wire   [31:0] fft_input_i_1_q0;
reg   [7:0] fft_input_i_1_address1;
reg    fft_input_i_1_ce1;
reg    fft_input_i_1_we1;
reg   [31:0] fft_input_i_1_d1;
wire   [31:0] fft_input_i_1_q1;
reg    fft_input_i_2_ce0;
wire   [31:0] fft_input_i_2_q0;
reg   [7:0] fft_input_i_2_address1;
reg    fft_input_i_2_ce1;
reg    fft_input_i_2_we1;
reg   [31:0] fft_input_i_2_d1;
reg    fft_input_i_3_ce0;
wire   [31:0] fft_input_i_3_q0;
reg   [7:0] fft_input_i_3_address1;
reg    fft_input_i_3_ce1;
reg    fft_input_i_3_we1;
reg   [31:0] fft_input_i_3_d1;
reg   [7:0] fft_frame_r_temp_0_address0;
reg    fft_frame_r_temp_0_ce0;
wire   [31:0] fft_frame_r_temp_0_q0;
reg    fft_frame_r_temp_0_ce1;
reg    fft_frame_r_temp_0_we1;
reg   [7:0] fft_frame_r_temp_1_address0;
reg    fft_frame_r_temp_1_ce0;
wire   [31:0] fft_frame_r_temp_1_q0;
reg    fft_frame_r_temp_1_ce1;
reg    fft_frame_r_temp_1_we1;
reg   [7:0] fft_frame_r_temp_2_address0;
reg    fft_frame_r_temp_2_ce0;
wire   [31:0] fft_frame_r_temp_2_q0;
reg    fft_frame_r_temp_2_ce1;
reg    fft_frame_r_temp_2_we1;
reg   [7:0] fft_frame_r_temp_3_address0;
reg    fft_frame_r_temp_3_ce0;
wire   [31:0] fft_frame_r_temp_3_q0;
reg    fft_frame_r_temp_3_ce1;
reg    fft_frame_r_temp_3_we1;
reg   [7:0] fft_frame_i_temp_0_address0;
reg    fft_frame_i_temp_0_ce0;
wire   [31:0] fft_frame_i_temp_0_q0;
reg    fft_frame_i_temp_0_ce1;
reg    fft_frame_i_temp_0_we1;
reg   [7:0] fft_frame_i_temp_1_address0;
reg    fft_frame_i_temp_1_ce0;
wire   [31:0] fft_frame_i_temp_1_q0;
reg    fft_frame_i_temp_1_ce1;
reg    fft_frame_i_temp_1_we1;
reg   [7:0] fft_frame_i_temp_2_address0;
reg    fft_frame_i_temp_2_ce0;
wire   [31:0] fft_frame_i_temp_2_q0;
reg    fft_frame_i_temp_2_ce1;
reg    fft_frame_i_temp_2_we1;
reg   [7:0] fft_frame_i_temp_3_address0;
reg    fft_frame_i_temp_3_ce0;
wire   [31:0] fft_frame_i_temp_3_q0;
reg    fft_frame_i_temp_3_ce1;
reg    fft_frame_i_temp_3_we1;
reg    frames_temp_0_ce0;
wire   [31:0] frames_temp_0_q0;
reg   [7:0] frames_temp_0_address1;
reg    frames_temp_0_ce1;
reg    frames_temp_0_we1;
reg   [31:0] frames_temp_0_d1;
reg    frames_temp_1_ce0;
wire   [31:0] frames_temp_1_q0;
reg   [7:0] frames_temp_1_address1;
reg    frames_temp_1_ce1;
reg    frames_temp_1_we1;
reg   [31:0] frames_temp_1_d1;
wire   [31:0] frames_temp_1_q1;
reg    frames_temp_2_ce0;
wire   [31:0] frames_temp_2_q0;
reg   [7:0] frames_temp_2_address1;
reg    frames_temp_2_ce1;
reg    frames_temp_2_we1;
reg   [31:0] frames_temp_2_d1;
reg    frames_temp_3_ce0;
wire   [31:0] frames_temp_3_q0;
reg   [7:0] frames_temp_3_address1;
reg    frames_temp_3_ce1;
reg    frames_temp_3_we1;
reg   [31:0] frames_temp_3_d1;
wire    grp_kfft_fu_1282_ap_start;
wire    grp_kfft_fu_1282_ap_idle;
wire   [7:0] grp_kfft_fu_1282_pr_0_address0;
wire    grp_kfft_fu_1282_pr_0_ce0;
wire   [7:0] grp_kfft_fu_1282_pr_0_address1;
wire    grp_kfft_fu_1282_pr_0_ce1;
wire    grp_kfft_fu_1282_pr_0_we1;
wire   [31:0] grp_kfft_fu_1282_pr_0_d1;
wire   [7:0] grp_kfft_fu_1282_pr_1_address0;
wire    grp_kfft_fu_1282_pr_1_ce0;
wire   [7:0] grp_kfft_fu_1282_pr_1_address1;
wire    grp_kfft_fu_1282_pr_1_ce1;
wire    grp_kfft_fu_1282_pr_1_we1;
wire   [31:0] grp_kfft_fu_1282_pr_1_d1;
wire   [7:0] grp_kfft_fu_1282_pr_2_address0;
wire    grp_kfft_fu_1282_pr_2_ce0;
wire   [7:0] grp_kfft_fu_1282_pr_2_address1;
wire    grp_kfft_fu_1282_pr_2_ce1;
wire    grp_kfft_fu_1282_pr_2_we1;
wire   [31:0] grp_kfft_fu_1282_pr_2_d1;
wire   [7:0] grp_kfft_fu_1282_pr_3_address0;
wire    grp_kfft_fu_1282_pr_3_ce0;
wire   [7:0] grp_kfft_fu_1282_pr_3_address1;
wire    grp_kfft_fu_1282_pr_3_ce1;
wire    grp_kfft_fu_1282_pr_3_we1;
wire   [31:0] grp_kfft_fu_1282_pr_3_d1;
wire   [7:0] grp_kfft_fu_1282_pi_0_address0;
wire    grp_kfft_fu_1282_pi_0_ce0;
wire   [7:0] grp_kfft_fu_1282_pi_0_address1;
wire    grp_kfft_fu_1282_pi_0_ce1;
wire    grp_kfft_fu_1282_pi_0_we1;
wire   [31:0] grp_kfft_fu_1282_pi_0_d1;
wire   [7:0] grp_kfft_fu_1282_pi_1_address0;
wire    grp_kfft_fu_1282_pi_1_ce0;
wire   [7:0] grp_kfft_fu_1282_pi_1_address1;
wire    grp_kfft_fu_1282_pi_1_ce1;
wire    grp_kfft_fu_1282_pi_1_we1;
wire   [31:0] grp_kfft_fu_1282_pi_1_d1;
wire   [7:0] grp_kfft_fu_1282_pi_2_address0;
wire    grp_kfft_fu_1282_pi_2_ce0;
wire   [7:0] grp_kfft_fu_1282_pi_2_address1;
wire    grp_kfft_fu_1282_pi_2_ce1;
wire    grp_kfft_fu_1282_pi_2_we1;
wire   [31:0] grp_kfft_fu_1282_pi_2_d1;
wire   [7:0] grp_kfft_fu_1282_pi_3_address0;
wire    grp_kfft_fu_1282_pi_3_ce0;
wire   [7:0] grp_kfft_fu_1282_pi_3_address1;
wire    grp_kfft_fu_1282_pi_3_ce1;
wire    grp_kfft_fu_1282_pi_3_we1;
wire   [31:0] grp_kfft_fu_1282_pi_3_d1;
wire   [7:0] grp_kfft_fu_1282_fr_0_address0;
wire    grp_kfft_fu_1282_fr_0_ce0;
wire   [7:0] grp_kfft_fu_1282_fr_0_address1;
wire    grp_kfft_fu_1282_fr_0_ce1;
wire    grp_kfft_fu_1282_fr_0_we1;
wire   [31:0] grp_kfft_fu_1282_fr_0_d1;
wire   [7:0] grp_kfft_fu_1282_fr_1_address0;
wire    grp_kfft_fu_1282_fr_1_ce0;
wire   [7:0] grp_kfft_fu_1282_fr_1_address1;
wire    grp_kfft_fu_1282_fr_1_ce1;
wire    grp_kfft_fu_1282_fr_1_we1;
wire   [31:0] grp_kfft_fu_1282_fr_1_d1;
wire   [7:0] grp_kfft_fu_1282_fr_2_address0;
wire    grp_kfft_fu_1282_fr_2_ce0;
wire   [7:0] grp_kfft_fu_1282_fr_2_address1;
wire    grp_kfft_fu_1282_fr_2_ce1;
wire    grp_kfft_fu_1282_fr_2_we1;
wire   [31:0] grp_kfft_fu_1282_fr_2_d1;
wire   [7:0] grp_kfft_fu_1282_fr_3_address0;
wire    grp_kfft_fu_1282_fr_3_ce0;
wire   [7:0] grp_kfft_fu_1282_fr_3_address1;
wire    grp_kfft_fu_1282_fr_3_ce1;
wire    grp_kfft_fu_1282_fr_3_we1;
wire   [31:0] grp_kfft_fu_1282_fr_3_d1;
wire   [7:0] grp_kfft_fu_1282_fi_0_address0;
wire    grp_kfft_fu_1282_fi_0_ce0;
wire   [7:0] grp_kfft_fu_1282_fi_0_address1;
wire    grp_kfft_fu_1282_fi_0_ce1;
wire    grp_kfft_fu_1282_fi_0_we1;
wire   [31:0] grp_kfft_fu_1282_fi_0_d1;
wire   [7:0] grp_kfft_fu_1282_fi_1_address0;
wire    grp_kfft_fu_1282_fi_1_ce0;
wire   [7:0] grp_kfft_fu_1282_fi_1_address1;
wire    grp_kfft_fu_1282_fi_1_ce1;
wire    grp_kfft_fu_1282_fi_1_we1;
wire   [31:0] grp_kfft_fu_1282_fi_1_d1;
wire   [7:0] grp_kfft_fu_1282_fi_2_address0;
wire    grp_kfft_fu_1282_fi_2_ce0;
wire   [7:0] grp_kfft_fu_1282_fi_2_address1;
wire    grp_kfft_fu_1282_fi_2_ce1;
wire    grp_kfft_fu_1282_fi_2_we1;
wire   [31:0] grp_kfft_fu_1282_fi_2_d1;
wire   [7:0] grp_kfft_fu_1282_fi_3_address0;
wire    grp_kfft_fu_1282_fi_3_ce0;
wire   [7:0] grp_kfft_fu_1282_fi_3_address1;
wire    grp_kfft_fu_1282_fi_3_ce1;
wire    grp_kfft_fu_1282_fi_3_we1;
wire   [31:0] grp_kfft_fu_1282_fi_3_d1;
reg   [5:0] ap_phi_mux_i_0_phi_fu_1154_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_i1_0_phi_fu_1187_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_i3_0_phi_fu_1220_p4;
wire    ap_block_pp2_stage0;
reg   [5:0] i5_0_reg_1238;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state30;
reg   [10:0] j7_0_reg_1260;
wire    ap_CS_fsm_state34;
reg    grp_kfft_fu_1282_ap_start_reg;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln40_4_fu_1454_p1;
wire   [63:0] zext_ln50_10_fu_1589_p1;
wire   [63:0] zext_ln50_5_fu_1644_p1;
wire   [63:0] zext_ln50_8_fu_1681_p1;
wire   [63:0] zext_ln62_5_fu_1774_p1;
wire   [63:0] zext_ln62_2_fu_1794_p1;
wire   [63:0] zext_ln75_6_fu_1945_p1;
wire    ap_block_pp3_stage0;
wire   [63:0] zext_ln75_4_fu_1964_p1;
wire   [63:0] zext_ln83_fu_1996_p1;
wire   [63:0] zext_ln97_2_fu_2040_p1;
wire    ap_block_pp5_stage0;
wire   [63:0] zext_ln97_8_fu_2091_p1;
wire   [63:0] zext_ln97_9_fu_2101_p1;
wire   [13:0] add_ln40_fu_1435_p2;
wire   [1:0] trunc_ln83_fu_1982_p1;
reg   [31:0] grp_fu_1306_p0;
reg   [31:0] grp_fu_1306_p1;
wire   [0:0] icmp_ln37_fu_1338_p2;
wire   [5:0] i_fu_1332_p2;
wire   [12:0] tmp_56_fu_1394_p3;
wire   [10:0] tmp_57_fu_1405_p3;
wire   [13:0] zext_ln40_fu_1401_p1;
wire   [13:0] zext_ln40_1_fu_1412_p1;
wire   [11:0] shl_ln40_1_mid2_fu_1387_p3;
wire   [11:0] zext_ln37_fu_1422_p1;
wire   [11:0] add_ln40_1_fu_1425_p2;
wire   [13:0] zext_ln40_2_fu_1431_p1;
wire   [13:0] shl_ln40_mid2_fu_1380_p3;
wire   [13:0] zext_ln40_3_fu_1445_p1;
wire   [13:0] add_ln40_2_fu_1416_p2;
wire   [13:0] add_ln40_3_fu_1448_p2;
wire   [0:0] icmp_ln47_fu_1480_p2;
wire   [5:0] i_12_fu_1474_p2;
wire   [12:0] tmp_58_fu_1522_p3;
wire   [10:0] tmp_59_fu_1537_p3;
wire   [13:0] zext_ln50_1_fu_1533_p1;
wire   [13:0] zext_ln50_3_fu_1544_p1;
wire   [14:0] tmp_60_fu_1554_p3;
wire   [15:0] zext_ln50_6_fu_1561_p1;
wire   [15:0] zext_ln50_fu_1529_p1;
wire   [15:0] zext_ln50_7_fu_1571_p1;
wire   [15:0] add_ln50_1_fu_1565_p2;
wire   [13:0] zext_ln50_9_fu_1580_p1;
wire   [13:0] add_ln50_fu_1548_p2;
wire   [13:0] add_ln50_3_fu_1583_p2;
wire   [15:0] tmp_38_fu_1616_p1;
wire   [15:0] tmp_38_fu_1616_p2;
wire   [15:0] tmp_38_fu_1616_p3;
wire   [15:0] tmp_38_fu_1616_p4;
wire   [15:0] tmp_38_fu_1616_p5;
wire   [15:0] tmp_38_fu_1616_p6;
wire   [12:0] lshr_ln50_1_fu_1634_p4;
wire   [15:0] tmp_39_fu_1659_p9;
wire   [0:0] icmp_ln58_fu_1703_p2;
wire   [5:0] i_13_fu_1697_p2;
wire   [5:0] grp_fu_1725_p1;
wire   [14:0] tmp_61_fu_1737_p3;
wire   [12:0] tmp_62_fu_1748_p3;
wire   [15:0] zext_ln62_1_fu_1755_p1;
wire   [15:0] zext_ln62_fu_1744_p1;
wire   [15:0] add_ln62_fu_1759_p2;
wire   [15:0] zext_ln62_4_fu_1765_p1;
wire   [15:0] add_ln62_1_fu_1768_p2;
wire   [21:0] mul_ln62_fu_2108_p2;
wire  signed [9:0] sext_ln62_fu_1791_p1;
wire   [9:0] grp_fu_1725_p2;
wire   [15:0] tmp_40_fu_1822_p21;
wire   [12:0] tmp_63_fu_1884_p3;
wire   [13:0] zext_ln97_4_fu_1880_p1;
wire   [14:0] tmp_64_fu_1906_p3;
wire   [15:0] zext_ln97_5_fu_1892_p1;
wire   [15:0] zext_ln75_fu_1914_p1;
wire   [15:0] zext_ln75_5_fu_1936_p1;
wire   [15:0] add_ln75_2_fu_1940_p2;
wire   [7:0] lshr_ln_fu_1954_p4;
wire   [8:0] lshr_ln1_fu_1986_p4;
wire   [15:0] zext_ln97_fu_2052_p1;
wire   [13:0] zext_ln97_7_fu_2083_p1;
wire   [13:0] add_ln97_2_fu_2086_p2;
wire   [13:0] add_ln97_3_fu_2096_p2;
wire   [9:0] mul_ln62_fu_2108_p0;
wire   [11:0] mul_ln62_fu_2108_p1;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
wire   [21:0] mul_ln62_fu_2108_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp5_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter6 = 1'b0;
#0 ap_enable_reg_pp5_iter7 = 1'b0;
#0 ap_enable_reg_pp5_iter8 = 1'b0;
#0 ap_enable_reg_pp5_iter9 = 1'b0;
#0 ap_enable_reg_pp5_iter10 = 1'b0;
#0 ap_enable_reg_pp5_iter11 = 1'b0;
#0 grp_kfft_fu_1282_ap_start_reg = 1'b0;
end

calc_stft_indices_0 #(
    .DataWidth( 14 ),
    .AddressRange( 7840 ),
    .AddressWidth( 13 ))
indices_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(indices_0_address0),
    .ce0(indices_0_ce0),
    .q0(indices_0_q0),
    .address1(indices_0_address1),
    .ce1(indices_0_ce1),
    .we1(indices_0_we1),
    .d1(add_ln40_fu_1435_p2)
);

calc_stft_indices_0 #(
    .DataWidth( 14 ),
    .AddressRange( 7840 ),
    .AddressWidth( 13 ))
indices_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(indices_1_address0),
    .ce0(indices_1_ce0),
    .q0(indices_1_q0),
    .address1(indices_1_address1),
    .ce1(indices_1_ce1),
    .we1(indices_1_we1),
    .d1(add_ln40_fu_1435_p2)
);

calc_stft_indices_0 #(
    .DataWidth( 14 ),
    .AddressRange( 7840 ),
    .AddressWidth( 13 ))
indices_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(indices_2_address0),
    .ce0(indices_2_ce0),
    .q0(indices_2_q0),
    .address1(indices_2_address1),
    .ce1(indices_2_ce1),
    .we1(indices_2_we1),
    .d1(add_ln40_fu_1435_p2)
);

calc_stft_indices_0 #(
    .DataWidth( 14 ),
    .AddressRange( 7840 ),
    .AddressWidth( 13 ))
indices_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(indices_3_address0),
    .ce0(indices_3_ce0),
    .q0(indices_3_q0),
    .address1(indices_3_address1),
    .ce1(indices_3_ce1),
    .we1(indices_3_we1),
    .d1(add_ln40_fu_1435_p2)
);

calc_stft_frames #(
    .DataWidth( 32 ),
    .AddressRange( 31360 ),
    .AddressWidth( 15 ))
frames_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(frames_address0),
    .ce0(frames_ce0),
    .we0(frames_we0),
    .d0(tmp_39_reg_2259),
    .q0(frames_q0),
    .address1(frames_address1),
    .ce1(frames_ce1),
    .we1(frames_we1),
    .d1(reg_1314),
    .q1(frames_q1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_input_i_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pi_0_address0),
    .ce0(fft_input_i_0_ce0),
    .q0(fft_input_i_0_q0),
    .address1(fft_input_i_0_address1),
    .ce1(fft_input_i_0_ce1),
    .we1(fft_input_i_0_we1),
    .d1(fft_input_i_0_d1)
);

calc_stft_fft_inpjbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_input_i_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pi_1_address0),
    .ce0(fft_input_i_1_ce0),
    .q0(fft_input_i_1_q0),
    .address1(fft_input_i_1_address1),
    .ce1(fft_input_i_1_ce1),
    .we1(fft_input_i_1_we1),
    .d1(fft_input_i_1_d1),
    .q1(fft_input_i_1_q1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_input_i_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pi_2_address0),
    .ce0(fft_input_i_2_ce0),
    .q0(fft_input_i_2_q0),
    .address1(fft_input_i_2_address1),
    .ce1(fft_input_i_2_ce1),
    .we1(fft_input_i_2_we1),
    .d1(fft_input_i_2_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_input_i_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pi_3_address0),
    .ce0(fft_input_i_3_ce0),
    .q0(fft_input_i_3_q0),
    .address1(fft_input_i_3_address1),
    .ce1(fft_input_i_3_ce1),
    .we1(fft_input_i_3_we1),
    .d1(fft_input_i_3_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_r_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_0_address0),
    .ce0(fft_frame_r_temp_0_ce0),
    .q0(fft_frame_r_temp_0_q0),
    .address1(grp_kfft_fu_1282_fr_0_address1),
    .ce1(fft_frame_r_temp_0_ce1),
    .we1(fft_frame_r_temp_0_we1),
    .d1(grp_kfft_fu_1282_fr_0_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_r_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_1_address0),
    .ce0(fft_frame_r_temp_1_ce0),
    .q0(fft_frame_r_temp_1_q0),
    .address1(grp_kfft_fu_1282_fr_1_address1),
    .ce1(fft_frame_r_temp_1_ce1),
    .we1(fft_frame_r_temp_1_we1),
    .d1(grp_kfft_fu_1282_fr_1_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_r_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_2_address0),
    .ce0(fft_frame_r_temp_2_ce0),
    .q0(fft_frame_r_temp_2_q0),
    .address1(grp_kfft_fu_1282_fr_2_address1),
    .ce1(fft_frame_r_temp_2_ce1),
    .we1(fft_frame_r_temp_2_we1),
    .d1(grp_kfft_fu_1282_fr_2_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_r_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_3_address0),
    .ce0(fft_frame_r_temp_3_ce0),
    .q0(fft_frame_r_temp_3_q0),
    .address1(grp_kfft_fu_1282_fr_3_address1),
    .ce1(fft_frame_r_temp_3_ce1),
    .we1(fft_frame_r_temp_3_we1),
    .d1(grp_kfft_fu_1282_fr_3_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_i_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_0_address0),
    .ce0(fft_frame_i_temp_0_ce0),
    .q0(fft_frame_i_temp_0_q0),
    .address1(grp_kfft_fu_1282_fi_0_address1),
    .ce1(fft_frame_i_temp_0_ce1),
    .we1(fft_frame_i_temp_0_we1),
    .d1(grp_kfft_fu_1282_fi_0_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_i_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_1_address0),
    .ce0(fft_frame_i_temp_1_ce0),
    .q0(fft_frame_i_temp_1_q0),
    .address1(grp_kfft_fu_1282_fi_1_address1),
    .ce1(fft_frame_i_temp_1_ce1),
    .we1(fft_frame_i_temp_1_we1),
    .d1(grp_kfft_fu_1282_fi_1_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_i_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_2_address0),
    .ce0(fft_frame_i_temp_2_ce0),
    .q0(fft_frame_i_temp_2_q0),
    .address1(grp_kfft_fu_1282_fi_2_address1),
    .ce1(fft_frame_i_temp_2_ce1),
    .we1(fft_frame_i_temp_2_we1),
    .d1(grp_kfft_fu_1282_fi_2_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fft_frame_i_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_3_address0),
    .ce0(fft_frame_i_temp_3_ce0),
    .q0(fft_frame_i_temp_3_q0),
    .address1(grp_kfft_fu_1282_fi_3_address1),
    .ce1(fft_frame_i_temp_3_ce1),
    .we1(fft_frame_i_temp_3_we1),
    .d1(grp_kfft_fu_1282_fi_3_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
frames_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pr_0_address0),
    .ce0(frames_temp_0_ce0),
    .q0(frames_temp_0_q0),
    .address1(frames_temp_0_address1),
    .ce1(frames_temp_0_ce1),
    .we1(frames_temp_0_we1),
    .d1(frames_temp_0_d1)
);

calc_stft_fft_inpjbC #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
frames_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pr_1_address0),
    .ce0(frames_temp_1_ce0),
    .q0(frames_temp_1_q0),
    .address1(frames_temp_1_address1),
    .ce1(frames_temp_1_ce1),
    .we1(frames_temp_1_we1),
    .d1(frames_temp_1_d1),
    .q1(frames_temp_1_q1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
frames_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pr_2_address0),
    .ce0(frames_temp_2_ce0),
    .q0(frames_temp_2_q0),
    .address1(frames_temp_2_address1),
    .ce1(frames_temp_2_ce1),
    .we1(frames_temp_2_we1),
    .d1(frames_temp_2_d1)
);

calc_stft_fft_inpibs #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
frames_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_1282_pr_3_address0),
    .ce0(frames_temp_3_ce0),
    .q0(frames_temp_3_q0),
    .address1(frames_temp_3_address1),
    .ce1(frames_temp_3_ce1),
    .we1(frames_temp_3_we1),
    .d1(frames_temp_3_d1)
);

kfft grp_kfft_fu_1282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kfft_fu_1282_ap_start),
    .ap_done(grp_kfft_fu_1282_ap_done),
    .ap_idle(grp_kfft_fu_1282_ap_idle),
    .ap_ready(grp_kfft_fu_1282_ap_ready),
    .pr_0_address0(grp_kfft_fu_1282_pr_0_address0),
    .pr_0_ce0(grp_kfft_fu_1282_pr_0_ce0),
    .pr_0_q0(frames_temp_0_q0),
    .pr_0_address1(grp_kfft_fu_1282_pr_0_address1),
    .pr_0_ce1(grp_kfft_fu_1282_pr_0_ce1),
    .pr_0_we1(grp_kfft_fu_1282_pr_0_we1),
    .pr_0_d1(grp_kfft_fu_1282_pr_0_d1),
    .pr_1_address0(grp_kfft_fu_1282_pr_1_address0),
    .pr_1_ce0(grp_kfft_fu_1282_pr_1_ce0),
    .pr_1_q0(frames_temp_1_q0),
    .pr_1_address1(grp_kfft_fu_1282_pr_1_address1),
    .pr_1_ce1(grp_kfft_fu_1282_pr_1_ce1),
    .pr_1_we1(grp_kfft_fu_1282_pr_1_we1),
    .pr_1_d1(grp_kfft_fu_1282_pr_1_d1),
    .pr_1_q1(frames_temp_1_q1),
    .pr_2_address0(grp_kfft_fu_1282_pr_2_address0),
    .pr_2_ce0(grp_kfft_fu_1282_pr_2_ce0),
    .pr_2_q0(frames_temp_2_q0),
    .pr_2_address1(grp_kfft_fu_1282_pr_2_address1),
    .pr_2_ce1(grp_kfft_fu_1282_pr_2_ce1),
    .pr_2_we1(grp_kfft_fu_1282_pr_2_we1),
    .pr_2_d1(grp_kfft_fu_1282_pr_2_d1),
    .pr_3_address0(grp_kfft_fu_1282_pr_3_address0),
    .pr_3_ce0(grp_kfft_fu_1282_pr_3_ce0),
    .pr_3_q0(frames_temp_3_q0),
    .pr_3_address1(grp_kfft_fu_1282_pr_3_address1),
    .pr_3_ce1(grp_kfft_fu_1282_pr_3_ce1),
    .pr_3_we1(grp_kfft_fu_1282_pr_3_we1),
    .pr_3_d1(grp_kfft_fu_1282_pr_3_d1),
    .pi_0_address0(grp_kfft_fu_1282_pi_0_address0),
    .pi_0_ce0(grp_kfft_fu_1282_pi_0_ce0),
    .pi_0_q0(fft_input_i_0_q0),
    .pi_0_address1(grp_kfft_fu_1282_pi_0_address1),
    .pi_0_ce1(grp_kfft_fu_1282_pi_0_ce1),
    .pi_0_we1(grp_kfft_fu_1282_pi_0_we1),
    .pi_0_d1(grp_kfft_fu_1282_pi_0_d1),
    .pi_1_address0(grp_kfft_fu_1282_pi_1_address0),
    .pi_1_ce0(grp_kfft_fu_1282_pi_1_ce0),
    .pi_1_q0(fft_input_i_1_q0),
    .pi_1_address1(grp_kfft_fu_1282_pi_1_address1),
    .pi_1_ce1(grp_kfft_fu_1282_pi_1_ce1),
    .pi_1_we1(grp_kfft_fu_1282_pi_1_we1),
    .pi_1_d1(grp_kfft_fu_1282_pi_1_d1),
    .pi_1_q1(fft_input_i_1_q1),
    .pi_2_address0(grp_kfft_fu_1282_pi_2_address0),
    .pi_2_ce0(grp_kfft_fu_1282_pi_2_ce0),
    .pi_2_q0(fft_input_i_2_q0),
    .pi_2_address1(grp_kfft_fu_1282_pi_2_address1),
    .pi_2_ce1(grp_kfft_fu_1282_pi_2_ce1),
    .pi_2_we1(grp_kfft_fu_1282_pi_2_we1),
    .pi_2_d1(grp_kfft_fu_1282_pi_2_d1),
    .pi_3_address0(grp_kfft_fu_1282_pi_3_address0),
    .pi_3_ce0(grp_kfft_fu_1282_pi_3_ce0),
    .pi_3_q0(fft_input_i_3_q0),
    .pi_3_address1(grp_kfft_fu_1282_pi_3_address1),
    .pi_3_ce1(grp_kfft_fu_1282_pi_3_ce1),
    .pi_3_we1(grp_kfft_fu_1282_pi_3_we1),
    .pi_3_d1(grp_kfft_fu_1282_pi_3_d1),
    .fr_0_address0(grp_kfft_fu_1282_fr_0_address0),
    .fr_0_ce0(grp_kfft_fu_1282_fr_0_ce0),
    .fr_0_q0(fft_frame_r_temp_0_q0),
    .fr_0_address1(grp_kfft_fu_1282_fr_0_address1),
    .fr_0_ce1(grp_kfft_fu_1282_fr_0_ce1),
    .fr_0_we1(grp_kfft_fu_1282_fr_0_we1),
    .fr_0_d1(grp_kfft_fu_1282_fr_0_d1),
    .fr_1_address0(grp_kfft_fu_1282_fr_1_address0),
    .fr_1_ce0(grp_kfft_fu_1282_fr_1_ce0),
    .fr_1_q0(fft_frame_r_temp_1_q0),
    .fr_1_address1(grp_kfft_fu_1282_fr_1_address1),
    .fr_1_ce1(grp_kfft_fu_1282_fr_1_ce1),
    .fr_1_we1(grp_kfft_fu_1282_fr_1_we1),
    .fr_1_d1(grp_kfft_fu_1282_fr_1_d1),
    .fr_2_address0(grp_kfft_fu_1282_fr_2_address0),
    .fr_2_ce0(grp_kfft_fu_1282_fr_2_ce0),
    .fr_2_q0(fft_frame_r_temp_2_q0),
    .fr_2_address1(grp_kfft_fu_1282_fr_2_address1),
    .fr_2_ce1(grp_kfft_fu_1282_fr_2_ce1),
    .fr_2_we1(grp_kfft_fu_1282_fr_2_we1),
    .fr_2_d1(grp_kfft_fu_1282_fr_2_d1),
    .fr_3_address0(grp_kfft_fu_1282_fr_3_address0),
    .fr_3_ce0(grp_kfft_fu_1282_fr_3_ce0),
    .fr_3_q0(fft_frame_r_temp_3_q0),
    .fr_3_address1(grp_kfft_fu_1282_fr_3_address1),
    .fr_3_ce1(grp_kfft_fu_1282_fr_3_ce1),
    .fr_3_we1(grp_kfft_fu_1282_fr_3_we1),
    .fr_3_d1(grp_kfft_fu_1282_fr_3_d1),
    .fi_0_address0(grp_kfft_fu_1282_fi_0_address0),
    .fi_0_ce0(grp_kfft_fu_1282_fi_0_ce0),
    .fi_0_q0(fft_frame_i_temp_0_q0),
    .fi_0_address1(grp_kfft_fu_1282_fi_0_address1),
    .fi_0_ce1(grp_kfft_fu_1282_fi_0_ce1),
    .fi_0_we1(grp_kfft_fu_1282_fi_0_we1),
    .fi_0_d1(grp_kfft_fu_1282_fi_0_d1),
    .fi_1_address0(grp_kfft_fu_1282_fi_1_address0),
    .fi_1_ce0(grp_kfft_fu_1282_fi_1_ce0),
    .fi_1_q0(fft_frame_i_temp_1_q0),
    .fi_1_address1(grp_kfft_fu_1282_fi_1_address1),
    .fi_1_ce1(grp_kfft_fu_1282_fi_1_ce1),
    .fi_1_we1(grp_kfft_fu_1282_fi_1_we1),
    .fi_1_d1(grp_kfft_fu_1282_fi_1_d1),
    .fi_2_address0(grp_kfft_fu_1282_fi_2_address0),
    .fi_2_ce0(grp_kfft_fu_1282_fi_2_ce0),
    .fi_2_q0(fft_frame_i_temp_2_q0),
    .fi_2_address1(grp_kfft_fu_1282_fi_2_address1),
    .fi_2_ce1(grp_kfft_fu_1282_fi_2_ce1),
    .fi_2_we1(grp_kfft_fu_1282_fi_2_we1),
    .fi_2_d1(grp_kfft_fu_1282_fi_2_d1),
    .fi_3_address0(grp_kfft_fu_1282_fi_3_address0),
    .fi_3_ce0(grp_kfft_fu_1282_fi_3_ce0),
    .fi_3_q0(fft_frame_i_temp_3_q0),
    .fi_3_address1(grp_kfft_fu_1282_fi_3_address1),
    .fi_3_ce1(grp_kfft_fu_1282_fi_3_ce1),
    .fi_3_we1(grp_kfft_fu_1282_fi_3_we1),
    .fi_3_d1(grp_kfft_fu_1282_fi_3_d1)
);

preprocess_fadd_3yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
preprocess_fadd_3yd2_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1314),
    .din1(tmp_35_reg_2557),
    .ce(1'b1),
    .dout(grp_fu_1302_p2)
);

preprocess_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
preprocess_fmul_3eOg_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1306_p0),
    .din1(grp_fu_1306_p1),
    .ce(1'b1),
    .dout(grp_fu_1306_p2)
);

preprocess_fmul_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
preprocess_fmul_3eOg_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_reg_2551),
    .din1(tmp_42_reg_2551),
    .ce(1'b1),
    .dout(grp_fu_1310_p2)
);

preprocess_mux_41zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
preprocess_mux_41zec_U44(
    .din0(tmp_38_fu_1616_p1),
    .din1(tmp_38_fu_1616_p2),
    .din2(tmp_38_fu_1616_p3),
    .din3(tmp_38_fu_1616_p4),
    .din4(tmp_38_fu_1616_p5),
    .dout(tmp_38_fu_1616_p6)
);

preprocess_mux_81Aem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
preprocess_mux_81Aem_U45(
    .din0(signal_0_q0),
    .din1(signal_1_q0),
    .din2(signal_2_q0),
    .din3(signal_3_q0),
    .din4(signal_4_q0),
    .din5(signal_5_q0),
    .din6(signal_6_q0),
    .din7(signal_7_q0),
    .din8(tmp_39_fu_1659_p9),
    .dout(tmp_39_fu_1659_p10)
);

preprocess_urem_1Bew #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
preprocess_urem_1Bew_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln62_fu_1709_p3),
    .din1(grp_fu_1725_p1),
    .ce(1'b1),
    .dout(grp_fu_1725_p2)
);

preprocess_mux_20CeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
preprocess_mux_20CeG_U47(
    .din0(cosines_0_q0),
    .din1(cosines_1_q0),
    .din2(cosines_2_q0),
    .din3(cosines_3_q0),
    .din4(cosines_4_q0),
    .din5(cosines_5_q0),
    .din6(cosines_6_q0),
    .din7(cosines_7_q0),
    .din8(cosines_8_q0),
    .din9(cosines_9_q0),
    .din10(cosines_10_q0),
    .din11(cosines_11_q0),
    .din12(cosines_12_q0),
    .din13(cosines_13_q0),
    .din14(cosines_14_q0),
    .din15(cosines_15_q0),
    .din16(cosines_16_q0),
    .din17(cosines_17_q0),
    .din18(cosines_18_q0),
    .din19(cosines_19_q0),
    .din20(tmp_40_fu_1822_p21),
    .dout(tmp_40_fu_1822_p22)
);

preprocess_mux_41g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
preprocess_mux_41g8j_U48(
    .din0(fft_frame_r_temp_0_q0),
    .din1(fft_frame_r_temp_1_q0),
    .din2(fft_frame_r_temp_2_q0),
    .din3(fft_frame_r_temp_3_q0),
    .din4(zext_ln97_fu_2052_p1),
    .dout(tmp_41_fu_2055_p6)
);

preprocess_mux_41g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
preprocess_mux_41g8j_U49(
    .din0(fft_frame_i_temp_0_q0),
    .din1(fft_frame_i_temp_1_q0),
    .din2(fft_frame_i_temp_2_q0),
    .din3(fft_frame_i_temp_3_q0),
    .din4(zext_ln97_fu_2052_p1),
    .dout(tmp_42_fu_2069_p6)
);

preprocess_mul_muDeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
preprocess_mul_muDeQ_U50(
    .din0(mul_ln62_fu_2108_p0),
    .din1(mul_ln62_fu_2108_p1),
    .dout(mul_ln62_fu_2108_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state5)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state11)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state11);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state32) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln67_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state32))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state32);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((icmp_ln67_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state38) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((grp_kfft_fu_1282_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state38)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state38);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter11 <= ap_enable_reg_pp5_iter10;
        end else if (((grp_kfft_fu_1282_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
            ap_enable_reg_pp5_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kfft_fu_1282_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_kfft_fu_1282_ap_start_reg <= 1'b1;
        end else if ((grp_kfft_fu_1282_ap_ready == 1'b1)) begin
            grp_kfft_fu_1282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_0_reg_1183 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_reg_2152 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i1_0_reg_1183 <= select_ln50_1_reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i3_0_reg_1216 <= 6'd0;
    end else if (((icmp_ln55_reg_2264 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i3_0_reg_1216 <= select_ln62_1_reg_2280;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i5_0_reg_1238 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        i5_0_reg_1238 <= i_14_reg_2417;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_reg_2115 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1150 <= select_ln34_1_reg_2129;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1150 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten11_reg_1172 <= 15'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_fu_1462_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten11_reg_1172 <= add_ln44_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten23_reg_1205 <= 15'd0;
    end else if (((icmp_ln55_fu_1685_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten23_reg_1205 <= add_ln55_fu_1691_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_1320_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1139 <= add_ln34_fu_1326_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1139 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j2_0_reg_1194 <= 10'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_fu_1462_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_0_reg_1194 <= j_4_fu_1516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j4_0_reg_1227 <= 10'd0;
    end else if (((icmp_ln55_fu_1685_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j4_0_reg_1227 <= j_5_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j6_0_reg_1249 <= j_6_fu_1930_p2;
    end else if (((icmp_ln67_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        j6_0_reg_1249 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        j7_0_reg_1260 <= 11'd640;
    end else if (((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        j7_0_reg_1260 <= j_7_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln94_fu_2014_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        j8_0_reg_1271 <= j_8_fu_2020_p2;
    end else if (((grp_kfft_fu_1282_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        j8_0_reg_1271 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_1320_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_reg_1161 <= j_fu_1374_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_reg_1161 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_reg_2152 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln50_2_reg_2189 <= add_ln50_2_fu_1574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        add_ln50_2_reg_2189_pp1_iter2_reg <= add_ln50_2_reg_2189;
        add_ln50_2_reg_2189_pp1_iter3_reg <= add_ln50_2_reg_2189_pp1_iter2_reg;
        icmp_ln44_reg_2152_pp1_iter2_reg <= icmp_ln44_reg_2152_pp1_iter1_reg;
        icmp_ln44_reg_2152_pp1_iter3_reg <= icmp_ln44_reg_2152_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        add_ln75_reg_2432[15 : 7] <= add_ln75_fu_1918_p2[15 : 7];
        add_ln97_reg_2427 <= add_ln97_fu_1900_p2;
        zext_ln97_6_reg_2422[12 : 7] <= zext_ln97_6_fu_1896_p1[12 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_2264_pp2_iter10_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        frames_addr_1_reg_2292 <= zext_ln62_5_fu_1774_p1;
        tmp_91_reg_2298 <= {{mul_ln62_fu_2108_p2[21:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        frames_addr_1_reg_2292_pp2_iter12_reg <= frames_addr_1_reg_2292;
        frames_addr_1_reg_2292_pp2_iter13_reg <= frames_addr_1_reg_2292_pp2_iter12_reg;
        frames_addr_1_reg_2292_pp2_iter14_reg <= frames_addr_1_reg_2292_pp2_iter13_reg;
        frames_addr_1_reg_2292_pp2_iter15_reg <= frames_addr_1_reg_2292_pp2_iter14_reg;
        frames_addr_1_reg_2292_pp2_iter16_reg <= frames_addr_1_reg_2292_pp2_iter15_reg;
        frames_addr_1_reg_2292_pp2_iter17_reg <= frames_addr_1_reg_2292_pp2_iter16_reg;
        icmp_ln55_reg_2264_pp2_iter10_reg <= icmp_ln55_reg_2264_pp2_iter9_reg;
        icmp_ln55_reg_2264_pp2_iter11_reg <= icmp_ln55_reg_2264_pp2_iter10_reg;
        icmp_ln55_reg_2264_pp2_iter12_reg <= icmp_ln55_reg_2264_pp2_iter11_reg;
        icmp_ln55_reg_2264_pp2_iter13_reg <= icmp_ln55_reg_2264_pp2_iter12_reg;
        icmp_ln55_reg_2264_pp2_iter14_reg <= icmp_ln55_reg_2264_pp2_iter13_reg;
        icmp_ln55_reg_2264_pp2_iter15_reg <= icmp_ln55_reg_2264_pp2_iter14_reg;
        icmp_ln55_reg_2264_pp2_iter16_reg <= icmp_ln55_reg_2264_pp2_iter15_reg;
        icmp_ln55_reg_2264_pp2_iter17_reg <= icmp_ln55_reg_2264_pp2_iter16_reg;
        icmp_ln55_reg_2264_pp2_iter2_reg <= icmp_ln55_reg_2264_pp2_iter1_reg;
        icmp_ln55_reg_2264_pp2_iter3_reg <= icmp_ln55_reg_2264_pp2_iter2_reg;
        icmp_ln55_reg_2264_pp2_iter4_reg <= icmp_ln55_reg_2264_pp2_iter3_reg;
        icmp_ln55_reg_2264_pp2_iter5_reg <= icmp_ln55_reg_2264_pp2_iter4_reg;
        icmp_ln55_reg_2264_pp2_iter6_reg <= icmp_ln55_reg_2264_pp2_iter5_reg;
        icmp_ln55_reg_2264_pp2_iter7_reg <= icmp_ln55_reg_2264_pp2_iter6_reg;
        icmp_ln55_reg_2264_pp2_iter8_reg <= icmp_ln55_reg_2264_pp2_iter7_reg;
        icmp_ln55_reg_2264_pp2_iter9_reg <= icmp_ln55_reg_2264_pp2_iter8_reg;
        select_ln62_1_reg_2280_pp2_iter10_reg <= select_ln62_1_reg_2280_pp2_iter9_reg;
        select_ln62_1_reg_2280_pp2_iter2_reg <= select_ln62_1_reg_2280_pp2_iter1_reg;
        select_ln62_1_reg_2280_pp2_iter3_reg <= select_ln62_1_reg_2280_pp2_iter2_reg;
        select_ln62_1_reg_2280_pp2_iter4_reg <= select_ln62_1_reg_2280_pp2_iter3_reg;
        select_ln62_1_reg_2280_pp2_iter5_reg <= select_ln62_1_reg_2280_pp2_iter4_reg;
        select_ln62_1_reg_2280_pp2_iter6_reg <= select_ln62_1_reg_2280_pp2_iter5_reg;
        select_ln62_1_reg_2280_pp2_iter7_reg <= select_ln62_1_reg_2280_pp2_iter6_reg;
        select_ln62_1_reg_2280_pp2_iter8_reg <= select_ln62_1_reg_2280_pp2_iter7_reg;
        select_ln62_1_reg_2280_pp2_iter9_reg <= select_ln62_1_reg_2280_pp2_iter8_reg;
        select_ln62_reg_2273_pp2_iter10_reg <= select_ln62_reg_2273_pp2_iter9_reg;
        select_ln62_reg_2273_pp2_iter2_reg <= select_ln62_reg_2273_pp2_iter1_reg;
        select_ln62_reg_2273_pp2_iter3_reg <= select_ln62_reg_2273_pp2_iter2_reg;
        select_ln62_reg_2273_pp2_iter4_reg <= select_ln62_reg_2273_pp2_iter3_reg;
        select_ln62_reg_2273_pp2_iter5_reg <= select_ln62_reg_2273_pp2_iter4_reg;
        select_ln62_reg_2273_pp2_iter6_reg <= select_ln62_reg_2273_pp2_iter5_reg;
        select_ln62_reg_2273_pp2_iter7_reg <= select_ln62_reg_2273_pp2_iter6_reg;
        select_ln62_reg_2273_pp2_iter8_reg <= select_ln62_reg_2273_pp2_iter7_reg;
        select_ln62_reg_2273_pp2_iter9_reg <= select_ln62_reg_2273_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_2264_pp2_iter12_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter13 == 1'b1))) begin
        frames_load_reg_2403 <= frames_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        frames_temp_0_addr_reg_2455 <= zext_ln75_4_fu_1964_p1;
        frames_temp_1_addr_reg_2460 <= zext_ln75_4_fu_1964_p1;
        frames_temp_2_addr_reg_2465 <= zext_ln75_4_fu_1964_p1;
        frames_temp_3_addr_reg_2470 <= zext_ln75_4_fu_1964_p1;
        trunc_ln75_reg_2451 <= trunc_ln75_fu_1950_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i_14_reg_2417 <= i_14_fu_1874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln34_reg_2115 <= icmp_ln34_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln44_reg_2152 <= icmp_ln44_fu_1462_p2;
        icmp_ln44_reg_2152_pp1_iter1_reg <= icmp_ln44_reg_2152;
        trunc_ln50_reg_2174_pp1_iter1_reg <= trunc_ln50_reg_2174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln55_reg_2264 <= icmp_ln55_fu_1685_p2;
        icmp_ln55_reg_2264_pp2_iter1_reg <= icmp_ln55_reg_2264;
        select_ln62_1_reg_2280_pp2_iter1_reg <= select_ln62_1_reg_2280;
        select_ln62_reg_2273_pp2_iter1_reg <= select_ln62_reg_2273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln94_fu_2014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        lshr_ln2_reg_2500 <= {{j8_0_reg_1271[9:2]}};
        trunc_ln97_reg_2495 <= trunc_ln97_fu_2026_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp5_stage0_11001)) begin
        lshr_ln2_reg_2500_pp5_iter10_reg <= lshr_ln2_reg_2500_pp5_iter9_reg;
        lshr_ln2_reg_2500_pp5_iter2_reg <= lshr_ln2_reg_2500_pp5_iter1_reg;
        lshr_ln2_reg_2500_pp5_iter3_reg <= lshr_ln2_reg_2500_pp5_iter2_reg;
        lshr_ln2_reg_2500_pp5_iter4_reg <= lshr_ln2_reg_2500_pp5_iter3_reg;
        lshr_ln2_reg_2500_pp5_iter5_reg <= lshr_ln2_reg_2500_pp5_iter4_reg;
        lshr_ln2_reg_2500_pp5_iter6_reg <= lshr_ln2_reg_2500_pp5_iter5_reg;
        lshr_ln2_reg_2500_pp5_iter7_reg <= lshr_ln2_reg_2500_pp5_iter6_reg;
        lshr_ln2_reg_2500_pp5_iter8_reg <= lshr_ln2_reg_2500_pp5_iter7_reg;
        lshr_ln2_reg_2500_pp5_iter9_reg <= lshr_ln2_reg_2500_pp5_iter8_reg;
        tmp_35_reg_2557 <= grp_fu_1310_p2;
        tmp_36_reg_2562 <= grp_fu_1302_p2;
        trunc_ln97_reg_2495_pp5_iter10_reg <= trunc_ln97_reg_2495_pp5_iter9_reg;
        trunc_ln97_reg_2495_pp5_iter2_reg <= trunc_ln97_reg_2495_pp5_iter1_reg;
        trunc_ln97_reg_2495_pp5_iter3_reg <= trunc_ln97_reg_2495_pp5_iter2_reg;
        trunc_ln97_reg_2495_pp5_iter4_reg <= trunc_ln97_reg_2495_pp5_iter3_reg;
        trunc_ln97_reg_2495_pp5_iter5_reg <= trunc_ln97_reg_2495_pp5_iter4_reg;
        trunc_ln97_reg_2495_pp5_iter6_reg <= trunc_ln97_reg_2495_pp5_iter5_reg;
        trunc_ln97_reg_2495_pp5_iter7_reg <= trunc_ln97_reg_2495_pp5_iter6_reg;
        trunc_ln97_reg_2495_pp5_iter8_reg <= trunc_ln97_reg_2495_pp5_iter7_reg;
        trunc_ln97_reg_2495_pp5_iter9_reg <= trunc_ln97_reg_2495_pp5_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        lshr_ln2_reg_2500_pp5_iter1_reg <= lshr_ln2_reg_2500;
        tmp_41_reg_2545 <= tmp_41_fu_2055_p6;
        tmp_42_reg_2551 <= tmp_42_fu_2069_p6;
        trunc_ln97_reg_2495_pp5_iter1_reg <= trunc_ln97_reg_2495;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1)) | ((icmp_ln55_reg_2264_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter17 == 1'b1)))) begin
        reg_1314 <= grp_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_1320_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln34_1_reg_2129 <= select_ln34_1_fu_1352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_1320_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln34_reg_2124 <= select_ln34_fu_1344_p3;
        tmp_89_reg_2142 <= {{select_ln34_fu_1344_p3[9:2]}};
        trunc_ln40_reg_2138 <= trunc_ln40_fu_1360_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_fu_1462_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln50_1_reg_2166 <= select_ln50_1_fu_1494_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_fu_1462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln50_reg_2161 <= select_ln50_fu_1486_p3;
        tmp_90_reg_2179 <= {{select_ln50_fu_1486_p3[9:2]}};
        trunc_ln50_reg_2174 <= trunc_ln50_fu_1502_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_fu_1685_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln62_1_reg_2280 <= select_ln62_1_fu_1717_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_fu_1685_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln62_reg_2273 <= select_ln62_fu_1709_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_reg_2152_pp1_iter2_reg == 1'd0))) begin
        tmp_39_reg_2259 <= tmp_39_fu_1659_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_2264_pp2_iter12_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_40_reg_2408 <= tmp_40_fu_1822_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_reg_2152_pp1_iter1_reg == 1'd0))) begin
        trunc_ln50_1_reg_2214 <= trunc_ln50_1_fu_1630_p1;
    end
end

always @ (*) begin
    if ((icmp_ln34_fu_1320_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln44_fu_1462_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln55_fu_1685_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln72_fu_1924_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state32 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state32 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln94_fu_2014_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state38 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state38 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln67_fu_1868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter11 == 1'b0) & (ap_enable_reg_pp5_iter10 == 1'b0) & (ap_enable_reg_pp5_iter9 == 1'b0) & (ap_enable_reg_pp5_iter8 == 1'b0) & (ap_enable_reg_pp5_iter7 == 1'b0) & (ap_enable_reg_pp5_iter6 == 1'b0) & (ap_enable_reg_pp5_iter4 == 1'b0) & (ap_enable_reg_pp5_iter3 == 1'b0) & (ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0) & (ap_enable_reg_pp5_iter5 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_2152 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i1_0_phi_fu_1187_p4 = select_ln50_1_reg_2166;
    end else begin
        ap_phi_mux_i1_0_phi_fu_1187_p4 = i1_0_reg_1183;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_2264 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_i3_0_phi_fu_1220_p4 = select_ln62_1_reg_2280;
    end else begin
        ap_phi_mux_i3_0_phi_fu_1220_p4 = i3_0_reg_1216;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_2115 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_1154_p4 = select_ln34_1_reg_2129;
    end else begin
        ap_phi_mux_i_0_phi_fu_1154_p4 = i_0_reg_1150;
    end
end

always @ (*) begin
    if (((icmp_ln67_fu_1868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_0_ce0 = 1'b1;
    end else begin
        cosines_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_10_ce0 = 1'b1;
    end else begin
        cosines_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_11_ce0 = 1'b1;
    end else begin
        cosines_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_12_ce0 = 1'b1;
    end else begin
        cosines_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_13_ce0 = 1'b1;
    end else begin
        cosines_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_14_ce0 = 1'b1;
    end else begin
        cosines_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_15_ce0 = 1'b1;
    end else begin
        cosines_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_16_ce0 = 1'b1;
    end else begin
        cosines_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_17_ce0 = 1'b1;
    end else begin
        cosines_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_18_ce0 = 1'b1;
    end else begin
        cosines_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_19_ce0 = 1'b1;
    end else begin
        cosines_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_1_ce0 = 1'b1;
    end else begin
        cosines_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_2_ce0 = 1'b1;
    end else begin
        cosines_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_3_ce0 = 1'b1;
    end else begin
        cosines_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_4_ce0 = 1'b1;
    end else begin
        cosines_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_5_ce0 = 1'b1;
    end else begin
        cosines_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_6_ce0 = 1'b1;
    end else begin
        cosines_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_7_ce0 = 1'b1;
    end else begin
        cosines_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_8_ce0 = 1'b1;
    end else begin
        cosines_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        cosines_9_ce0 = 1'b1;
    end else begin
        cosines_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_i_temp_0_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_0_address0 = grp_kfft_fu_1282_fi_0_address0;
    end else begin
        fft_frame_i_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_i_temp_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_0_ce0 = grp_kfft_fu_1282_fi_0_ce0;
    end else begin
        fft_frame_i_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_0_ce1 = grp_kfft_fu_1282_fi_0_ce1;
    end else begin
        fft_frame_i_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_0_we1 = grp_kfft_fu_1282_fi_0_we1;
    end else begin
        fft_frame_i_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_i_temp_1_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_1_address0 = grp_kfft_fu_1282_fi_1_address0;
    end else begin
        fft_frame_i_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_i_temp_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_1_ce0 = grp_kfft_fu_1282_fi_1_ce0;
    end else begin
        fft_frame_i_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_1_ce1 = grp_kfft_fu_1282_fi_1_ce1;
    end else begin
        fft_frame_i_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_1_we1 = grp_kfft_fu_1282_fi_1_we1;
    end else begin
        fft_frame_i_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_i_temp_2_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_2_address0 = grp_kfft_fu_1282_fi_2_address0;
    end else begin
        fft_frame_i_temp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_i_temp_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_2_ce0 = grp_kfft_fu_1282_fi_2_ce0;
    end else begin
        fft_frame_i_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_2_ce1 = grp_kfft_fu_1282_fi_2_ce1;
    end else begin
        fft_frame_i_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_2_we1 = grp_kfft_fu_1282_fi_2_we1;
    end else begin
        fft_frame_i_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_i_temp_3_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_3_address0 = grp_kfft_fu_1282_fi_3_address0;
    end else begin
        fft_frame_i_temp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_i_temp_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_3_ce0 = grp_kfft_fu_1282_fi_3_ce0;
    end else begin
        fft_frame_i_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_3_ce1 = grp_kfft_fu_1282_fi_3_ce1;
    end else begin
        fft_frame_i_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_i_temp_3_we1 = grp_kfft_fu_1282_fi_3_we1;
    end else begin
        fft_frame_i_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_r_temp_0_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_0_address0 = grp_kfft_fu_1282_fr_0_address0;
    end else begin
        fft_frame_r_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_r_temp_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_0_ce0 = grp_kfft_fu_1282_fr_0_ce0;
    end else begin
        fft_frame_r_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_0_ce1 = grp_kfft_fu_1282_fr_0_ce1;
    end else begin
        fft_frame_r_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_0_we1 = grp_kfft_fu_1282_fr_0_we1;
    end else begin
        fft_frame_r_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_r_temp_1_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_1_address0 = grp_kfft_fu_1282_fr_1_address0;
    end else begin
        fft_frame_r_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_r_temp_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_1_ce0 = grp_kfft_fu_1282_fr_1_ce0;
    end else begin
        fft_frame_r_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_1_ce1 = grp_kfft_fu_1282_fr_1_ce1;
    end else begin
        fft_frame_r_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_1_we1 = grp_kfft_fu_1282_fr_1_we1;
    end else begin
        fft_frame_r_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_r_temp_2_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_2_address0 = grp_kfft_fu_1282_fr_2_address0;
    end else begin
        fft_frame_r_temp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_r_temp_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_2_ce0 = grp_kfft_fu_1282_fr_2_ce0;
    end else begin
        fft_frame_r_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_2_ce1 = grp_kfft_fu_1282_fr_2_ce1;
    end else begin
        fft_frame_r_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_2_we1 = grp_kfft_fu_1282_fr_2_we1;
    end else begin
        fft_frame_r_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        fft_frame_r_temp_3_address0 = zext_ln97_2_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_3_address0 = grp_kfft_fu_1282_fr_3_address0;
    end else begin
        fft_frame_r_temp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        fft_frame_r_temp_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_3_ce0 = grp_kfft_fu_1282_fr_3_ce0;
    end else begin
        fft_frame_r_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_3_ce1 = grp_kfft_fu_1282_fr_3_ce1;
    end else begin
        fft_frame_r_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_frame_r_temp_3_we1 = grp_kfft_fu_1282_fr_3_we1;
    end else begin
        fft_frame_r_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fft_input_i_0_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        fft_input_i_0_address1 = zext_ln75_4_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_0_address1 = grp_kfft_fu_1282_pi_0_address1;
    end else begin
        fft_input_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_0_ce0 = grp_kfft_fu_1282_pi_0_ce0;
    end else begin
        fft_input_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_0_ce1 = grp_kfft_fu_1282_pi_0_ce1;
    end else begin
        fft_input_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0)))) begin
        fft_input_i_0_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_0_d1 = grp_kfft_fu_1282_pi_0_d1;
    end else begin
        fft_input_i_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd0)) | ((trunc_ln75_fu_1950_p1 == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_0_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_0_we1 = grp_kfft_fu_1282_pi_0_we1;
    end else begin
        fft_input_i_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fft_input_i_1_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        fft_input_i_1_address1 = zext_ln75_4_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_1_address1 = grp_kfft_fu_1282_pi_1_address1;
    end else begin
        fft_input_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_1_ce0 = grp_kfft_fu_1282_pi_1_ce0;
    end else begin
        fft_input_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_1_ce1 = grp_kfft_fu_1282_pi_1_ce1;
    end else begin
        fft_input_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0)))) begin
        fft_input_i_1_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_1_d1 = grp_kfft_fu_1282_pi_1_d1;
    end else begin
        fft_input_i_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd1)) | ((trunc_ln75_fu_1950_p1 == 2'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_1_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_1_we1 = grp_kfft_fu_1282_pi_1_we1;
    end else begin
        fft_input_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fft_input_i_2_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        fft_input_i_2_address1 = zext_ln75_4_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_2_address1 = grp_kfft_fu_1282_pi_2_address1;
    end else begin
        fft_input_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_2_ce0 = grp_kfft_fu_1282_pi_2_ce0;
    end else begin
        fft_input_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_2_ce1 = grp_kfft_fu_1282_pi_2_ce1;
    end else begin
        fft_input_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0)))) begin
        fft_input_i_2_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_2_d1 = grp_kfft_fu_1282_pi_2_d1;
    end else begin
        fft_input_i_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd2)) | ((trunc_ln75_fu_1950_p1 == 2'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_2_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_2_we1 = grp_kfft_fu_1282_pi_2_we1;
    end else begin
        fft_input_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fft_input_i_3_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        fft_input_i_3_address1 = zext_ln75_4_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_3_address1 = grp_kfft_fu_1282_pi_3_address1;
    end else begin
        fft_input_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_3_ce0 = grp_kfft_fu_1282_pi_3_ce0;
    end else begin
        fft_input_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_3_ce1 = grp_kfft_fu_1282_pi_3_ce1;
    end else begin
        fft_input_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0)))) begin
        fft_input_i_3_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_3_d1 = grp_kfft_fu_1282_pi_3_d1;
    end else begin
        fft_input_i_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd3)) | ((trunc_ln75_fu_1950_p1 == 2'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln72_fu_1924_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        fft_input_i_3_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fft_input_i_3_we1 = grp_kfft_fu_1282_pi_3_we1;
    end else begin
        fft_input_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter12 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        frames_address0 = frames_addr_1_reg_2292;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        frames_address0 = zext_ln50_8_fu_1681_p1;
    end else begin
        frames_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_address1 = zext_ln75_6_fu_1945_p1;
    end else if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        frames_address1 = frames_addr_1_reg_2292_pp2_iter17_reg;
    end else begin
        frames_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1)))) begin
        frames_ce0 = 1'b1;
    end else begin
        frames_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter18 == 1'b1)))) begin
        frames_ce1 = 1'b1;
    end else begin
        frames_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_0_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_0_address1 = frames_temp_0_addr_reg_2455;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_0_address1 = grp_kfft_fu_1282_pr_0_address1;
    end else begin
        frames_temp_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_0_ce0 = grp_kfft_fu_1282_pr_0_ce0;
    end else begin
        frames_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_0_ce1 = grp_kfft_fu_1282_pr_0_ce1;
    end else begin
        frames_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_0_d1 = 32'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_0_d1 = frames_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_0_d1 = grp_kfft_fu_1282_pr_0_d1;
    end else begin
        frames_temp_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd0)) | ((trunc_ln75_reg_2451 == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_0_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_0_we1 = grp_kfft_fu_1282_pr_0_we1;
    end else begin
        frames_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_1_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_1_address1 = frames_temp_1_addr_reg_2460;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_1_address1 = grp_kfft_fu_1282_pr_1_address1;
    end else begin
        frames_temp_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_1_ce0 = grp_kfft_fu_1282_pr_1_ce0;
    end else begin
        frames_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_1_ce1 = grp_kfft_fu_1282_pr_1_ce1;
    end else begin
        frames_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_1_d1 = 32'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_1_d1 = frames_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_1_d1 = grp_kfft_fu_1282_pr_1_d1;
    end else begin
        frames_temp_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd1)) | ((trunc_ln75_reg_2451 == 2'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_1_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_1_we1 = grp_kfft_fu_1282_pr_1_we1;
    end else begin
        frames_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_2_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_2_address1 = frames_temp_2_addr_reg_2465;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_2_address1 = grp_kfft_fu_1282_pr_2_address1;
    end else begin
        frames_temp_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_2_ce0 = grp_kfft_fu_1282_pr_2_ce0;
    end else begin
        frames_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_2_ce1 = grp_kfft_fu_1282_pr_2_ce1;
    end else begin
        frames_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_2_d1 = 32'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_2_d1 = frames_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_2_d1 = grp_kfft_fu_1282_pr_2_d1;
    end else begin
        frames_temp_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd2)) | ((trunc_ln75_reg_2451 == 2'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_2_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_2_we1 = grp_kfft_fu_1282_pr_2_we1;
    end else begin
        frames_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_3_address1 = zext_ln83_fu_1996_p1;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_3_address1 = frames_temp_3_addr_reg_2470;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_3_address1 = grp_kfft_fu_1282_pr_3_address1;
    end else begin
        frames_temp_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_3_ce0 = grp_kfft_fu_1282_pr_3_ce0;
    end else begin
        frames_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_3_ce1 = grp_kfft_fu_1282_pr_3_ce1;
    end else begin
        frames_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        frames_temp_3_d1 = 32'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        frames_temp_3_d1 = frames_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_3_d1 = grp_kfft_fu_1282_pr_3_d1;
    end else begin
        frames_temp_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (trunc_ln83_fu_1982_p1 == 2'd3)) | ((trunc_ln75_reg_2451 == 2'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        frames_temp_3_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frames_temp_3_we1 = grp_kfft_fu_1282_pr_3_we1;
    end else begin
        frames_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln44_reg_2152_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        frames_we0 = 1'b1;
    end else begin
        frames_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_2264_pp2_iter17_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter18 == 1'b1))) begin
        frames_we1 = 1'b1;
    end else begin
        frames_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        grp_fu_1306_p0 = tmp_41_reg_2545;
    end else if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_1306_p0 = frames_load_reg_2403;
    end else begin
        grp_fu_1306_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        grp_fu_1306_p1 = tmp_41_reg_2545;
    end else if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_1306_p1 = tmp_40_reg_2408;
    end else begin
        grp_fu_1306_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indices_0_ce0 = 1'b1;
    end else begin
        indices_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_0_ce1 = 1'b1;
    end else begin
        indices_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln40_reg_2138 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_0_we1 = 1'b1;
    end else begin
        indices_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indices_1_ce0 = 1'b1;
    end else begin
        indices_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_1_ce1 = 1'b1;
    end else begin
        indices_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln40_reg_2138 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_1_we1 = 1'b1;
    end else begin
        indices_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indices_2_ce0 = 1'b1;
    end else begin
        indices_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_2_ce1 = 1'b1;
    end else begin
        indices_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln40_reg_2138 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_2_we1 = 1'b1;
    end else begin
        indices_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indices_3_ce0 = 1'b1;
    end else begin
        indices_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_3_ce1 = 1'b1;
    end else begin
        indices_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln40_reg_2138 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indices_3_we1 = 1'b1;
    end else begin
        indices_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_0_ce0 = 1'b1;
    end else begin
        signal_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_1_ce0 = 1'b1;
    end else begin
        signal_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_2_ce0 = 1'b1;
    end else begin
        signal_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_3_ce0 = 1'b1;
    end else begin
        signal_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_4_ce0 = 1'b1;
    end else begin
        signal_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_5_ce0 = 1'b1;
    end else begin
        signal_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_6_ce0 = 1'b1;
    end else begin
        signal_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        signal_7_ce0 = 1'b1;
    end else begin
        signal_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_0_ce1 = 1'b1;
    end else begin
        spectrogram_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2495_pp5_iter10_reg == 2'd0) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_0_we1 = 1'b1;
    end else begin
        spectrogram_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_1_ce1 = 1'b1;
    end else begin
        spectrogram_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2495_pp5_iter10_reg == 2'd1) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_1_we1 = 1'b1;
    end else begin
        spectrogram_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_2_ce1 = 1'b1;
    end else begin
        spectrogram_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2495_pp5_iter10_reg == 2'd2) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_2_we1 = 1'b1;
    end else begin
        spectrogram_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_3_ce1 = 1'b1;
    end else begin
        spectrogram_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2495_pp5_iter10_reg == 2'd3) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter11 == 1'b1))) begin
        spectrogram_3_we1 = 1'b1;
    end else begin
        spectrogram_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln34_fu_1320_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln34_fu_1320_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln44_fu_1462_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln44_fu_1462_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln55_fu_1685_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln55_fu_1685_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln67_fu_1868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln72_fu_1924_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln72_fu_1924_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln80_fu_1976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_kfft_fu_1282_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln94_fu_2014_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)) & ~((ap_enable_reg_pp5_iter10 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter10 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter11 == 1'b1)) | ((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln94_fu_2014_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_1326_p2 = (indvar_flatten_reg_1139 + 15'd1);

assign add_ln40_1_fu_1425_p2 = (shl_ln40_1_mid2_fu_1387_p3 + zext_ln37_fu_1422_p1);

assign add_ln40_2_fu_1416_p2 = (zext_ln40_fu_1401_p1 + zext_ln40_1_fu_1412_p1);

assign add_ln40_3_fu_1448_p2 = (zext_ln40_3_fu_1445_p1 + add_ln40_2_fu_1416_p2);

assign add_ln40_fu_1435_p2 = (zext_ln40_2_fu_1431_p1 + shl_ln40_mid2_fu_1380_p3);

assign add_ln44_fu_1468_p2 = (indvar_flatten11_reg_1172 + 15'd1);

assign add_ln50_1_fu_1565_p2 = (zext_ln50_6_fu_1561_p1 + zext_ln50_fu_1529_p1);

assign add_ln50_2_fu_1574_p2 = (zext_ln50_7_fu_1571_p1 + add_ln50_1_fu_1565_p2);

assign add_ln50_3_fu_1583_p2 = (zext_ln50_9_fu_1580_p1 + add_ln50_fu_1548_p2);

assign add_ln50_fu_1548_p2 = (zext_ln50_1_fu_1533_p1 + zext_ln50_3_fu_1544_p1);

assign add_ln55_fu_1691_p2 = (indvar_flatten23_reg_1205 + 15'd1);

assign add_ln62_1_fu_1768_p2 = (add_ln62_fu_1759_p2 + zext_ln62_4_fu_1765_p1);

assign add_ln62_fu_1759_p2 = (zext_ln62_1_fu_1755_p1 + zext_ln62_fu_1744_p1);

assign add_ln75_2_fu_1940_p2 = (add_ln75_reg_2432 + zext_ln75_5_fu_1936_p1);

assign add_ln75_fu_1918_p2 = (zext_ln97_5_fu_1892_p1 + zext_ln75_fu_1914_p1);

assign add_ln97_2_fu_2086_p2 = (add_ln97_reg_2427 + zext_ln97_7_fu_2083_p1);

assign add_ln97_3_fu_2096_p2 = (zext_ln97_6_reg_2422 + zext_ln97_7_fu_2083_p1);

assign add_ln97_fu_1900_p2 = (zext_ln97_4_fu_1880_p1 + zext_ln97_6_fu_1896_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd14];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp5_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp5_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp5_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp5_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp5_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp5_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp5_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp5_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp5_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign cosines_0_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_10_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_11_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_12_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_13_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_14_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_15_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_16_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_17_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_18_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_19_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_1_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_2_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_3_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_4_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_5_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_6_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_7_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_8_address0 = zext_ln62_2_fu_1794_p1;

assign cosines_9_address0 = zext_ln62_2_fu_1794_p1;

assign grp_fu_1725_p1 = 10'd20;

assign grp_kfft_fu_1282_ap_start = grp_kfft_fu_1282_ap_start_reg;

assign i_12_fu_1474_p2 = (6'd1 + ap_phi_mux_i1_0_phi_fu_1187_p4);

assign i_13_fu_1697_p2 = (ap_phi_mux_i3_0_phi_fu_1220_p4 + 6'd1);

assign i_14_fu_1874_p2 = (i5_0_reg_1238 + 6'd1);

assign i_fu_1332_p2 = (6'd1 + ap_phi_mux_i_0_phi_fu_1154_p4);

assign icmp_ln34_fu_1320_p2 = ((indvar_flatten_reg_1139 == 15'd31360) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1338_p2 = ((j_0_reg_1161 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_1462_p2 = ((indvar_flatten11_reg_1172 == 15'd31360) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1480_p2 = ((j2_0_reg_1194 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1685_p2 = ((indvar_flatten23_reg_1205 == 15'd31360) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1703_p2 = ((j4_0_reg_1227 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_1868_p2 = ((i5_0_reg_1238 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1924_p2 = ((j6_0_reg_1249 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_1976_p2 = ((j7_0_reg_1260 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_2014_p2 = ((j8_0_reg_1271 == 10'd513) ? 1'b1 : 1'b0);

assign indices_0_address0 = zext_ln50_10_fu_1589_p1;

assign indices_0_address1 = zext_ln40_4_fu_1454_p1;

assign indices_1_address0 = zext_ln50_10_fu_1589_p1;

assign indices_1_address1 = zext_ln40_4_fu_1454_p1;

assign indices_2_address0 = zext_ln50_10_fu_1589_p1;

assign indices_2_address1 = zext_ln40_4_fu_1454_p1;

assign indices_3_address0 = zext_ln50_10_fu_1589_p1;

assign indices_3_address1 = zext_ln40_4_fu_1454_p1;

assign j_4_fu_1516_p2 = (10'd1 + select_ln50_fu_1486_p3);

assign j_5_fu_1731_p2 = (select_ln62_fu_1709_p3 + 10'd1);

assign j_6_fu_1930_p2 = (j6_0_reg_1249 + 10'd1);

assign j_7_fu_2008_p2 = (j7_0_reg_1260 + 11'd1);

assign j_8_fu_2020_p2 = (j8_0_reg_1271 + 10'd1);

assign j_fu_1374_p2 = (select_ln34_fu_1344_p3 + 10'd1);

assign lshr_ln1_fu_1986_p4 = {{j7_0_reg_1260[10:2]}};

assign lshr_ln2_fu_2030_p4 = {{j8_0_reg_1271[9:2]}};

assign lshr_ln50_1_fu_1634_p4 = {{tmp_38_fu_1616_p6[15:3]}};

assign lshr_ln_fu_1954_p4 = {{j6_0_reg_1249[9:2]}};

assign mul_ln62_fu_2108_p0 = mul_ln62_fu_2108_p00;

assign mul_ln62_fu_2108_p00 = select_ln62_reg_2273_pp2_iter10_reg;

assign mul_ln62_fu_2108_p1 = 22'd1639;

assign select_ln34_1_fu_1352_p3 = ((icmp_ln37_fu_1338_p2[0:0] === 1'b1) ? i_fu_1332_p2 : ap_phi_mux_i_0_phi_fu_1154_p4);

assign select_ln34_fu_1344_p3 = ((icmp_ln37_fu_1338_p2[0:0] === 1'b1) ? 10'd0 : j_0_reg_1161);

assign select_ln50_1_fu_1494_p3 = ((icmp_ln47_fu_1480_p2[0:0] === 1'b1) ? i_12_fu_1474_p2 : ap_phi_mux_i1_0_phi_fu_1187_p4);

assign select_ln50_fu_1486_p3 = ((icmp_ln47_fu_1480_p2[0:0] === 1'b1) ? 10'd0 : j2_0_reg_1194);

assign select_ln62_1_fu_1717_p3 = ((icmp_ln58_fu_1703_p2[0:0] === 1'b1) ? i_13_fu_1697_p2 : ap_phi_mux_i3_0_phi_fu_1220_p4);

assign select_ln62_fu_1709_p3 = ((icmp_ln58_fu_1703_p2[0:0] === 1'b1) ? 10'd0 : j4_0_reg_1227);

assign sext_ln62_fu_1791_p1 = $signed(tmp_91_reg_2298);

assign shl_ln40_1_mid2_fu_1387_p3 = {{select_ln34_1_reg_2129}, {6'd0}};

assign shl_ln40_mid2_fu_1380_p3 = {{select_ln34_1_reg_2129}, {8'd0}};

assign signal_0_address0 = zext_ln50_5_fu_1644_p1;

assign signal_1_address0 = zext_ln50_5_fu_1644_p1;

assign signal_2_address0 = zext_ln50_5_fu_1644_p1;

assign signal_3_address0 = zext_ln50_5_fu_1644_p1;

assign signal_4_address0 = zext_ln50_5_fu_1644_p1;

assign signal_5_address0 = zext_ln50_5_fu_1644_p1;

assign signal_6_address0 = zext_ln50_5_fu_1644_p1;

assign signal_7_address0 = zext_ln50_5_fu_1644_p1;

assign spectrogram_0_address1 = zext_ln97_8_fu_2091_p1;

assign spectrogram_0_d1 = tmp_36_reg_2562;

assign spectrogram_1_address1 = zext_ln97_9_fu_2101_p1;

assign spectrogram_1_d1 = tmp_36_reg_2562;

assign spectrogram_2_address1 = zext_ln97_9_fu_2101_p1;

assign spectrogram_2_d1 = tmp_36_reg_2562;

assign spectrogram_3_address1 = zext_ln97_9_fu_2101_p1;

assign spectrogram_3_d1 = tmp_36_reg_2562;

assign tmp_38_fu_1616_p1 = indices_0_q0;

assign tmp_38_fu_1616_p2 = indices_1_q0;

assign tmp_38_fu_1616_p3 = indices_2_q0;

assign tmp_38_fu_1616_p4 = indices_3_q0;

assign tmp_38_fu_1616_p5 = trunc_ln50_reg_2174_pp1_iter1_reg;

assign tmp_39_fu_1659_p9 = trunc_ln50_1_reg_2214;

assign tmp_40_fu_1822_p21 = grp_fu_1725_p2;

assign tmp_56_fu_1394_p3 = {{select_ln34_1_reg_2129}, {7'd0}};

assign tmp_57_fu_1405_p3 = {{select_ln34_1_reg_2129}, {5'd0}};

assign tmp_58_fu_1522_p3 = {{select_ln50_1_reg_2166}, {7'd0}};

assign tmp_59_fu_1537_p3 = {{select_ln50_1_reg_2166}, {5'd0}};

assign tmp_60_fu_1554_p3 = {{select_ln50_1_reg_2166}, {9'd0}};

assign tmp_61_fu_1737_p3 = {{select_ln62_1_reg_2280_pp2_iter10_reg}, {9'd0}};

assign tmp_62_fu_1748_p3 = {{select_ln62_1_reg_2280_pp2_iter10_reg}, {7'd0}};

assign tmp_63_fu_1884_p3 = {{i5_0_reg_1238}, {7'd0}};

assign tmp_64_fu_1906_p3 = {{i5_0_reg_1238}, {9'd0}};

assign trunc_ln40_fu_1360_p1 = select_ln34_fu_1344_p3[1:0];

assign trunc_ln50_1_fu_1630_p1 = tmp_38_fu_1616_p6[2:0];

assign trunc_ln50_fu_1502_p1 = select_ln50_fu_1486_p3[1:0];

assign trunc_ln75_fu_1950_p1 = j6_0_reg_1249[1:0];

assign trunc_ln83_fu_1982_p1 = j7_0_reg_1260[1:0];

assign trunc_ln97_fu_2026_p1 = j8_0_reg_1271[1:0];

assign zext_ln37_fu_1422_p1 = select_ln34_reg_2124;

assign zext_ln40_1_fu_1412_p1 = tmp_57_fu_1405_p3;

assign zext_ln40_2_fu_1431_p1 = add_ln40_1_fu_1425_p2;

assign zext_ln40_3_fu_1445_p1 = tmp_89_reg_2142;

assign zext_ln40_4_fu_1454_p1 = add_ln40_3_fu_1448_p2;

assign zext_ln40_fu_1401_p1 = tmp_56_fu_1394_p3;

assign zext_ln50_10_fu_1589_p1 = add_ln50_3_fu_1583_p2;

assign zext_ln50_1_fu_1533_p1 = tmp_58_fu_1522_p3;

assign zext_ln50_3_fu_1544_p1 = tmp_59_fu_1537_p3;

assign zext_ln50_5_fu_1644_p1 = lshr_ln50_1_fu_1634_p4;

assign zext_ln50_6_fu_1561_p1 = tmp_60_fu_1554_p3;

assign zext_ln50_7_fu_1571_p1 = select_ln50_reg_2161;

assign zext_ln50_8_fu_1681_p1 = add_ln50_2_reg_2189_pp1_iter3_reg;

assign zext_ln50_9_fu_1580_p1 = tmp_90_reg_2179;

assign zext_ln50_fu_1529_p1 = tmp_58_fu_1522_p3;

assign zext_ln62_1_fu_1755_p1 = tmp_62_fu_1748_p3;

assign zext_ln62_2_fu_1794_p1 = $unsigned(sext_ln62_fu_1791_p1);

assign zext_ln62_4_fu_1765_p1 = select_ln62_reg_2273_pp2_iter10_reg;

assign zext_ln62_5_fu_1774_p1 = add_ln62_1_fu_1768_p2;

assign zext_ln62_fu_1744_p1 = tmp_61_fu_1737_p3;

assign zext_ln75_4_fu_1964_p1 = lshr_ln_fu_1954_p4;

assign zext_ln75_5_fu_1936_p1 = j6_0_reg_1249;

assign zext_ln75_6_fu_1945_p1 = add_ln75_2_fu_1940_p2;

assign zext_ln75_fu_1914_p1 = tmp_64_fu_1906_p3;

assign zext_ln83_fu_1996_p1 = lshr_ln1_fu_1986_p4;

assign zext_ln97_2_fu_2040_p1 = lshr_ln2_fu_2030_p4;

assign zext_ln97_4_fu_1880_p1 = i5_0_reg_1238;

assign zext_ln97_5_fu_1892_p1 = tmp_63_fu_1884_p3;

assign zext_ln97_6_fu_1896_p1 = tmp_63_fu_1884_p3;

assign zext_ln97_7_fu_2083_p1 = lshr_ln2_reg_2500_pp5_iter10_reg;

assign zext_ln97_8_fu_2091_p1 = add_ln97_2_fu_2086_p2;

assign zext_ln97_9_fu_2101_p1 = add_ln97_3_fu_2096_p2;

assign zext_ln97_fu_2052_p1 = trunc_ln97_reg_2495;

always @ (posedge ap_clk) begin
    zext_ln97_6_reg_2422[6:0] <= 7'b0000000;
    zext_ln97_6_reg_2422[13] <= 1'b0;
    add_ln75_reg_2432[6:0] <= 7'b0000000;
end

endmodule //calc_stft
