// Seed: 159782571
module module_0 (
    output tri1  id_0,
    input  wor   id_1,
    output wor   id_2,
    input  tri1  id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    input wor id_7,
    output tri id_8,
    input uwire id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12
    , id_20,
    input wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wand id_17,
    output uwire id_18
);
  assign id_17 = id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_4,
      id_4,
      id_6
  );
endmodule
