<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>radeon_drv.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_drv.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_drv.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='radeon_drv.h.html'>radeon_drv.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: radeon_drv.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/* radeon_drv.h -- Private header for radeon driver -*- linux-c -*-</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2000 VA Linux Systems, Inc., Fremont, California.</i></td></tr>
<tr><th id="7">7</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="10">10</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="11">11</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="12">12</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="13">13</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="14">14</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="17">17</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="18">18</th><td><i> * Software.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="22">22</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="23">23</th><td><i> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="26">26</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * Authors:</i></td></tr>
<tr><th id="29">29</th><td><i> *    Kevin E. Martin &lt;martin@valinux.com&gt;</i></td></tr>
<tr><th id="30">30</th><td><i> *    Gareth Hughes &lt;gareth@valinux.com&gt;</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/__RADEON_DRV_H__">__RADEON_DRV_H__</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/__RADEON_DRV_H__" data-ref="_M/__RADEON_DRV_H__">__RADEON_DRV_H__</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/linux/firmware.h.html">&lt;linux/firmware.h&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/linux/platform_device.h.html">&lt;linux/platform_device.h&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/drm/drm_legacy.h.html">&lt;drm/drm_legacy.h&gt;</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/drm/ati_pcigart.h.html">&lt;drm/ati_pcigart.h&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="radeon_family.h.html">"radeon_family.h"</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* General customization:</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DRIVER_AUTHOR" data-ref="_M/DRIVER_AUTHOR">DRIVER_AUTHOR</dfn>		"Gareth Hughes, Keith Whitwell, others."</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DRIVER_NAME" data-ref="_M/DRIVER_NAME">DRIVER_NAME</dfn>		"radeon"</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DRIVER_DESC" data-ref="_M/DRIVER_DESC">DRIVER_DESC</dfn>		"ATI Radeon"</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DRIVER_DATE" data-ref="_M/DRIVER_DATE">DRIVER_DATE</dfn>		"20080528"</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* Interface history:</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> * 1.1 - ??</i></td></tr>
<tr><th id="55">55</th><td><i> * 1.2 - Add vertex2 ioctl (keith)</i></td></tr>
<tr><th id="56">56</th><td><i> *     - Add stencil capability to clear ioctl (gareth, keith)</i></td></tr>
<tr><th id="57">57</th><td><i> *     - Increase MAX_TEXTURE_LEVELS (brian)</i></td></tr>
<tr><th id="58">58</th><td><i> * 1.3 - Add cmdbuf ioctl (keith)</i></td></tr>
<tr><th id="59">59</th><td><i> *     - Add support for new radeon packets (keith)</i></td></tr>
<tr><th id="60">60</th><td><i> *     - Add getparam ioctl (keith)</i></td></tr>
<tr><th id="61">61</th><td><i> *     - Add flip-buffers ioctl, deprecate fullscreen foo (keith).</i></td></tr>
<tr><th id="62">62</th><td><i> * 1.4 - Add scratch registers to get_param ioctl.</i></td></tr>
<tr><th id="63">63</th><td><i> * 1.5 - Add r200 packets to cmdbuf ioctl</i></td></tr>
<tr><th id="64">64</th><td><i> *     - Add r200 function to init ioctl</i></td></tr>
<tr><th id="65">65</th><td><i> *     - Add 'scalar2' instruction to cmdbuf</i></td></tr>
<tr><th id="66">66</th><td><i> * 1.6 - Add static GART memory manager</i></td></tr>
<tr><th id="67">67</th><td><i> *       Add irq handler (won't be turned on unless X server knows to)</i></td></tr>
<tr><th id="68">68</th><td><i> *       Add irq ioctls and irq_active getparam.</i></td></tr>
<tr><th id="69">69</th><td><i> *       Add wait command for cmdbuf ioctl</i></td></tr>
<tr><th id="70">70</th><td><i> *       Add GART offset query for getparam</i></td></tr>
<tr><th id="71">71</th><td><i> * 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5]</i></td></tr>
<tr><th id="72">72</th><td><i> *       and R200_PP_CUBIC_OFFSET_F1_[0..5].</i></td></tr>
<tr><th id="73">73</th><td><i> *       Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and</i></td></tr>
<tr><th id="74">74</th><td><i> *       R200_EMIT_PP_CUBIC_OFFSETS_[0..5].  (brian)</i></td></tr>
<tr><th id="75">75</th><td><i> * 1.8 - Remove need to call cleanup ioctls on last client exit (keith)</i></td></tr>
<tr><th id="76">76</th><td><i> *       Add 'GET' queries for starting additional clients on different VT's.</i></td></tr>
<tr><th id="77">77</th><td><i> * 1.9 - Add DRM_IOCTL_RADEON_CP_RESUME ioctl.</i></td></tr>
<tr><th id="78">78</th><td><i> *       Add texture rectangle support for r100.</i></td></tr>
<tr><th id="79">79</th><td><i> * 1.10- Add SETPARAM ioctl; first parameter to set is FB_LOCATION, which</i></td></tr>
<tr><th id="80">80</th><td><i> *       clients use to tell the DRM where they think the framebuffer is</i></td></tr>
<tr><th id="81">81</th><td><i> *       located in the card's address space</i></td></tr>
<tr><th id="82">82</th><td><i> * 1.11- Add packet R200_EMIT_RB3D_BLENDCOLOR to support GL_EXT_blend_color</i></td></tr>
<tr><th id="83">83</th><td><i> *       and GL_EXT_blend_[func|equation]_separate on r200</i></td></tr>
<tr><th id="84">84</th><td><i> * 1.12- Add R300 CP microcode support - this just loads the CP on r300</i></td></tr>
<tr><th id="85">85</th><td><i> *       (No 3D support yet - just microcode loading).</i></td></tr>
<tr><th id="86">86</th><td><i> * 1.13- Add packet R200_EMIT_TCL_POINT_SPRITE_CNTL for ARB_point_parameters</i></td></tr>
<tr><th id="87">87</th><td><i> *     - Add hyperz support, add hyperz flags to clear ioctl.</i></td></tr>
<tr><th id="88">88</th><td><i> * 1.14- Add support for color tiling</i></td></tr>
<tr><th id="89">89</th><td><i> *     - Add R100/R200 surface allocation/free support</i></td></tr>
<tr><th id="90">90</th><td><i> * 1.15- Add support for texture micro tiling</i></td></tr>
<tr><th id="91">91</th><td><i> *     - Add support for r100 cube maps</i></td></tr>
<tr><th id="92">92</th><td><i> * 1.16- Add R200_EMIT_PP_TRI_PERF_CNTL packet to support brilinear</i></td></tr>
<tr><th id="93">93</th><td><i> *       texture filtering on r200</i></td></tr>
<tr><th id="94">94</th><td><i> * 1.17- Add initial support for R300 (3D).</i></td></tr>
<tr><th id="95">95</th><td><i> * 1.18- Add support for GL_ATI_fragment_shader, new packets</i></td></tr>
<tr><th id="96">96</th><td><i> *       R200_EMIT_PP_AFS_0/1, R200_EMIT_PP_TXCTLALL_0-5 (replaces</i></td></tr>
<tr><th id="97">97</th><td><i> *       R200_EMIT_PP_TXFILTER_0-5, 2 more regs) and R200_EMIT_ATF_TFACTOR</i></td></tr>
<tr><th id="98">98</th><td><i> *       (replaces R200_EMIT_TFACTOR_0 (8 consts instead of 6)</i></td></tr>
<tr><th id="99">99</th><td><i> * 1.19- Add support for gart table in FB memory and PCIE r300</i></td></tr>
<tr><th id="100">100</th><td><i> * 1.20- Add support for r300 texrect</i></td></tr>
<tr><th id="101">101</th><td><i> * 1.21- Add support for card type getparam</i></td></tr>
<tr><th id="102">102</th><td><i> * 1.22- Add support for texture cache flushes (R300_TX_CNTL)</i></td></tr>
<tr><th id="103">103</th><td><i> * 1.23- Add new radeon memory map work from benh</i></td></tr>
<tr><th id="104">104</th><td><i> * 1.24- Add general-purpose packet for manipulating scratch registers (r300)</i></td></tr>
<tr><th id="105">105</th><td><i> * 1.25- Add support for r200 vertex programs (R200_EMIT_VAP_PVS_CNTL,</i></td></tr>
<tr><th id="106">106</th><td><i> *       new packet type)</i></td></tr>
<tr><th id="107">107</th><td><i> * 1.26- Add support for variable size PCI(E) gart aperture</i></td></tr>
<tr><th id="108">108</th><td><i> * 1.27- Add support for IGP GART</i></td></tr>
<tr><th id="109">109</th><td><i> * 1.28- Add support for VBL on CRTC2</i></td></tr>
<tr><th id="110">110</th><td><i> * 1.29- R500 3D cmd buffer support</i></td></tr>
<tr><th id="111">111</th><td><i> * 1.30- Add support for occlusion queries</i></td></tr>
<tr><th id="112">112</th><td><i> * 1.31- Add support for num Z pipes from GET_PARAM</i></td></tr>
<tr><th id="113">113</th><td><i> * 1.32- fixes for rv740 setup</i></td></tr>
<tr><th id="114">114</th><td><i> * 1.33- Add r6xx/r7xx const buffer support</i></td></tr>
<tr><th id="115">115</th><td><i> * 1.34- fix evergreen/cayman GS register</i></td></tr>
<tr><th id="116">116</th><td><i> */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/DRIVER_MAJOR" data-ref="_M/DRIVER_MAJOR">DRIVER_MAJOR</dfn>		1</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/DRIVER_MINOR" data-ref="_M/DRIVER_MINOR">DRIVER_MINOR</dfn>		34</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/DRIVER_PATCHLEVEL" data-ref="_M/DRIVER_PATCHLEVEL">DRIVER_PATCHLEVEL</dfn>	0</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>long</em> <a class="decl fn" href="radeon_drv.c.html#radeon_drm_ioctl" title='radeon_drm_ioctl' data-ref="radeon_drm_ioctl" data-ref-filename="radeon_drm_ioctl" id="radeon_drm_ioctl">radeon_drm_ioctl</a>(<b>struct</b> <a class="type" href="../../../../../../sys/types.h.html#file" title='file' data-ref="file" data-ref-filename="file">file</a> *<dfn class="local col5 decl" id="5filp" title='filp' data-type='struct file *' data-ref="5filp" data-ref-filename="5filp">filp</dfn>,</td></tr>
<tr><th id="122">122</th><td>		      <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="6cmd" title='cmd' data-type='unsigned int' data-ref="6cmd" data-ref-filename="6cmd">cmd</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="7arg" title='arg' data-type='unsigned long' data-ref="7arg" data-ref-filename="7arg">arg</dfn>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* The rest of the file is DEPRECATED! */</i></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="125">ifdef</span> <span class="macro" data-ref="_M/CONFIG_DRM_RADEON_UMS">CONFIG_DRM_RADEON_UMS</span></u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><b>enum</b> radeon_cp_microcode_version {</td></tr>
<tr><th id="128">128</th><td>	UCODE_R100,</td></tr>
<tr><th id="129">129</th><td>	UCODE_R200,</td></tr>
<tr><th id="130">130</th><td>	UCODE_R300,</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>typedef</b> <b>struct</b> drm_radeon_freelist {</td></tr>
<tr><th id="134">134</th><td>	<em>unsigned</em> <em>int</em> age;</td></tr>
<tr><th id="135">135</th><td>	<b>struct</b> drm_buf *buf;</td></tr>
<tr><th id="136">136</th><td>	<b>struct</b> drm_radeon_freelist *next;</td></tr>
<tr><th id="137">137</th><td>	<b>struct</b> drm_radeon_freelist *prev;</td></tr>
<tr><th id="138">138</th><td>} drm_radeon_freelist_t;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><b>typedef</b> <b>struct</b> drm_radeon_ring_buffer {</td></tr>
<tr><th id="141">141</th><td>	u32 *start;</td></tr>
<tr><th id="142">142</th><td>	u32 *end;</td></tr>
<tr><th id="143">143</th><td>	<em>int</em> size;</td></tr>
<tr><th id="144">144</th><td>	<em>int</em> size_l2qw;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<em>int</em> rptr_update; <i>/* Double Words */</i></td></tr>
<tr><th id="147">147</th><td>	<em>int</em> rptr_update_l2qw; <i>/* log2 Quad Words */</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>	<em>int</em> fetch_size; <i>/* Double Words */</i></td></tr>
<tr><th id="150">150</th><td>	<em>int</em> fetch_size_l2ow; <i>/* log2 Oct Words */</i></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	u32 tail;</td></tr>
<tr><th id="153">153</th><td>	u32 tail_mask;</td></tr>
<tr><th id="154">154</th><td>	<em>int</em> space;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>	<em>int</em> high_mark;</td></tr>
<tr><th id="157">157</th><td>} drm_radeon_ring_buffer_t;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><b>typedef</b> <b>struct</b> drm_radeon_depth_clear_t {</td></tr>
<tr><th id="160">160</th><td>	u32 rb3d_cntl;</td></tr>
<tr><th id="161">161</th><td>	u32 rb3d_zstencilcntl;</td></tr>
<tr><th id="162">162</th><td>	u32 se_cntl;</td></tr>
<tr><th id="163">163</th><td>} drm_radeon_depth_clear_t;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>struct</b> drm_radeon_driver_file_fields {</td></tr>
<tr><th id="166">166</th><td>	int64_t radeon_fb_delta;</td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><b>struct</b> mem_block {</td></tr>
<tr><th id="170">170</th><td>	<b>struct</b> mem_block *next;</td></tr>
<tr><th id="171">171</th><td>	<b>struct</b> mem_block *prev;</td></tr>
<tr><th id="172">172</th><td>	<em>int</em> start;</td></tr>
<tr><th id="173">173</th><td>	<em>int</em> size;</td></tr>
<tr><th id="174">174</th><td>	<b>struct</b> drm_file *file_priv; <i>/* NULL: free, -1: heap, other: real files */</i></td></tr>
<tr><th id="175">175</th><td>};</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><b>struct</b> radeon_surface {</td></tr>
<tr><th id="178">178</th><td>	<em>int</em> refcount;</td></tr>
<tr><th id="179">179</th><td>	u32 lower;</td></tr>
<tr><th id="180">180</th><td>	u32 upper;</td></tr>
<tr><th id="181">181</th><td>	u32 flags;</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>struct</b> radeon_virt_surface {</td></tr>
<tr><th id="185">185</th><td>	<em>int</em> surface_index;</td></tr>
<tr><th id="186">186</th><td>	u32 lower;</td></tr>
<tr><th id="187">187</th><td>	u32 upper;</td></tr>
<tr><th id="188">188</th><td>	u32 flags;</td></tr>
<tr><th id="189">189</th><td>	<b>struct</b> drm_file *file_priv;</td></tr>
<tr><th id="190">190</th><td><u>#define PCIGART_FILE_PRIV	((void *) -1L)</u></td></tr>
<tr><th id="191">191</th><td>};</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define RADEON_FLUSH_EMITED	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="194">194</th><td><u>#define RADEON_PURGE_EMITED	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><b>struct</b> drm_radeon_master_private {</td></tr>
<tr><th id="197">197</th><td>	drm_local_map_t *sarea;</td></tr>
<tr><th id="198">198</th><td>	drm_radeon_sarea_t *sarea_priv;</td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>typedef</b> <b>struct</b> drm_radeon_private {</td></tr>
<tr><th id="202">202</th><td>	drm_radeon_ring_buffer_t ring;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>	u32 fb_location;</td></tr>
<tr><th id="205">205</th><td>	u32 fb_size;</td></tr>
<tr><th id="206">206</th><td>	<em>int</em> new_memmap;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>	<em>int</em> gart_size;</td></tr>
<tr><th id="209">209</th><td>	u32 gart_vm_start;</td></tr>
<tr><th id="210">210</th><td>	<em>unsigned</em> <em>long</em> gart_buffers_offset;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>	<em>int</em> cp_mode;</td></tr>
<tr><th id="213">213</th><td>	<em>int</em> cp_running;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>	drm_radeon_freelist_t *head;</td></tr>
<tr><th id="216">216</th><td>	drm_radeon_freelist_t *tail;</td></tr>
<tr><th id="217">217</th><td>	<em>int</em> last_buf;</td></tr>
<tr><th id="218">218</th><td>	<em>int</em> writeback_works;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>	<em>int</em> usec_timeout;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>	<em>int</em> microcode_version;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<b>struct</b> {</td></tr>
<tr><th id="225">225</th><td>		u32 boxes;</td></tr>
<tr><th id="226">226</th><td>		<em>int</em> freelist_timeouts;</td></tr>
<tr><th id="227">227</th><td>		<em>int</em> freelist_loops;</td></tr>
<tr><th id="228">228</th><td>		<em>int</em> requested_bufs;</td></tr>
<tr><th id="229">229</th><td>		<em>int</em> last_frame_reads;</td></tr>
<tr><th id="230">230</th><td>		<em>int</em> last_clear_reads;</td></tr>
<tr><th id="231">231</th><td>		<em>int</em> clears;</td></tr>
<tr><th id="232">232</th><td>		<em>int</em> texture_uploads;</td></tr>
<tr><th id="233">233</th><td>	} stats;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>	<em>int</em> do_boxes;</td></tr>
<tr><th id="236">236</th><td>	<em>int</em> page_flipping;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	u32 color_fmt;</td></tr>
<tr><th id="239">239</th><td>	<em>unsigned</em> <em>int</em> front_offset;</td></tr>
<tr><th id="240">240</th><td>	<em>unsigned</em> <em>int</em> front_pitch;</td></tr>
<tr><th id="241">241</th><td>	<em>unsigned</em> <em>int</em> back_offset;</td></tr>
<tr><th id="242">242</th><td>	<em>unsigned</em> <em>int</em> back_pitch;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>	u32 depth_fmt;</td></tr>
<tr><th id="245">245</th><td>	<em>unsigned</em> <em>int</em> depth_offset;</td></tr>
<tr><th id="246">246</th><td>	<em>unsigned</em> <em>int</em> depth_pitch;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>	u32 front_pitch_offset;</td></tr>
<tr><th id="249">249</th><td>	u32 back_pitch_offset;</td></tr>
<tr><th id="250">250</th><td>	u32 depth_pitch_offset;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>	drm_radeon_depth_clear_t depth_clear;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>	<em>unsigned</em> <em>long</em> ring_offset;</td></tr>
<tr><th id="255">255</th><td>	<em>unsigned</em> <em>long</em> ring_rptr_offset;</td></tr>
<tr><th id="256">256</th><td>	<em>unsigned</em> <em>long</em> buffers_offset;</td></tr>
<tr><th id="257">257</th><td>	<em>unsigned</em> <em>long</em> gart_textures_offset;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>	drm_local_map_t *sarea;</td></tr>
<tr><th id="260">260</th><td>	drm_local_map_t *cp_ring;</td></tr>
<tr><th id="261">261</th><td>	drm_local_map_t *ring_rptr;</td></tr>
<tr><th id="262">262</th><td>	drm_local_map_t *gart_textures;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>	<b>struct</b> mem_block *gart_heap;</td></tr>
<tr><th id="265">265</th><td>	<b>struct</b> mem_block *fb_heap;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<i>/* SW interrupt */</i></td></tr>
<tr><th id="268">268</th><td>	wait_queue_head_t swi_queue;</td></tr>
<tr><th id="269">269</th><td>	atomic_t swi_emitted;</td></tr>
<tr><th id="270">270</th><td>	<em>int</em> vblank_crtc;</td></tr>
<tr><th id="271">271</th><td>	uint32_t irq_enable_reg;</td></tr>
<tr><th id="272">272</th><td>	uint32_t r500_disp_irq_reg;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>	<b>struct</b> radeon_surface surfaces[RADEON_MAX_SURFACES];</td></tr>
<tr><th id="275">275</th><td>	<b>struct</b> radeon_virt_surface virt_surfaces[<var>2</var> * RADEON_MAX_SURFACES];</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>	<em>unsigned</em> <em>long</em> pcigart_offset;</td></tr>
<tr><th id="278">278</th><td>	<em>unsigned</em> <em>int</em> pcigart_offset_set;</td></tr>
<tr><th id="279">279</th><td>	<b>struct</b> drm_ati_pcigart_info gart_info;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>	u32 scratch_ages[<var>5</var>];</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>	<em>int</em> have_z_offset;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>	<i>/* starting from here on, data is preserved across an open */</i></td></tr>
<tr><th id="286">286</th><td>	uint32_t flags;		<i>/* see radeon_chip_flags */</i></td></tr>
<tr><th id="287">287</th><td>	resource_size_t fb_aper_offset;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<em>int</em> num_gb_pipes;</td></tr>
<tr><th id="290">290</th><td>	<em>int</em> num_z_pipes;</td></tr>
<tr><th id="291">291</th><td>	<em>int</em> track_flush;</td></tr>
<tr><th id="292">292</th><td>	drm_local_map_t *mmio;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>	<i>/* r6xx/r7xx pipe/shader config */</i></td></tr>
<tr><th id="295">295</th><td>	<em>int</em> r600_max_pipes;</td></tr>
<tr><th id="296">296</th><td>	<em>int</em> r600_max_tile_pipes;</td></tr>
<tr><th id="297">297</th><td>	<em>int</em> r600_max_simds;</td></tr>
<tr><th id="298">298</th><td>	<em>int</em> r600_max_backends;</td></tr>
<tr><th id="299">299</th><td>	<em>int</em> r600_max_gprs;</td></tr>
<tr><th id="300">300</th><td>	<em>int</em> r600_max_threads;</td></tr>
<tr><th id="301">301</th><td>	<em>int</em> r600_max_stack_entries;</td></tr>
<tr><th id="302">302</th><td>	<em>int</em> r600_max_hw_contexts;</td></tr>
<tr><th id="303">303</th><td>	<em>int</em> r600_max_gs_threads;</td></tr>
<tr><th id="304">304</th><td>	<em>int</em> r600_sx_max_export_size;</td></tr>
<tr><th id="305">305</th><td>	<em>int</em> r600_sx_max_export_pos_size;</td></tr>
<tr><th id="306">306</th><td>	<em>int</em> r600_sx_max_export_smx_size;</td></tr>
<tr><th id="307">307</th><td>	<em>int</em> r600_sq_num_cf_insts;</td></tr>
<tr><th id="308">308</th><td>	<em>int</em> r700_sx_num_of_sets;</td></tr>
<tr><th id="309">309</th><td>	<em>int</em> r700_sc_prim_fifo_size;</td></tr>
<tr><th id="310">310</th><td>	<em>int</em> r700_sc_hiz_tile_fifo_size;</td></tr>
<tr><th id="311">311</th><td>	<em>int</em> r700_sc_earlyz_tile_fifo_fize;</td></tr>
<tr><th id="312">312</th><td>	<em>int</em> r600_group_size;</td></tr>
<tr><th id="313">313</th><td>	<em>int</em> r600_npipes;</td></tr>
<tr><th id="314">314</th><td>	<em>int</em> r600_nbanks;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>	<b>struct</b> mutex cs_mutex;</td></tr>
<tr><th id="317">317</th><td>	u32 cs_id_scnt;</td></tr>
<tr><th id="318">318</th><td>	u32 cs_id_wcnt;</td></tr>
<tr><th id="319">319</th><td>	<i>/* r6xx/r7xx drm blit vertex buffer */</i></td></tr>
<tr><th id="320">320</th><td>	<b>struct</b> drm_buf *blit_vb;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>	<i>/* firmware */</i></td></tr>
<tr><th id="323">323</th><td>	<em>const</em> <b>struct</b> firmware *me_fw, *pfp_fw;</td></tr>
<tr><th id="324">324</th><td>} drm_radeon_private_t;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><b>typedef</b> <b>struct</b> drm_radeon_buf_priv {</td></tr>
<tr><th id="327">327</th><td>	u32 age;</td></tr>
<tr><th id="328">328</th><td>} drm_radeon_buf_priv_t;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><b>struct</b> drm_buffer;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><b>typedef</b> <b>struct</b> drm_radeon_kcmd_buffer {</td></tr>
<tr><th id="333">333</th><td>	<em>int</em> bufsz;</td></tr>
<tr><th id="334">334</th><td>	<b>struct</b> drm_buffer *buffer;</td></tr>
<tr><th id="335">335</th><td>	<em>int</em> nbox;</td></tr>
<tr><th id="336">336</th><td>	<b>struct</b> drm_clip_rect __user *boxes;</td></tr>
<tr><th id="337">337</th><td>} drm_radeon_kcmd_buffer_t;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><b>extern</b> <em>int</em> radeon_no_wb;</td></tr>
<tr><th id="340">340</th><td><b>extern</b> <b>struct</b> drm_ioctl_desc radeon_ioctls[];</td></tr>
<tr><th id="341">341</th><td><b>extern</b> <em>int</em> radeon_max_ioctl;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><b>extern</b> u32 radeon_get_ring_head(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="344">344</th><td><b>extern</b> <em>void</em> radeon_set_ring_head(drm_radeon_private_t *dev_priv, u32 val);</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define GET_RING_HEAD(dev_priv)	radeon_get_ring_head(dev_priv)</u></td></tr>
<tr><th id="347">347</th><td><u>#define SET_RING_HEAD(dev_priv, val) radeon_set_ring_head(dev_priv, val)</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* Check whether the given hardware address is inside the framebuffer or the</i></td></tr>
<tr><th id="350">350</th><td><i> * GART area.</i></td></tr>
<tr><th id="351">351</th><td><i> */</i></td></tr>
<tr><th id="352">352</th><td><em>static</em> <b>__inline__</b> <em>int</em> radeon_check_offset(drm_radeon_private_t *dev_priv,</td></tr>
<tr><th id="353">353</th><td>					  u64 off)</td></tr>
<tr><th id="354">354</th><td>{</td></tr>
<tr><th id="355">355</th><td>	u32 fb_start = dev_priv-&gt;fb_location;</td></tr>
<tr><th id="356">356</th><td>	u32 fb_end = fb_start + dev_priv-&gt;fb_size - <var>1</var>;</td></tr>
<tr><th id="357">357</th><td>	u32 gart_start = dev_priv-&gt;gart_vm_start;</td></tr>
<tr><th id="358">358</th><td>	u32 gart_end = gart_start + dev_priv-&gt;gart_size - <var>1</var>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	<b>return</b> ((off &gt;= fb_start &amp;&amp; off &lt;= fb_end) ||</td></tr>
<tr><th id="361">361</th><td>		(off &gt;= gart_start &amp;&amp; off &lt;= gart_end));</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* radeon_state.c */</i></td></tr>
<tr><th id="365">365</th><td><b>extern</b> <em>void</em> radeon_cp_discard_buffer(<b>struct</b> drm_device *dev, <b>struct</b> drm_master *master, <b>struct</b> drm_buf *buf);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>				<i>/* radeon_cp.c */</i></td></tr>
<tr><th id="368">368</th><td><b>extern</b> <em>int</em> radeon_cp_init(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="369">369</th><td><b>extern</b> <em>int</em> radeon_cp_start(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="370">370</th><td><b>extern</b> <em>int</em> radeon_cp_stop(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="371">371</th><td><b>extern</b> <em>int</em> radeon_cp_reset(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="372">372</th><td><b>extern</b> <em>int</em> radeon_cp_idle(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="373">373</th><td><b>extern</b> <em>int</em> radeon_cp_resume(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="374">374</th><td><b>extern</b> <em>int</em> radeon_engine_reset(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="375">375</th><td><b>extern</b> <em>int</em> radeon_fullscreen(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="376">376</th><td><b>extern</b> <em>int</em> radeon_cp_buffers(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="377">377</th><td><b>extern</b> u32 radeon_read_fb_location(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="378">378</th><td><b>extern</b> <em>void</em> radeon_write_agp_location(drm_radeon_private_t *dev_priv, u32 agp_loc);</td></tr>
<tr><th id="379">379</th><td><b>extern</b> <em>void</em> radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base);</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><b>extern</b> <em>void</em> radeon_freelist_reset(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="382">382</th><td><b>extern</b> <b>struct</b> drm_buf *radeon_freelist_get(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><b>extern</b> <em>int</em> radeon_wait_ring(drm_radeon_private_t * dev_priv, <em>int</em> n);</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><b>extern</b> <em>int</em> radeon_do_cp_idle(drm_radeon_private_t * dev_priv);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><b>extern</b> <em>int</em> radeon_driver_preinit(<b>struct</b> drm_device *dev, <em>unsigned</em> <em>long</em> flags);</td></tr>
<tr><th id="389">389</th><td><b>extern</b> <em>int</em> radeon_presetup(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="390">390</th><td><b>extern</b> <em>int</em> radeon_driver_postcleanup(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><b>extern</b> <em>int</em> radeon_mem_alloc(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="393">393</th><td><b>extern</b> <em>int</em> radeon_mem_free(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="394">394</th><td><b>extern</b> <em>int</em> radeon_mem_init_heap(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="395">395</th><td><b>extern</b> <em>void</em> radeon_mem_takedown(<b>struct</b> mem_block **heap);</td></tr>
<tr><th id="396">396</th><td><b>extern</b> <em>void</em> radeon_mem_release(<b>struct</b> drm_file *file_priv,</td></tr>
<tr><th id="397">397</th><td>			       <b>struct</b> mem_block *heap);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><b>extern</b> <em>void</em> radeon_enable_bm(<b>struct</b> drm_radeon_private *dev_priv);</td></tr>
<tr><th id="400">400</th><td><b>extern</b> u32 radeon_read_ring_rptr(drm_radeon_private_t *dev_priv, u32 off);</td></tr>
<tr><th id="401">401</th><td><b>extern</b> <em>void</em> radeon_write_ring_rptr(drm_radeon_private_t *dev_priv, u32 off, u32 val);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>				<i>/* radeon_irq.c */</i></td></tr>
<tr><th id="404">404</th><td><b>extern</b> <em>void</em> radeon_irq_set_state(<b>struct</b> drm_device *dev, u32 mask, <em>int</em> state);</td></tr>
<tr><th id="405">405</th><td><b>extern</b> <em>int</em> radeon_irq_emit(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="406">406</th><td><b>extern</b> <em>int</em> radeon_irq_wait(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><b>extern</b> <em>void</em> radeon_do_release(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="409">409</th><td><b>extern</b> u32 radeon_get_vblank_counter(<b>struct</b> drm_device *dev, <em>unsigned</em> <em>int</em> pipe);</td></tr>
<tr><th id="410">410</th><td><b>extern</b> <em>int</em> radeon_enable_vblank(<b>struct</b> drm_device *dev, <em>unsigned</em> <em>int</em> pipe);</td></tr>
<tr><th id="411">411</th><td><b>extern</b> <em>void</em> radeon_disable_vblank(<b>struct</b> drm_device *dev, <em>unsigned</em> <em>int</em> pipe);</td></tr>
<tr><th id="412">412</th><td><b>extern</b> irqreturn_t radeon_driver_irq_handler(<em>int</em> irq, <em>void</em> *arg);</td></tr>
<tr><th id="413">413</th><td><b>extern</b> <em>void</em> radeon_driver_irq_preinstall(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="414">414</th><td><b>extern</b> <em>int</em> radeon_driver_irq_postinstall(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="415">415</th><td><b>extern</b> <em>void</em> radeon_driver_irq_uninstall(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="416">416</th><td><b>extern</b> <em>void</em> radeon_enable_interrupt(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="417">417</th><td><b>extern</b> <em>int</em> radeon_vblank_crtc_get(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="418">418</th><td><b>extern</b> <em>int</em> radeon_vblank_crtc_set(<b>struct</b> drm_device *dev, int64_t value);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><b>extern</b> <em>int</em> radeon_driver_load(<b>struct</b> drm_device *dev, <em>unsigned</em> <em>long</em> flags);</td></tr>
<tr><th id="421">421</th><td><b>extern</b> <em>int</em> radeon_driver_unload(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="422">422</th><td><b>extern</b> <em>int</em> radeon_driver_firstopen(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="423">423</th><td><b>extern</b> <em>void</em> radeon_driver_preclose(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="424">424</th><td>				   <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="425">425</th><td><b>extern</b> <em>void</em> radeon_driver_postclose(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="426">426</th><td>				    <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="427">427</th><td><b>extern</b> <em>void</em> radeon_driver_lastclose(<b>struct</b> drm_device * dev);</td></tr>
<tr><th id="428">428</th><td><b>extern</b> <em>int</em> radeon_driver_open(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="429">429</th><td>			      <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="430">430</th><td><b>extern</b> <em>long</em> radeon_compat_ioctl(<b>struct</b> file *filp, <em>unsigned</em> <em>int</em> cmd,</td></tr>
<tr><th id="431">431</th><td>				<em>unsigned</em> <em>long</em> arg);</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><b>extern</b> <em>int</em> radeon_master_create(<b>struct</b> drm_device *dev, <b>struct</b> drm_master *master);</td></tr>
<tr><th id="434">434</th><td><b>extern</b> <em>void</em> radeon_master_destroy(<b>struct</b> drm_device *dev, <b>struct</b> drm_master *master);</td></tr>
<tr><th id="435">435</th><td><b>extern</b> <em>void</em> radeon_cp_dispatch_flip(<b>struct</b> drm_device *dev, <b>struct</b> drm_master *master);</td></tr>
<tr><th id="436">436</th><td><i>/* r300_cmdbuf.c */</i></td></tr>
<tr><th id="437">437</th><td><b>extern</b> <em>void</em> r300_init_reg_flags(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><b>extern</b> <em>int</em> r300_do_cp_cmdbuf(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="440">440</th><td>			     <b>struct</b> drm_file *file_priv,</td></tr>
<tr><th id="441">441</th><td>			     drm_radeon_kcmd_buffer_t *cmdbuf);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/* r600_cp.c */</i></td></tr>
<tr><th id="444">444</th><td><b>extern</b> <em>int</em> r600_do_engine_reset(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="445">445</th><td><b>extern</b> <em>int</em> r600_do_cleanup_cp(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="446">446</th><td><b>extern</b> <em>int</em> r600_do_init_cp(<b>struct</b> drm_device *dev, drm_radeon_init_t *init,</td></tr>
<tr><th id="447">447</th><td>			   <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="448">448</th><td><b>extern</b> <em>int</em> r600_do_resume_cp(<b>struct</b> drm_device *dev, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="449">449</th><td><b>extern</b> <em>int</em> r600_do_cp_idle(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="450">450</th><td><b>extern</b> <em>void</em> r600_do_cp_start(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="451">451</th><td><b>extern</b> <em>void</em> r600_do_cp_reset(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="452">452</th><td><b>extern</b> <em>void</em> r600_do_cp_stop(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="453">453</th><td><b>extern</b> <em>int</em> r600_cp_dispatch_indirect(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="454">454</th><td>				     <b>struct</b> drm_buf *buf, <em>int</em> start, <em>int</em> end);</td></tr>
<tr><th id="455">455</th><td><b>extern</b> <em>int</em> r600_page_table_init(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="456">456</th><td><b>extern</b> <em>void</em> r600_page_table_cleanup(<b>struct</b> drm_device *dev, <b>struct</b> drm_ati_pcigart_info *gart_info);</td></tr>
<tr><th id="457">457</th><td><b>extern</b> <em>int</em> r600_cs_legacy_ioctl(<b>struct</b> drm_device *dev, <em>void</em> *data, <b>struct</b> drm_file *fpriv);</td></tr>
<tr><th id="458">458</th><td><b>extern</b> <em>void</em> r600_cp_dispatch_swap(<b>struct</b> drm_device *dev, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="459">459</th><td><b>extern</b> <em>int</em> r600_cp_dispatch_texture(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="460">460</th><td>				    <b>struct</b> drm_file *file_priv,</td></tr>
<tr><th id="461">461</th><td>				    drm_radeon_texture_t *tex,</td></tr>
<tr><th id="462">462</th><td>				    drm_radeon_tex_image_t *image);</td></tr>
<tr><th id="463">463</th><td><i>/* r600_blit.c */</i></td></tr>
<tr><th id="464">464</th><td><b>extern</b> <em>int</em> r600_prepare_blit_copy(<b>struct</b> drm_device *dev, <b>struct</b> drm_file *file_priv);</td></tr>
<tr><th id="465">465</th><td><b>extern</b> <em>void</em> r600_done_blit_copy(<b>struct</b> drm_device *dev);</td></tr>
<tr><th id="466">466</th><td><b>extern</b> <em>void</em> r600_blit_copy(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="467">467</th><td>			   uint64_t src_gpu_addr, uint64_t dst_gpu_addr,</td></tr>
<tr><th id="468">468</th><td>			   <em>int</em> size_bytes);</td></tr>
<tr><th id="469">469</th><td><b>extern</b> <em>void</em> r600_blit_swap(<b>struct</b> drm_device *dev,</td></tr>
<tr><th id="470">470</th><td>			   uint64_t src_gpu_addr, uint64_t dst_gpu_addr,</td></tr>
<tr><th id="471">471</th><td>			   <em>int</em> sx, <em>int</em> sy, <em>int</em> dx, <em>int</em> dy,</td></tr>
<tr><th id="472">472</th><td>			   <em>int</em> w, <em>int</em> h, <em>int</em> src_pitch, <em>int</em> dst_pitch, <em>int</em> cpp);</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* Flags for stats.boxes</i></td></tr>
<tr><th id="475">475</th><td><i> */</i></td></tr>
<tr><th id="476">476</th><td><u>#define RADEON_BOX_DMA_IDLE      0x1</u></td></tr>
<tr><th id="477">477</th><td><u>#define RADEON_BOX_RING_FULL     0x2</u></td></tr>
<tr><th id="478">478</th><td><u>#define RADEON_BOX_FLIP          0x4</u></td></tr>
<tr><th id="479">479</th><td><u>#define RADEON_BOX_WAIT_IDLE     0x8</u></td></tr>
<tr><th id="480">480</th><td><u>#define RADEON_BOX_TEXTURE_LOAD  0x10</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i>/* Register definitions, register access macros and drmAddMap constants</i></td></tr>
<tr><th id="483">483</th><td><i> * for Radeon kernel driver.</i></td></tr>
<tr><th id="484">484</th><td><i> */</i></td></tr>
<tr><th id="485">485</th><td><u>#define RADEON_MM_INDEX		        0x0000</u></td></tr>
<tr><th id="486">486</th><td><u>#define RADEON_MM_DATA		        0x0004</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define RADEON_AGP_COMMAND		0x0f60</u></td></tr>
<tr><th id="489">489</th><td><u>#define RADEON_AGP_COMMAND_PCI_CONFIG   0x0060	/* offset in PCI config */</u></td></tr>
<tr><th id="490">490</th><td><u>#	define RADEON_AGP_ENABLE	(1&lt;&lt;8)</u></td></tr>
<tr><th id="491">491</th><td><u>#define RADEON_AUX_SCISSOR_CNTL		0x26f0</u></td></tr>
<tr><th id="492">492</th><td><u>#	define RADEON_EXCLUSIVE_SCISSOR_0	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="493">493</th><td><u>#	define RADEON_EXCLUSIVE_SCISSOR_1	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="494">494</th><td><u>#	define RADEON_EXCLUSIVE_SCISSOR_2	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="495">495</th><td><u>#	define RADEON_SCISSOR_0_ENABLE		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="496">496</th><td><u>#	define RADEON_SCISSOR_1_ENABLE		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="497">497</th><td><u>#	define RADEON_SCISSOR_2_ENABLE		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i>/*</i></td></tr>
<tr><th id="500">500</th><td><i> * PCIE radeons (rv370/rv380, rv410, r423/r430/r480, r5xx)</i></td></tr>
<tr><th id="501">501</th><td><i> * don't have an explicit bus mastering disable bit.  It's handled</i></td></tr>
<tr><th id="502">502</th><td><i> * by the PCI D-states.  PMI_BM_DIS disables D-state bus master</i></td></tr>
<tr><th id="503">503</th><td><i> * handling, not bus mastering itself.</i></td></tr>
<tr><th id="504">504</th><td><i> */</i></td></tr>
<tr><th id="505">505</th><td><u>#define RADEON_BUS_CNTL			0x0030</u></td></tr>
<tr><th id="506">506</th><td><i>/* r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */</i></td></tr>
<tr><th id="507">507</th><td><u>#	define RADEON_BUS_MASTER_DIS		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="508">508</th><td><i>/* rs600/rs690/rs740 */</i></td></tr>
<tr><th id="509">509</th><td><u>#	define RS600_BUS_MASTER_DIS		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="510">510</th><td><u>#	define RS600_MSI_REARM		        (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="511">511</th><td><i>/* see RS400_MSI_REARM in AIC_CNTL for rs480 */</i></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define RADEON_BUS_CNTL1		0x0034</u></td></tr>
<tr><th id="514">514</th><td><u>#	define RADEON_PMI_BM_DIS		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="515">515</th><td><u>#	define RADEON_PMI_INT_DIS		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define RV370_BUS_CNTL			0x004c</u></td></tr>
<tr><th id="518">518</th><td><u>#	define RV370_PMI_BM_DIS		        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="519">519</th><td><u>#	define RV370_PMI_INT_DIS		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><u>#define RADEON_MSI_REARM_EN		0x0160</u></td></tr>
<tr><th id="522">522</th><td><i>/* rv370/rv380, rv410, r423/r430/r480, r5xx */</i></td></tr>
<tr><th id="523">523</th><td><u>#	define RV370_MSI_REARM_EN		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define RADEON_CLOCK_CNTL_DATA		0x000c</u></td></tr>
<tr><th id="526">526</th><td><u>#	define RADEON_PLL_WR_EN			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="527">527</th><td><u>#define RADEON_CLOCK_CNTL_INDEX		0x0008</u></td></tr>
<tr><th id="528">528</th><td><u>#define RADEON_CONFIG_APER_SIZE		0x0108</u></td></tr>
<tr><th id="529">529</th><td><u>#define RADEON_CONFIG_MEMSIZE		0x00f8</u></td></tr>
<tr><th id="530">530</th><td><u>#define RADEON_CRTC_OFFSET		0x0224</u></td></tr>
<tr><th id="531">531</th><td><u>#define RADEON_CRTC_OFFSET_CNTL		0x0228</u></td></tr>
<tr><th id="532">532</th><td><u>#	define RADEON_CRTC_TILE_EN		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="533">533</th><td><u>#	define RADEON_CRTC_OFFSET_FLIP_CNTL	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="534">534</th><td><u>#define RADEON_CRTC2_OFFSET		0x0324</u></td></tr>
<tr><th id="535">535</th><td><u>#define RADEON_CRTC2_OFFSET_CNTL	0x0328</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define RADEON_PCIE_INDEX               0x0030</u></td></tr>
<tr><th id="538">538</th><td><u>#define RADEON_PCIE_DATA                0x0034</u></td></tr>
<tr><th id="539">539</th><td><u>#define RADEON_PCIE_TX_GART_CNTL	0x10</u></td></tr>
<tr><th id="540">540</th><td><u>#	define RADEON_PCIE_TX_GART_EN		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="541">541</th><td><u>#	define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="542">542</th><td><u>#	define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="543">543</th><td><u>#	define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD   (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="544">544</th><td><u>#	define RADEON_PCIE_TX_GART_MODE_32_128_CACHE	(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="545">545</th><td><u>#	define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="546">546</th><td><u>#	define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN      (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="547">547</th><td><u>#	define RADEON_PCIE_TX_GART_INVALIDATE_TLB	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="548">548</th><td><u>#define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11</u></td></tr>
<tr><th id="549">549</th><td><u>#define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12</u></td></tr>
<tr><th id="550">550</th><td><u>#define RADEON_PCIE_TX_GART_BASE	0x13</u></td></tr>
<tr><th id="551">551</th><td><u>#define RADEON_PCIE_TX_GART_START_LO	0x14</u></td></tr>
<tr><th id="552">552</th><td><u>#define RADEON_PCIE_TX_GART_START_HI	0x15</u></td></tr>
<tr><th id="553">553</th><td><u>#define RADEON_PCIE_TX_GART_END_LO	0x16</u></td></tr>
<tr><th id="554">554</th><td><u>#define RADEON_PCIE_TX_GART_END_HI	0x17</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><u>#define RS480_NB_MC_INDEX               0x168</u></td></tr>
<tr><th id="557">557</th><td><u>#	define RS480_NB_MC_IND_WR_EN	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="558">558</th><td><u>#define RS480_NB_MC_DATA                0x16c</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><u>#define RS690_MC_INDEX                  0x78</u></td></tr>
<tr><th id="561">561</th><td><u>#   define RS690_MC_INDEX_MASK          0x1ff</u></td></tr>
<tr><th id="562">562</th><td><u>#   define RS690_MC_INDEX_WR_EN         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="563">563</th><td><u>#   define RS690_MC_INDEX_WR_ACK        0x7f</u></td></tr>
<tr><th id="564">564</th><td><u>#define RS690_MC_DATA                   0x7c</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i>/* MC indirect registers */</i></td></tr>
<tr><th id="567">567</th><td><u>#define RS480_MC_MISC_CNTL              0x18</u></td></tr>
<tr><th id="568">568</th><td><u>#	define RS480_DISABLE_GTW	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="569">569</th><td><i>/* switch between MCIND GART and MM GART registers. 0 = mmgart, 1 = mcind gart */</i></td></tr>
<tr><th id="570">570</th><td><u>#	define RS480_GART_INDEX_REG_EN	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="571">571</th><td><u>#	define RS690_BLOCK_GFX_D3_EN	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="572">572</th><td><u>#define RS480_K8_FB_LOCATION            0x1e</u></td></tr>
<tr><th id="573">573</th><td><u>#define RS480_GART_FEATURE_ID           0x2b</u></td></tr>
<tr><th id="574">574</th><td><u>#	define RS480_HANG_EN	        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="575">575</th><td><u>#	define RS480_TLB_ENABLE	        (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="576">576</th><td><u>#	define RS480_P2P_ENABLE	        (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="577">577</th><td><u>#	define RS480_GTW_LAC_EN	        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="578">578</th><td><u>#	define RS480_2LEVEL_GART	(0 &lt;&lt; 30)</u></td></tr>
<tr><th id="579">579</th><td><u>#	define RS480_1LEVEL_GART	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="580">580</th><td><u>#	define RS480_PDC_EN	        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="581">581</th><td><u>#define RS480_GART_BASE                 0x2c</u></td></tr>
<tr><th id="582">582</th><td><u>#define RS480_GART_CACHE_CNTRL          0x2e</u></td></tr>
<tr><th id="583">583</th><td><u>#	define RS480_GART_CACHE_INVALIDATE (1 &lt;&lt; 0) /* wait for it to clear */</u></td></tr>
<tr><th id="584">584</th><td><u>#define RS480_AGP_ADDRESS_SPACE_SIZE    0x38</u></td></tr>
<tr><th id="585">585</th><td><u>#	define RS480_GART_EN	        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="586">586</th><td><u>#	define RS480_VA_SIZE_32MB	(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="587">587</th><td><u>#	define RS480_VA_SIZE_64MB	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="588">588</th><td><u>#	define RS480_VA_SIZE_128MB	(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="589">589</th><td><u>#	define RS480_VA_SIZE_256MB	(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="590">590</th><td><u>#	define RS480_VA_SIZE_512MB	(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="591">591</th><td><u>#	define RS480_VA_SIZE_1GB	(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="592">592</th><td><u>#	define RS480_VA_SIZE_2GB	(6 &lt;&lt; 1)</u></td></tr>
<tr><th id="593">593</th><td><u>#define RS480_AGP_MODE_CNTL             0x39</u></td></tr>
<tr><th id="594">594</th><td><u>#	define RS480_POST_GART_Q_SIZE	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="595">595</th><td><u>#	define RS480_NONGART_SNOOP	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="596">596</th><td><u>#	define RS480_AGP_RD_BUF_SIZE	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="597">597</th><td><u>#	define RS480_REQ_TYPE_SNOOP_SHIFT 22</u></td></tr>
<tr><th id="598">598</th><td><u>#	define RS480_REQ_TYPE_SNOOP_MASK  0x3</u></td></tr>
<tr><th id="599">599</th><td><u>#	define RS480_REQ_TYPE_SNOOP_DIS	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="600">600</th><td><u>#define RS480_MC_MISC_UMA_CNTL          0x5f</u></td></tr>
<tr><th id="601">601</th><td><u>#define RS480_MC_MCLK_CNTL              0x7a</u></td></tr>
<tr><th id="602">602</th><td><u>#define RS480_MC_UMA_DUALCH_CNTL        0x86</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define RS690_MC_FB_LOCATION            0x100</u></td></tr>
<tr><th id="605">605</th><td><u>#define RS690_MC_AGP_LOCATION           0x101</u></td></tr>
<tr><th id="606">606</th><td><u>#define RS690_MC_AGP_BASE               0x102</u></td></tr>
<tr><th id="607">607</th><td><u>#define RS690_MC_AGP_BASE_2             0x103</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define RS600_MC_INDEX                          0x70</u></td></tr>
<tr><th id="610">610</th><td><u>#       define RS600_MC_ADDR_MASK               0xffff</u></td></tr>
<tr><th id="611">611</th><td><u>#       define RS600_MC_IND_SEQ_RBS_0           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="612">612</th><td><u>#       define RS600_MC_IND_SEQ_RBS_1           (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="613">613</th><td><u>#       define RS600_MC_IND_SEQ_RBS_2           (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="614">614</th><td><u>#       define RS600_MC_IND_SEQ_RBS_3           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="615">615</th><td><u>#       define RS600_MC_IND_AIC_RBS             (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="616">616</th><td><u>#       define RS600_MC_IND_CITF_ARB0           (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="617">617</th><td><u>#       define RS600_MC_IND_CITF_ARB1           (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="618">618</th><td><u>#       define RS600_MC_IND_WR_EN               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="619">619</th><td><u>#define RS600_MC_DATA                           0x74</u></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><u>#define RS600_MC_STATUS                         0x0</u></td></tr>
<tr><th id="622">622</th><td><u>#       define RS600_MC_IDLE                    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="623">623</th><td><u>#define RS600_MC_FB_LOCATION                    0x4</u></td></tr>
<tr><th id="624">624</th><td><u>#define RS600_MC_AGP_LOCATION                   0x5</u></td></tr>
<tr><th id="625">625</th><td><u>#define RS600_AGP_BASE                          0x6</u></td></tr>
<tr><th id="626">626</th><td><u>#define RS600_AGP_BASE_2                        0x7</u></td></tr>
<tr><th id="627">627</th><td><u>#define RS600_MC_CNTL1                          0x9</u></td></tr>
<tr><th id="628">628</th><td><u>#       define RS600_ENABLE_PAGE_TABLES         (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="629">629</th><td><u>#define RS600_MC_PT0_CNTL                       0x100</u></td></tr>
<tr><th id="630">630</th><td><u>#       define RS600_ENABLE_PT                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="631">631</th><td><u>#       define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="632">632</th><td><u>#       define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="633">633</th><td><u>#       define RS600_INVALIDATE_ALL_L1_TLBS     (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="634">634</th><td><u>#       define RS600_INVALIDATE_L2_CACHE        (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="635">635</th><td><u>#define RS600_MC_PT0_CONTEXT0_CNTL              0x102</u></td></tr>
<tr><th id="636">636</th><td><u>#       define RS600_ENABLE_PAGE_TABLE          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="637">637</th><td><u>#       define RS600_PAGE_TABLE_TYPE_FLAT       (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="638">638</th><td><u>#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR   0x112</u></td></tr>
<tr><th id="639">639</th><td><u>#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR  0x114</u></td></tr>
<tr><th id="640">640</th><td><u>#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c</u></td></tr>
<tr><th id="641">641</th><td><u>#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR    0x12c</u></td></tr>
<tr><th id="642">642</th><td><u>#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR   0x13c</u></td></tr>
<tr><th id="643">643</th><td><u>#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR     0x14c</u></td></tr>
<tr><th id="644">644</th><td><u>#define RS600_MC_PT0_CLIENT0_CNTL               0x16c</u></td></tr>
<tr><th id="645">645</th><td><u>#       define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="646">646</th><td><u>#       define RS600_TRANSLATION_MODE_OVERRIDE              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="647">647</th><td><u>#       define RS600_SYSTEM_ACCESS_MODE_MASK                (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="648">648</th><td><u>#       define RS600_SYSTEM_ACCESS_MODE_PA_ONLY             (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="649">649</th><td><u>#       define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="650">650</th><td><u>#       define RS600_SYSTEM_ACCESS_MODE_IN_SYS              (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="651">651</th><td><u>#       define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS          (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="652">652</th><td><u>#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH        (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="653">653</th><td><u>#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="654">654</th><td><u>#       define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="655">655</th><td><u>#       define RS600_ENABLE_FRAGMENT_PROCESSING (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="656">656</th><td><u>#       define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="657">657</th><td><u>#       define RS600_INVALIDATE_L1_TLB          (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#define R520_MC_IND_INDEX 0x70</u></td></tr>
<tr><th id="660">660</th><td><u>#define R520_MC_IND_WR_EN (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="661">661</th><td><u>#define R520_MC_IND_DATA  0x74</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define RV515_MC_FB_LOCATION 0x01</u></td></tr>
<tr><th id="664">664</th><td><u>#define RV515_MC_AGP_LOCATION 0x02</u></td></tr>
<tr><th id="665">665</th><td><u>#define RV515_MC_AGP_BASE     0x03</u></td></tr>
<tr><th id="666">666</th><td><u>#define RV515_MC_AGP_BASE_2   0x04</u></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><u>#define R520_MC_FB_LOCATION 0x04</u></td></tr>
<tr><th id="669">669</th><td><u>#define R520_MC_AGP_LOCATION 0x05</u></td></tr>
<tr><th id="670">670</th><td><u>#define R520_MC_AGP_BASE     0x06</u></td></tr>
<tr><th id="671">671</th><td><u>#define R520_MC_AGP_BASE_2   0x07</u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#define RADEON_MPP_TB_CONFIG		0x01c0</u></td></tr>
<tr><th id="674">674</th><td><u>#define RADEON_MEM_CNTL			0x0140</u></td></tr>
<tr><th id="675">675</th><td><u>#define RADEON_MEM_SDRAM_MODE_REG	0x0158</u></td></tr>
<tr><th id="676">676</th><td><u>#define RADEON_AGP_BASE_2		0x015c /* r200+ only */</u></td></tr>
<tr><th id="677">677</th><td><u>#define RS480_AGP_BASE_2		0x0164</u></td></tr>
<tr><th id="678">678</th><td><u>#define RADEON_AGP_BASE			0x0170</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><i>/* pipe config regs */</i></td></tr>
<tr><th id="681">681</th><td><u>#define R400_GB_PIPE_SELECT             0x402c</u></td></tr>
<tr><th id="682">682</th><td><u>#define RV530_GB_PIPE_SELECT2           0x4124</u></td></tr>
<tr><th id="683">683</th><td><u>#define R500_DYN_SCLK_PWMEM_PIPE        0x000d /* PLL */</u></td></tr>
<tr><th id="684">684</th><td><u>#define R300_GB_TILE_CONFIG             0x4018</u></td></tr>
<tr><th id="685">685</th><td><u>#       define R300_ENABLE_TILING       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="686">686</th><td><u>#       define R300_PIPE_COUNT_RV350    (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="687">687</th><td><u>#       define R300_PIPE_COUNT_R300     (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="688">688</th><td><u>#       define R300_PIPE_COUNT_R420_3P  (6 &lt;&lt; 1)</u></td></tr>
<tr><th id="689">689</th><td><u>#       define R300_PIPE_COUNT_R420     (7 &lt;&lt; 1)</u></td></tr>
<tr><th id="690">690</th><td><u>#       define R300_TILE_SIZE_8         (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="691">691</th><td><u>#       define R300_TILE_SIZE_16        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="692">692</th><td><u>#       define R300_TILE_SIZE_32        (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="693">693</th><td><u>#       define R300_SUBPIXEL_1_12       (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="694">694</th><td><u>#       define R300_SUBPIXEL_1_16       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="695">695</th><td><u>#define R300_DST_PIPE_CONFIG            0x170c</u></td></tr>
<tr><th id="696">696</th><td><u>#       define R300_PIPE_AUTO_CONFIG    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="697">697</th><td><u>#define R300_RB2D_DSTCACHE_MODE         0x3428</u></td></tr>
<tr><th id="698">698</th><td><u>#       define R300_DC_AUTOFLUSH_ENABLE (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="699">699</th><td><u>#       define R300_DC_DC_DISABLE_IGNORE_PE (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><u>#define RADEON_RB3D_COLOROFFSET		0x1c40</u></td></tr>
<tr><th id="702">702</th><td><u>#define RADEON_RB3D_COLORPITCH		0x1c48</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><u>#define	RADEON_SRC_X_Y			0x1590</u></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><u>#define RADEON_DP_GUI_MASTER_CNTL	0x146c</u></td></tr>
<tr><th id="707">707</th><td><u>#	define RADEON_GMC_SRC_PITCH_OFFSET_CNTL	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="708">708</th><td><u>#	define RADEON_GMC_DST_PITCH_OFFSET_CNTL	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="709">709</th><td><u>#	define RADEON_GMC_BRUSH_SOLID_COLOR	(13 &lt;&lt; 4)</u></td></tr>
<tr><th id="710">710</th><td><u>#	define RADEON_GMC_BRUSH_NONE		(15 &lt;&lt; 4)</u></td></tr>
<tr><th id="711">711</th><td><u>#	define RADEON_GMC_DST_16BPP		(4 &lt;&lt; 8)</u></td></tr>
<tr><th id="712">712</th><td><u>#	define RADEON_GMC_DST_24BPP		(5 &lt;&lt; 8)</u></td></tr>
<tr><th id="713">713</th><td><u>#	define RADEON_GMC_DST_32BPP		(6 &lt;&lt; 8)</u></td></tr>
<tr><th id="714">714</th><td><u>#	define RADEON_GMC_DST_DATATYPE_SHIFT	8</u></td></tr>
<tr><th id="715">715</th><td><u>#	define RADEON_GMC_SRC_DATATYPE_COLOR	(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="716">716</th><td><u>#	define RADEON_DP_SRC_SOURCE_MEMORY	(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="717">717</th><td><u>#	define RADEON_DP_SRC_SOURCE_HOST_DATA	(3 &lt;&lt; 24)</u></td></tr>
<tr><th id="718">718</th><td><u>#	define RADEON_GMC_CLR_CMP_CNTL_DIS	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="719">719</th><td><u>#	define RADEON_GMC_WR_MSK_DIS		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="720">720</th><td><u>#	define RADEON_ROP3_S			0x00cc0000</u></td></tr>
<tr><th id="721">721</th><td><u>#	define RADEON_ROP3_P			0x00f00000</u></td></tr>
<tr><th id="722">722</th><td><u>#define RADEON_DP_WRITE_MASK		0x16cc</u></td></tr>
<tr><th id="723">723</th><td><u>#define RADEON_SRC_PITCH_OFFSET		0x1428</u></td></tr>
<tr><th id="724">724</th><td><u>#define RADEON_DST_PITCH_OFFSET		0x142c</u></td></tr>
<tr><th id="725">725</th><td><u>#define RADEON_DST_PITCH_OFFSET_C	0x1c80</u></td></tr>
<tr><th id="726">726</th><td><u>#	define RADEON_DST_TILE_LINEAR		(0 &lt;&lt; 30)</u></td></tr>
<tr><th id="727">727</th><td><u>#	define RADEON_DST_TILE_MACRO		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="728">728</th><td><u>#	define RADEON_DST_TILE_MICRO		(2 &lt;&lt; 30)</u></td></tr>
<tr><th id="729">729</th><td><u>#	define RADEON_DST_TILE_BOTH		(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><u>#define RADEON_SCRATCH_REG0		0x15e0</u></td></tr>
<tr><th id="732">732</th><td><u>#define RADEON_SCRATCH_REG1		0x15e4</u></td></tr>
<tr><th id="733">733</th><td><u>#define RADEON_SCRATCH_REG2		0x15e8</u></td></tr>
<tr><th id="734">734</th><td><u>#define RADEON_SCRATCH_REG3		0x15ec</u></td></tr>
<tr><th id="735">735</th><td><u>#define RADEON_SCRATCH_REG4		0x15f0</u></td></tr>
<tr><th id="736">736</th><td><u>#define RADEON_SCRATCH_REG5		0x15f4</u></td></tr>
<tr><th id="737">737</th><td><u>#define RADEON_SCRATCH_UMSK		0x0770</u></td></tr>
<tr><th id="738">738</th><td><u>#define RADEON_SCRATCH_ADDR		0x0774</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#define RADEON_SCRATCHOFF( x )		(RADEON_SCRATCH_REG_OFFSET + 4*(x))</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><b>extern</b> u32 radeon_get_scratch(drm_radeon_private_t *dev_priv, <em>int</em> index);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#define GET_SCRATCH(dev_priv, x) radeon_get_scratch(dev_priv, x)</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><u>#define R600_SCRATCH_REG0		0x8500</u></td></tr>
<tr><th id="747">747</th><td><u>#define R600_SCRATCH_REG1		0x8504</u></td></tr>
<tr><th id="748">748</th><td><u>#define R600_SCRATCH_REG2		0x8508</u></td></tr>
<tr><th id="749">749</th><td><u>#define R600_SCRATCH_REG3		0x850c</u></td></tr>
<tr><th id="750">750</th><td><u>#define R600_SCRATCH_REG4		0x8510</u></td></tr>
<tr><th id="751">751</th><td><u>#define R600_SCRATCH_REG5		0x8514</u></td></tr>
<tr><th id="752">752</th><td><u>#define R600_SCRATCH_REG6		0x8518</u></td></tr>
<tr><th id="753">753</th><td><u>#define R600_SCRATCH_REG7		0x851c</u></td></tr>
<tr><th id="754">754</th><td><u>#define R600_SCRATCH_UMSK		0x8540</u></td></tr>
<tr><th id="755">755</th><td><u>#define R600_SCRATCH_ADDR		0x8544</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#define R600_SCRATCHOFF(x)		(R600_SCRATCH_REG_OFFSET + 4*(x))</u></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><u>#define RADEON_GEN_INT_CNTL		0x0040</u></td></tr>
<tr><th id="760">760</th><td><u>#	define RADEON_CRTC_VBLANK_MASK		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="761">761</th><td><u>#	define RADEON_CRTC2_VBLANK_MASK		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="762">762</th><td><u>#	define RADEON_GUI_IDLE_INT_ENABLE	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="763">763</th><td><u>#	define RADEON_SW_INT_ENABLE		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><u>#define RADEON_GEN_INT_STATUS		0x0044</u></td></tr>
<tr><th id="766">766</th><td><u>#	define RADEON_CRTC_VBLANK_STAT		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="767">767</th><td><u>#	define RADEON_CRTC_VBLANK_STAT_ACK	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="768">768</th><td><u>#	define RADEON_CRTC2_VBLANK_STAT		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="769">769</th><td><u>#	define RADEON_CRTC2_VBLANK_STAT_ACK	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="770">770</th><td><u>#	define RADEON_GUI_IDLE_INT_TEST_ACK     (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="771">771</th><td><u>#	define RADEON_SW_INT_TEST		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="772">772</th><td><u>#	define RADEON_SW_INT_TEST_ACK		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="773">773</th><td><u>#	define RADEON_SW_INT_FIRE		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="774">774</th><td><u>#       define R500_DISPLAY_INT_STATUS          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><u>#define RADEON_HOST_PATH_CNTL		0x0130</u></td></tr>
<tr><th id="777">777</th><td><u>#	define RADEON_HDP_SOFT_RESET		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="778">778</th><td><u>#	define RADEON_HDP_WC_TIMEOUT_MASK	(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="779">779</th><td><u>#	define RADEON_HDP_WC_TIMEOUT_28BCLK	(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><u>#define RADEON_ISYNC_CNTL		0x1724</u></td></tr>
<tr><th id="782">782</th><td><u>#	define RADEON_ISYNC_ANY2D_IDLE3D	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="783">783</th><td><u>#	define RADEON_ISYNC_ANY3D_IDLE2D	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="784">784</th><td><u>#	define RADEON_ISYNC_TRIG2D_IDLE3D	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="785">785</th><td><u>#	define RADEON_ISYNC_TRIG3D_IDLE2D	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="786">786</th><td><u>#	define RADEON_ISYNC_WAIT_IDLEGUI	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="787">787</th><td><u>#	define RADEON_ISYNC_CPSCRATCH_IDLEGUI	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><u>#define RADEON_RBBM_GUICNTL		0x172c</u></td></tr>
<tr><th id="790">790</th><td><u>#	define RADEON_HOST_DATA_SWAP_NONE	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="791">791</th><td><u>#	define RADEON_HOST_DATA_SWAP_16BIT	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="792">792</th><td><u>#	define RADEON_HOST_DATA_SWAP_32BIT	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="793">793</th><td><u>#	define RADEON_HOST_DATA_SWAP_HDW	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><u>#define RADEON_MC_AGP_LOCATION		0x014c</u></td></tr>
<tr><th id="796">796</th><td><u>#define RADEON_MC_FB_LOCATION		0x0148</u></td></tr>
<tr><th id="797">797</th><td><u>#define RADEON_MCLK_CNTL		0x0012</u></td></tr>
<tr><th id="798">798</th><td><u>#	define RADEON_FORCEON_MCLKA		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="799">799</th><td><u>#	define RADEON_FORCEON_MCLKB		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="800">800</th><td><u>#	define RADEON_FORCEON_YCLKA		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="801">801</th><td><u>#	define RADEON_FORCEON_YCLKB		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="802">802</th><td><u>#	define RADEON_FORCEON_MC		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="803">803</th><td><u>#	define RADEON_FORCEON_AIC		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><u>#define RADEON_PP_BORDER_COLOR_0	0x1d40</u></td></tr>
<tr><th id="806">806</th><td><u>#define RADEON_PP_BORDER_COLOR_1	0x1d44</u></td></tr>
<tr><th id="807">807</th><td><u>#define RADEON_PP_BORDER_COLOR_2	0x1d48</u></td></tr>
<tr><th id="808">808</th><td><u>#define RADEON_PP_CNTL			0x1c38</u></td></tr>
<tr><th id="809">809</th><td><u>#	define RADEON_SCISSOR_ENABLE		(1 &lt;&lt;  1)</u></td></tr>
<tr><th id="810">810</th><td><u>#define RADEON_PP_LUM_MATRIX		0x1d00</u></td></tr>
<tr><th id="811">811</th><td><u>#define RADEON_PP_MISC			0x1c14</u></td></tr>
<tr><th id="812">812</th><td><u>#define RADEON_PP_ROT_MATRIX_0		0x1d58</u></td></tr>
<tr><th id="813">813</th><td><u>#define RADEON_PP_TXFILTER_0		0x1c54</u></td></tr>
<tr><th id="814">814</th><td><u>#define RADEON_PP_TXOFFSET_0		0x1c5c</u></td></tr>
<tr><th id="815">815</th><td><u>#define RADEON_PP_TXFILTER_1		0x1c6c</u></td></tr>
<tr><th id="816">816</th><td><u>#define RADEON_PP_TXFILTER_2		0x1c84</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><u>#define R300_RB2D_DSTCACHE_CTLSTAT	0x342c /* use R300_DSTCACHE_CTLSTAT */</u></td></tr>
<tr><th id="819">819</th><td><u>#define R300_DSTCACHE_CTLSTAT		0x1714</u></td></tr>
<tr><th id="820">820</th><td><u>#	define R300_RB2D_DC_FLUSH		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="821">821</th><td><u>#	define R300_RB2D_DC_FREE		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="822">822</th><td><u>#	define R300_RB2D_DC_FLUSH_ALL		0xf</u></td></tr>
<tr><th id="823">823</th><td><u>#	define R300_RB2D_DC_BUSY		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="824">824</th><td><u>#define RADEON_RB3D_CNTL		0x1c3c</u></td></tr>
<tr><th id="825">825</th><td><u>#	define RADEON_ALPHA_BLEND_ENABLE	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="826">826</th><td><u>#	define RADEON_PLANE_MASK_ENABLE		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="827">827</th><td><u>#	define RADEON_DITHER_ENABLE		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="828">828</th><td><u>#	define RADEON_ROUND_ENABLE		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="829">829</th><td><u>#	define RADEON_SCALE_DITHER_ENABLE	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="830">830</th><td><u>#	define RADEON_DITHER_INIT		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="831">831</th><td><u>#	define RADEON_ROP_ENABLE		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="832">832</th><td><u>#	define RADEON_STENCIL_ENABLE		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="833">833</th><td><u>#	define RADEON_Z_ENABLE			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="834">834</th><td><u>#	define RADEON_ZBLOCK16			(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="835">835</th><td><u>#define RADEON_RB3D_DEPTHOFFSET		0x1c24</u></td></tr>
<tr><th id="836">836</th><td><u>#define RADEON_RB3D_DEPTHCLEARVALUE	0x3230</u></td></tr>
<tr><th id="837">837</th><td><u>#define RADEON_RB3D_DEPTHPITCH		0x1c28</u></td></tr>
<tr><th id="838">838</th><td><u>#define RADEON_RB3D_PLANEMASK		0x1d84</u></td></tr>
<tr><th id="839">839</th><td><u>#define RADEON_RB3D_STENCILREFMASK	0x1d7c</u></td></tr>
<tr><th id="840">840</th><td><u>#define RADEON_RB3D_ZCACHE_MODE		0x3250</u></td></tr>
<tr><th id="841">841</th><td><u>#define RADEON_RB3D_ZCACHE_CTLSTAT	0x3254</u></td></tr>
<tr><th id="842">842</th><td><u>#	define RADEON_RB3D_ZC_FLUSH		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="843">843</th><td><u>#	define RADEON_RB3D_ZC_FREE		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="844">844</th><td><u>#	define RADEON_RB3D_ZC_FLUSH_ALL		0x5</u></td></tr>
<tr><th id="845">845</th><td><u>#	define RADEON_RB3D_ZC_BUSY		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="846">846</th><td><u>#define R300_ZB_ZCACHE_CTLSTAT                  0x4f18</u></td></tr>
<tr><th id="847">847</th><td><u>#	define R300_ZC_FLUSH		        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="848">848</th><td><u>#	define R300_ZC_FREE		        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="849">849</th><td><u>#	define R300_ZC_BUSY		        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="850">850</th><td><u>#define RADEON_RB3D_DSTCACHE_CTLSTAT	0x325c</u></td></tr>
<tr><th id="851">851</th><td><u>#	define RADEON_RB3D_DC_FLUSH		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="852">852</th><td><u>#	define RADEON_RB3D_DC_FREE		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="853">853</th><td><u>#	define RADEON_RB3D_DC_FLUSH_ALL		0xf</u></td></tr>
<tr><th id="854">854</th><td><u>#	define RADEON_RB3D_DC_BUSY		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="855">855</th><td><u>#define R300_RB3D_DSTCACHE_CTLSTAT              0x4e4c</u></td></tr>
<tr><th id="856">856</th><td><u>#	define R300_RB3D_DC_FLUSH		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="857">857</th><td><u>#	define R300_RB3D_DC_FREE		(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="858">858</th><td><u>#	define R300_RB3D_DC_FINISH		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="859">859</th><td><u>#define RADEON_RB3D_ZSTENCILCNTL	0x1c2c</u></td></tr>
<tr><th id="860">860</th><td><u>#	define RADEON_Z_TEST_MASK		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="861">861</th><td><u>#	define RADEON_Z_TEST_ALWAYS		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="862">862</th><td><u>#	define RADEON_Z_HIERARCHY_ENABLE	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="863">863</th><td><u>#	define RADEON_STENCIL_TEST_ALWAYS	(7 &lt;&lt; 12)</u></td></tr>
<tr><th id="864">864</th><td><u>#	define RADEON_STENCIL_S_FAIL_REPLACE	(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="865">865</th><td><u>#	define RADEON_STENCIL_ZPASS_REPLACE	(2 &lt;&lt; 20)</u></td></tr>
<tr><th id="866">866</th><td><u>#	define RADEON_STENCIL_ZFAIL_REPLACE	(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="867">867</th><td><u>#	define RADEON_Z_COMPRESSION_ENABLE	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="868">868</th><td><u>#	define RADEON_FORCE_Z_DIRTY		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="869">869</th><td><u>#	define RADEON_Z_WRITE_ENABLE		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="870">870</th><td><u>#	define RADEON_Z_DECOMPRESSION_ENABLE	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="871">871</th><td><u>#define RADEON_RBBM_SOFT_RESET		0x00f0</u></td></tr>
<tr><th id="872">872</th><td><u>#	define RADEON_SOFT_RESET_CP		(1 &lt;&lt;  0)</u></td></tr>
<tr><th id="873">873</th><td><u>#	define RADEON_SOFT_RESET_HI		(1 &lt;&lt;  1)</u></td></tr>
<tr><th id="874">874</th><td><u>#	define RADEON_SOFT_RESET_SE		(1 &lt;&lt;  2)</u></td></tr>
<tr><th id="875">875</th><td><u>#	define RADEON_SOFT_RESET_RE		(1 &lt;&lt;  3)</u></td></tr>
<tr><th id="876">876</th><td><u>#	define RADEON_SOFT_RESET_PP		(1 &lt;&lt;  4)</u></td></tr>
<tr><th id="877">877</th><td><u>#	define RADEON_SOFT_RESET_E2		(1 &lt;&lt;  5)</u></td></tr>
<tr><th id="878">878</th><td><u>#	define RADEON_SOFT_RESET_RB		(1 &lt;&lt;  6)</u></td></tr>
<tr><th id="879">879</th><td><u>#	define RADEON_SOFT_RESET_HDP		(1 &lt;&lt;  7)</u></td></tr>
<tr><th id="880">880</th><td><i>/*</i></td></tr>
<tr><th id="881">881</th><td><i> *   6:0  Available slots in the FIFO</i></td></tr>
<tr><th id="882">882</th><td><i> *   8    Host Interface active</i></td></tr>
<tr><th id="883">883</th><td><i> *   9    CP request active</i></td></tr>
<tr><th id="884">884</th><td><i> *   10   FIFO request active</i></td></tr>
<tr><th id="885">885</th><td><i> *   11   Host Interface retry active</i></td></tr>
<tr><th id="886">886</th><td><i> *   12   CP retry active</i></td></tr>
<tr><th id="887">887</th><td><i> *   13   FIFO retry active</i></td></tr>
<tr><th id="888">888</th><td><i> *   14   FIFO pipeline busy</i></td></tr>
<tr><th id="889">889</th><td><i> *   15   Event engine busy</i></td></tr>
<tr><th id="890">890</th><td><i> *   16   CP command stream busy</i></td></tr>
<tr><th id="891">891</th><td><i> *   17   2D engine busy</i></td></tr>
<tr><th id="892">892</th><td><i> *   18   2D portion of render backend busy</i></td></tr>
<tr><th id="893">893</th><td><i> *   20   3D setup engine busy</i></td></tr>
<tr><th id="894">894</th><td><i> *   26   GA engine busy</i></td></tr>
<tr><th id="895">895</th><td><i> *   27   CBA 2D engine busy</i></td></tr>
<tr><th id="896">896</th><td><i> *   31   2D engine busy or 3D engine busy or FIFO not empty or CP busy or</i></td></tr>
<tr><th id="897">897</th><td><i> *           command stream queue not empty or Ring Buffer not empty</i></td></tr>
<tr><th id="898">898</th><td><i> */</i></td></tr>
<tr><th id="899">899</th><td><u>#define RADEON_RBBM_STATUS		0x0e40</u></td></tr>
<tr><th id="900">900</th><td><i>/* Same as the previous RADEON_RBBM_STATUS; this is a mirror of that register.  */</i></td></tr>
<tr><th id="901">901</th><td><i>/* #define RADEON_RBBM_STATUS		0x1740 */</i></td></tr>
<tr><th id="902">902</th><td><i>/* bits 6:0 are dword slots available in the cmd fifo */</i></td></tr>
<tr><th id="903">903</th><td><u>#	define RADEON_RBBM_FIFOCNT_MASK		0x007f</u></td></tr>
<tr><th id="904">904</th><td><u>#	define RADEON_HIRQ_ON_RBB	(1 &lt;&lt;  8)</u></td></tr>
<tr><th id="905">905</th><td><u>#	define RADEON_CPRQ_ON_RBB	(1 &lt;&lt;  9)</u></td></tr>
<tr><th id="906">906</th><td><u>#	define RADEON_CFRQ_ON_RBB	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="907">907</th><td><u>#	define RADEON_HIRQ_IN_RTBUF	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="908">908</th><td><u>#	define RADEON_CPRQ_IN_RTBUF	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="909">909</th><td><u>#	define RADEON_CFRQ_IN_RTBUF	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="910">910</th><td><u>#	define RADEON_PIPE_BUSY		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="911">911</th><td><u>#	define RADEON_ENG_EV_BUSY	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="912">912</th><td><u>#	define RADEON_CP_CMDSTRM_BUSY	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="913">913</th><td><u>#	define RADEON_E2_BUSY		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="914">914</th><td><u>#	define RADEON_RB2D_BUSY		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="915">915</th><td><u>#	define RADEON_RB3D_BUSY		(1 &lt;&lt; 19) /* not used on r300 */</u></td></tr>
<tr><th id="916">916</th><td><u>#	define RADEON_VAP_BUSY		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="917">917</th><td><u>#	define RADEON_RE_BUSY		(1 &lt;&lt; 21) /* not used on r300 */</u></td></tr>
<tr><th id="918">918</th><td><u>#	define RADEON_TAM_BUSY		(1 &lt;&lt; 22) /* not used on r300 */</u></td></tr>
<tr><th id="919">919</th><td><u>#	define RADEON_TDM_BUSY		(1 &lt;&lt; 23) /* not used on r300 */</u></td></tr>
<tr><th id="920">920</th><td><u>#	define RADEON_PB_BUSY		(1 &lt;&lt; 24) /* not used on r300 */</u></td></tr>
<tr><th id="921">921</th><td><u>#	define RADEON_TIM_BUSY		(1 &lt;&lt; 25) /* not used on r300 */</u></td></tr>
<tr><th id="922">922</th><td><u>#	define RADEON_GA_BUSY		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="923">923</th><td><u>#	define RADEON_CBA2D_BUSY	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="924">924</th><td><u>#	define RADEON_RBBM_ACTIVE	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="925">925</th><td><u>#define RADEON_RE_LINE_PATTERN		0x1cd0</u></td></tr>
<tr><th id="926">926</th><td><u>#define RADEON_RE_MISC			0x26c4</u></td></tr>
<tr><th id="927">927</th><td><u>#define RADEON_RE_TOP_LEFT		0x26c0</u></td></tr>
<tr><th id="928">928</th><td><u>#define RADEON_RE_WIDTH_HEIGHT		0x1c44</u></td></tr>
<tr><th id="929">929</th><td><u>#define RADEON_RE_STIPPLE_ADDR		0x1cc8</u></td></tr>
<tr><th id="930">930</th><td><u>#define RADEON_RE_STIPPLE_DATA		0x1ccc</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#define RADEON_SCISSOR_TL_0		0x1cd8</u></td></tr>
<tr><th id="933">933</th><td><u>#define RADEON_SCISSOR_BR_0		0x1cdc</u></td></tr>
<tr><th id="934">934</th><td><u>#define RADEON_SCISSOR_TL_1		0x1ce0</u></td></tr>
<tr><th id="935">935</th><td><u>#define RADEON_SCISSOR_BR_1		0x1ce4</u></td></tr>
<tr><th id="936">936</th><td><u>#define RADEON_SCISSOR_TL_2		0x1ce8</u></td></tr>
<tr><th id="937">937</th><td><u>#define RADEON_SCISSOR_BR_2		0x1cec</u></td></tr>
<tr><th id="938">938</th><td><u>#define RADEON_SE_COORD_FMT		0x1c50</u></td></tr>
<tr><th id="939">939</th><td><u>#define RADEON_SE_CNTL			0x1c4c</u></td></tr>
<tr><th id="940">940</th><td><u>#	define RADEON_FFACE_CULL_CW		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="941">941</th><td><u>#	define RADEON_BFACE_SOLID		(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="942">942</th><td><u>#	define RADEON_FFACE_SOLID		(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="943">943</th><td><u>#	define RADEON_FLAT_SHADE_VTX_LAST	(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="944">944</th><td><u>#	define RADEON_DIFFUSE_SHADE_FLAT	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="945">945</th><td><u>#	define RADEON_DIFFUSE_SHADE_GOURAUD	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="946">946</th><td><u>#	define RADEON_ALPHA_SHADE_FLAT		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="947">947</th><td><u>#	define RADEON_ALPHA_SHADE_GOURAUD	(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="948">948</th><td><u>#	define RADEON_SPECULAR_SHADE_FLAT	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="949">949</th><td><u>#	define RADEON_SPECULAR_SHADE_GOURAUD	(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="950">950</th><td><u>#	define RADEON_FOG_SHADE_FLAT		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="951">951</th><td><u>#	define RADEON_FOG_SHADE_GOURAUD		(2 &lt;&lt; 14)</u></td></tr>
<tr><th id="952">952</th><td><u>#	define RADEON_VPORT_XY_XFORM_ENABLE	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="953">953</th><td><u>#	define RADEON_VPORT_Z_XFORM_ENABLE	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="954">954</th><td><u>#	define RADEON_VTX_PIX_CENTER_OGL	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="955">955</th><td><u>#	define RADEON_ROUND_MODE_TRUNC		(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="956">956</th><td><u>#	define RADEON_ROUND_PREC_8TH_PIX	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="957">957</th><td><u>#define RADEON_SE_CNTL_STATUS		0x2140</u></td></tr>
<tr><th id="958">958</th><td><u>#define RADEON_SE_LINE_WIDTH		0x1db8</u></td></tr>
<tr><th id="959">959</th><td><u>#define RADEON_SE_VPORT_XSCALE		0x1d98</u></td></tr>
<tr><th id="960">960</th><td><u>#define RADEON_SE_ZBIAS_FACTOR		0x1db0</u></td></tr>
<tr><th id="961">961</th><td><u>#define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210</u></td></tr>
<tr><th id="962">962</th><td><u>#define RADEON_SE_TCL_OUTPUT_VTX_FMT         0x2254</u></td></tr>
<tr><th id="963">963</th><td><u>#define RADEON_SE_TCL_VECTOR_INDX_REG        0x2200</u></td></tr>
<tr><th id="964">964</th><td><u>#       define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT  16</u></td></tr>
<tr><th id="965">965</th><td><u>#       define RADEON_VEC_INDX_DWORD_COUNT_SHIFT     28</u></td></tr>
<tr><th id="966">966</th><td><u>#define RADEON_SE_TCL_VECTOR_DATA_REG       0x2204</u></td></tr>
<tr><th id="967">967</th><td><u>#define RADEON_SE_TCL_SCALAR_INDX_REG       0x2208</u></td></tr>
<tr><th id="968">968</th><td><u>#       define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT  16</u></td></tr>
<tr><th id="969">969</th><td><u>#define RADEON_SE_TCL_SCALAR_DATA_REG       0x220C</u></td></tr>
<tr><th id="970">970</th><td><u>#define RADEON_SURFACE_ACCESS_FLAGS	0x0bf8</u></td></tr>
<tr><th id="971">971</th><td><u>#define RADEON_SURFACE_ACCESS_CLR	0x0bfc</u></td></tr>
<tr><th id="972">972</th><td><u>#define RADEON_SURFACE_CNTL		0x0b00</u></td></tr>
<tr><th id="973">973</th><td><u>#	define RADEON_SURF_TRANSLATION_DIS	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="974">974</th><td><u>#	define RADEON_NONSURF_AP0_SWP_MASK	(3 &lt;&lt; 20)</u></td></tr>
<tr><th id="975">975</th><td><u>#	define RADEON_NONSURF_AP0_SWP_LITTLE	(0 &lt;&lt; 20)</u></td></tr>
<tr><th id="976">976</th><td><u>#	define RADEON_NONSURF_AP0_SWP_BIG16	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="977">977</th><td><u>#	define RADEON_NONSURF_AP0_SWP_BIG32	(2 &lt;&lt; 20)</u></td></tr>
<tr><th id="978">978</th><td><u>#	define RADEON_NONSURF_AP1_SWP_MASK	(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="979">979</th><td><u>#	define RADEON_NONSURF_AP1_SWP_LITTLE	(0 &lt;&lt; 22)</u></td></tr>
<tr><th id="980">980</th><td><u>#	define RADEON_NONSURF_AP1_SWP_BIG16	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="981">981</th><td><u>#	define RADEON_NONSURF_AP1_SWP_BIG32	(2 &lt;&lt; 22)</u></td></tr>
<tr><th id="982">982</th><td><u>#define RADEON_SURFACE0_INFO		0x0b0c</u></td></tr>
<tr><th id="983">983</th><td><u>#	define RADEON_SURF_PITCHSEL_MASK	(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="984">984</th><td><u>#	define RADEON_SURF_TILE_MODE_MASK	(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="985">985</th><td><u>#	define RADEON_SURF_TILE_MODE_MACRO	(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="986">986</th><td><u>#	define RADEON_SURF_TILE_MODE_MICRO	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="987">987</th><td><u>#	define RADEON_SURF_TILE_MODE_32BIT_Z	(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="988">988</th><td><u>#	define RADEON_SURF_TILE_MODE_16BIT_Z	(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="989">989</th><td><u>#define RADEON_SURFACE0_LOWER_BOUND	0x0b04</u></td></tr>
<tr><th id="990">990</th><td><u>#define RADEON_SURFACE0_UPPER_BOUND	0x0b08</u></td></tr>
<tr><th id="991">991</th><td><u>#	define RADEON_SURF_ADDRESS_FIXED_MASK	(0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="992">992</th><td><u>#define RADEON_SURFACE1_INFO		0x0b1c</u></td></tr>
<tr><th id="993">993</th><td><u>#define RADEON_SURFACE1_LOWER_BOUND	0x0b14</u></td></tr>
<tr><th id="994">994</th><td><u>#define RADEON_SURFACE1_UPPER_BOUND	0x0b18</u></td></tr>
<tr><th id="995">995</th><td><u>#define RADEON_SURFACE2_INFO		0x0b2c</u></td></tr>
<tr><th id="996">996</th><td><u>#define RADEON_SURFACE2_LOWER_BOUND	0x0b24</u></td></tr>
<tr><th id="997">997</th><td><u>#define RADEON_SURFACE2_UPPER_BOUND	0x0b28</u></td></tr>
<tr><th id="998">998</th><td><u>#define RADEON_SURFACE3_INFO		0x0b3c</u></td></tr>
<tr><th id="999">999</th><td><u>#define RADEON_SURFACE3_LOWER_BOUND	0x0b34</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define RADEON_SURFACE3_UPPER_BOUND	0x0b38</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define RADEON_SURFACE4_INFO		0x0b4c</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define RADEON_SURFACE4_LOWER_BOUND	0x0b44</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define RADEON_SURFACE4_UPPER_BOUND	0x0b48</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define RADEON_SURFACE5_INFO		0x0b5c</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define RADEON_SURFACE5_LOWER_BOUND	0x0b54</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define RADEON_SURFACE5_UPPER_BOUND	0x0b58</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define RADEON_SURFACE6_INFO		0x0b6c</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define RADEON_SURFACE6_LOWER_BOUND	0x0b64</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define RADEON_SURFACE6_UPPER_BOUND	0x0b68</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define RADEON_SURFACE7_INFO		0x0b7c</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define RADEON_SURFACE7_LOWER_BOUND	0x0b74</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define RADEON_SURFACE7_UPPER_BOUND	0x0b78</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define RADEON_SW_SEMAPHORE		0x013c</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><u>#define RADEON_WAIT_UNTIL		0x1720</u></td></tr>
<tr><th id="1016">1016</th><td><u>#	define RADEON_WAIT_CRTC_PFLIP		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#	define RADEON_WAIT_2D_IDLE		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1018">1018</th><td><u>#	define RADEON_WAIT_3D_IDLE		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1019">1019</th><td><u>#	define RADEON_WAIT_2D_IDLECLEAN		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1020">1020</th><td><u>#	define RADEON_WAIT_3D_IDLECLEAN		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#	define RADEON_WAIT_HOST_IDLECLEAN	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><u>#define RADEON_RB3D_ZMASKOFFSET		0x3234</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define RADEON_RB3D_ZSTENCILCNTL	0x1c2c</u></td></tr>
<tr><th id="1025">1025</th><td><u>#	define RADEON_DEPTH_FORMAT_16BIT_INT_Z	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1026">1026</th><td><u>#	define RADEON_DEPTH_FORMAT_24BIT_INT_Z	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td><i>/* CP registers */</i></td></tr>
<tr><th id="1029">1029</th><td><u>#define RADEON_CP_ME_RAM_ADDR		0x07d4</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define RADEON_CP_ME_RAM_RADDR		0x07d8</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define RADEON_CP_ME_RAM_DATAH		0x07dc</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define RADEON_CP_ME_RAM_DATAL		0x07e0</u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><u>#define RADEON_CP_RB_BASE		0x0700</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define RADEON_CP_RB_CNTL		0x0704</u></td></tr>
<tr><th id="1036">1036</th><td><u>#	define RADEON_BUF_SWAP_32BIT		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1037">1037</th><td><u>#	define RADEON_RB_NO_UPDATE		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1038">1038</th><td><u>#	define RADEON_RB_RPTR_WR_ENA		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define RADEON_CP_RB_RPTR_ADDR		0x070c</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define RADEON_CP_RB_RPTR		0x0710</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define RADEON_CP_RB_WPTR		0x0714</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><u>#define RADEON_CP_RB_WPTR_DELAY		0x0718</u></td></tr>
<tr><th id="1044">1044</th><td><u>#	define RADEON_PRE_WRITE_TIMER_SHIFT	0</u></td></tr>
<tr><th id="1045">1045</th><td><u>#	define RADEON_PRE_WRITE_LIMIT_SHIFT	23</u></td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><u>#define RADEON_CP_IB_BASE		0x0738</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><u>#define RADEON_CP_CSQ_CNTL		0x0740</u></td></tr>
<tr><th id="1050">1050</th><td><u>#	define RADEON_CSQ_CNT_PRIMARY_MASK	(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#	define RADEON_CSQ_PRIDIS_INDDIS		(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#	define RADEON_CSQ_PRIPIO_INDDIS		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#	define RADEON_CSQ_PRIBM_INDDIS		(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#	define RADEON_CSQ_PRIPIO_INDBM		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="1055">1055</th><td><u>#	define RADEON_CSQ_PRIBM_INDBM		(4 &lt;&lt; 28)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#	define RADEON_CSQ_PRIPIO_INDPIO		(15 &lt;&lt; 28)</u></td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><u>#define R300_CP_RESYNC_ADDR		0x0778</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define R300_CP_RESYNC_DATA		0x077c</u></td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><u>#define RADEON_AIC_CNTL			0x01d0</u></td></tr>
<tr><th id="1062">1062</th><td><u>#	define RADEON_PCIGART_TRANSLATE_EN	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#	define RS400_MSI_REARM	                (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define RADEON_AIC_STAT			0x01d4</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define RADEON_AIC_PT_BASE		0x01d8</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define RADEON_AIC_LO_ADDR		0x01dc</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define RADEON_AIC_HI_ADDR		0x01e0</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define RADEON_AIC_TLB_ADDR		0x01e4</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define RADEON_AIC_TLB_DATA		0x01e8</u></td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><i>/* CP command packets */</i></td></tr>
<tr><th id="1072">1072</th><td><u>#define RADEON_CP_PACKET0		0x00000000</u></td></tr>
<tr><th id="1073">1073</th><td><u>#	define RADEON_ONE_REG_WR		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define RADEON_CP_PACKET1		0x40000000</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define RADEON_CP_PACKET2		0x80000000</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define RADEON_CP_PACKET3		0xC0000000</u></td></tr>
<tr><th id="1077">1077</th><td><u>#       define RADEON_CP_NOP                    0x00001000</u></td></tr>
<tr><th id="1078">1078</th><td><u>#       define RADEON_CP_NEXT_CHAR              0x00001900</u></td></tr>
<tr><th id="1079">1079</th><td><u>#       define RADEON_CP_PLY_NEXTSCAN           0x00001D00</u></td></tr>
<tr><th id="1080">1080</th><td><u>#       define RADEON_CP_SET_SCISSORS           0x00001E00</u></td></tr>
<tr><th id="1081">1081</th><td>	     <i>/* GEN_INDX_PRIM is unsupported starting with R300 */</i></td></tr>
<tr><th id="1082">1082</th><td><u>#	define RADEON_3D_RNDR_GEN_INDX_PRIM	0x00002300</u></td></tr>
<tr><th id="1083">1083</th><td><u>#	define RADEON_WAIT_FOR_IDLE		0x00002600</u></td></tr>
<tr><th id="1084">1084</th><td><u>#	define RADEON_3D_DRAW_VBUF		0x00002800</u></td></tr>
<tr><th id="1085">1085</th><td><u>#	define RADEON_3D_DRAW_IMMD		0x00002900</u></td></tr>
<tr><th id="1086">1086</th><td><u>#	define RADEON_3D_DRAW_INDX		0x00002A00</u></td></tr>
<tr><th id="1087">1087</th><td><u>#       define RADEON_CP_LOAD_PALETTE           0x00002C00</u></td></tr>
<tr><th id="1088">1088</th><td><u>#	define RADEON_3D_LOAD_VBPNTR		0x00002F00</u></td></tr>
<tr><th id="1089">1089</th><td><u>#	define RADEON_MPEG_IDCT_MACROBLOCK	0x00003000</u></td></tr>
<tr><th id="1090">1090</th><td><u>#	define RADEON_MPEG_IDCT_MACROBLOCK_REV	0x00003100</u></td></tr>
<tr><th id="1091">1091</th><td><u>#	define RADEON_3D_CLEAR_ZMASK		0x00003200</u></td></tr>
<tr><th id="1092">1092</th><td><u>#	define RADEON_CP_INDX_BUFFER		0x00003300</u></td></tr>
<tr><th id="1093">1093</th><td><u>#       define RADEON_CP_3D_DRAW_VBUF_2         0x00003400</u></td></tr>
<tr><th id="1094">1094</th><td><u>#       define RADEON_CP_3D_DRAW_IMMD_2         0x00003500</u></td></tr>
<tr><th id="1095">1095</th><td><u>#       define RADEON_CP_3D_DRAW_INDX_2         0x00003600</u></td></tr>
<tr><th id="1096">1096</th><td><u>#	define RADEON_3D_CLEAR_HIZ		0x00003700</u></td></tr>
<tr><th id="1097">1097</th><td><u>#       define RADEON_CP_3D_CLEAR_CMASK         0x00003802</u></td></tr>
<tr><th id="1098">1098</th><td><u>#	define RADEON_CNTL_HOSTDATA_BLT		0x00009400</u></td></tr>
<tr><th id="1099">1099</th><td><u>#	define RADEON_CNTL_PAINT_MULTI		0x00009A00</u></td></tr>
<tr><th id="1100">1100</th><td><u>#	define RADEON_CNTL_BITBLT_MULTI		0x00009B00</u></td></tr>
<tr><th id="1101">1101</th><td><u>#	define RADEON_CNTL_SET_SCISSORS		0xC0001E00</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td><u>#       define R600_IT_INDIRECT_BUFFER_END      0x00001700</u></td></tr>
<tr><th id="1104">1104</th><td><u>#       define R600_IT_SET_PREDICATION          0x00002000</u></td></tr>
<tr><th id="1105">1105</th><td><u>#       define R600_IT_REG_RMW                  0x00002100</u></td></tr>
<tr><th id="1106">1106</th><td><u>#       define R600_IT_COND_EXEC                0x00002200</u></td></tr>
<tr><th id="1107">1107</th><td><u>#       define R600_IT_PRED_EXEC                0x00002300</u></td></tr>
<tr><th id="1108">1108</th><td><u>#       define R600_IT_START_3D_CMDBUF          0x00002400</u></td></tr>
<tr><th id="1109">1109</th><td><u>#       define R600_IT_DRAW_INDEX_2             0x00002700</u></td></tr>
<tr><th id="1110">1110</th><td><u>#       define R600_IT_CONTEXT_CONTROL          0x00002800</u></td></tr>
<tr><th id="1111">1111</th><td><u>#       define R600_IT_DRAW_INDEX_IMMD_BE       0x00002900</u></td></tr>
<tr><th id="1112">1112</th><td><u>#       define R600_IT_INDEX_TYPE               0x00002A00</u></td></tr>
<tr><th id="1113">1113</th><td><u>#       define R600_IT_DRAW_INDEX               0x00002B00</u></td></tr>
<tr><th id="1114">1114</th><td><u>#       define R600_IT_DRAW_INDEX_AUTO          0x00002D00</u></td></tr>
<tr><th id="1115">1115</th><td><u>#       define R600_IT_DRAW_INDEX_IMMD          0x00002E00</u></td></tr>
<tr><th id="1116">1116</th><td><u>#       define R600_IT_NUM_INSTANCES            0x00002F00</u></td></tr>
<tr><th id="1117">1117</th><td><u>#       define R600_IT_STRMOUT_BUFFER_UPDATE    0x00003400</u></td></tr>
<tr><th id="1118">1118</th><td><u>#       define R600_IT_INDIRECT_BUFFER_MP       0x00003800</u></td></tr>
<tr><th id="1119">1119</th><td><u>#       define R600_IT_MEM_SEMAPHORE            0x00003900</u></td></tr>
<tr><th id="1120">1120</th><td><u>#       define R600_IT_MPEG_INDEX               0x00003A00</u></td></tr>
<tr><th id="1121">1121</th><td><u>#       define R600_IT_WAIT_REG_MEM             0x00003C00</u></td></tr>
<tr><th id="1122">1122</th><td><u>#       define R600_IT_MEM_WRITE                0x00003D00</u></td></tr>
<tr><th id="1123">1123</th><td><u>#       define R600_IT_INDIRECT_BUFFER          0x00003200</u></td></tr>
<tr><th id="1124">1124</th><td><u>#       define R600_IT_SURFACE_SYNC             0x00004300</u></td></tr>
<tr><th id="1125">1125</th><td><u>#              define R600_CB0_DEST_BASE_ENA    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#              define R600_TC_ACTION_ENA        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1127">1127</th><td><u>#              define R600_VC_ACTION_ENA        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1128">1128</th><td><u>#              define R600_CB_ACTION_ENA        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1129">1129</th><td><u>#              define R600_DB_ACTION_ENA        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1130">1130</th><td><u>#              define R600_SH_ACTION_ENA        (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1131">1131</th><td><u>#              define R600_SMX_ACTION_ENA       (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1132">1132</th><td><u>#       define R600_IT_ME_INITIALIZE            0x00004400</u></td></tr>
<tr><th id="1133">1133</th><td><u>#	       define R600_ME_INITIALIZE_DEVICE_ID(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#       define R600_IT_COND_WRITE               0x00004500</u></td></tr>
<tr><th id="1135">1135</th><td><u>#       define R600_IT_EVENT_WRITE              0x00004600</u></td></tr>
<tr><th id="1136">1136</th><td><u>#       define R600_IT_EVENT_WRITE_EOP          0x00004700</u></td></tr>
<tr><th id="1137">1137</th><td><u>#       define R600_IT_ONE_REG_WRITE            0x00005700</u></td></tr>
<tr><th id="1138">1138</th><td><u>#       define R600_IT_SET_CONFIG_REG           0x00006800</u></td></tr>
<tr><th id="1139">1139</th><td><u>#              define R600_SET_CONFIG_REG_OFFSET 0x00008000</u></td></tr>
<tr><th id="1140">1140</th><td><u>#              define R600_SET_CONFIG_REG_END   0x0000ac00</u></td></tr>
<tr><th id="1141">1141</th><td><u>#       define R600_IT_SET_CONTEXT_REG          0x00006900</u></td></tr>
<tr><th id="1142">1142</th><td><u>#              define R600_SET_CONTEXT_REG_OFFSET 0x00028000</u></td></tr>
<tr><th id="1143">1143</th><td><u>#              define R600_SET_CONTEXT_REG_END  0x00029000</u></td></tr>
<tr><th id="1144">1144</th><td><u>#       define R600_IT_SET_ALU_CONST            0x00006A00</u></td></tr>
<tr><th id="1145">1145</th><td><u>#              define R600_SET_ALU_CONST_OFFSET 0x00030000</u></td></tr>
<tr><th id="1146">1146</th><td><u>#              define R600_SET_ALU_CONST_END    0x00032000</u></td></tr>
<tr><th id="1147">1147</th><td><u>#       define R600_IT_SET_BOOL_CONST           0x00006B00</u></td></tr>
<tr><th id="1148">1148</th><td><u>#              define R600_SET_BOOL_CONST_OFFSET 0x0003e380</u></td></tr>
<tr><th id="1149">1149</th><td><u>#              define R600_SET_BOOL_CONST_END   0x00040000</u></td></tr>
<tr><th id="1150">1150</th><td><u>#       define R600_IT_SET_LOOP_CONST           0x00006C00</u></td></tr>
<tr><th id="1151">1151</th><td><u>#              define R600_SET_LOOP_CONST_OFFSET 0x0003e200</u></td></tr>
<tr><th id="1152">1152</th><td><u>#              define R600_SET_LOOP_CONST_END   0x0003e380</u></td></tr>
<tr><th id="1153">1153</th><td><u>#       define R600_IT_SET_RESOURCE             0x00006D00</u></td></tr>
<tr><th id="1154">1154</th><td><u>#              define R600_SET_RESOURCE_OFFSET  0x00038000</u></td></tr>
<tr><th id="1155">1155</th><td><u>#              define R600_SET_RESOURCE_END     0x0003c000</u></td></tr>
<tr><th id="1156">1156</th><td><u>#              define R600_SQ_TEX_VTX_INVALID_TEXTURE  0x0</u></td></tr>
<tr><th id="1157">1157</th><td><u>#              define R600_SQ_TEX_VTX_INVALID_BUFFER   0x1</u></td></tr>
<tr><th id="1158">1158</th><td><u>#              define R600_SQ_TEX_VTX_VALID_TEXTURE    0x2</u></td></tr>
<tr><th id="1159">1159</th><td><u>#              define R600_SQ_TEX_VTX_VALID_BUFFER     0x3</u></td></tr>
<tr><th id="1160">1160</th><td><u>#       define R600_IT_SET_SAMPLER              0x00006E00</u></td></tr>
<tr><th id="1161">1161</th><td><u>#              define R600_SET_SAMPLER_OFFSET   0x0003c000</u></td></tr>
<tr><th id="1162">1162</th><td><u>#              define R600_SET_SAMPLER_END      0x0003cff0</u></td></tr>
<tr><th id="1163">1163</th><td><u>#       define R600_IT_SET_CTL_CONST            0x00006F00</u></td></tr>
<tr><th id="1164">1164</th><td><u>#              define R600_SET_CTL_CONST_OFFSET 0x0003cff0</u></td></tr>
<tr><th id="1165">1165</th><td><u>#              define R600_SET_CTL_CONST_END    0x0003e200</u></td></tr>
<tr><th id="1166">1166</th><td><u>#       define R600_IT_SURFACE_BASE_UPDATE      0x00007300</u></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><u>#define RADEON_CP_PACKET_MASK		0xC0000000</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define RADEON_CP_PACKET_COUNT_MASK	0x3fff0000</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define RADEON_CP_PACKET0_REG_MASK	0x000007ff</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define RADEON_CP_PACKET1_REG0_MASK	0x000007ff</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define RADEON_CP_PACKET1_REG1_MASK	0x003ff800</u></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><u>#define RADEON_VTX_Z_PRESENT			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define RADEON_VTX_PKCOLOR_PRESENT		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><u>#define RADEON_PRIM_TYPE_NONE			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define RADEON_PRIM_TYPE_POINT			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define RADEON_PRIM_TYPE_LINE			(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define RADEON_PRIM_TYPE_LINE_STRIP		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define RADEON_PRIM_TYPE_TRI_LIST		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define RADEON_PRIM_TYPE_TRI_FAN		(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define RADEON_PRIM_TYPE_TRI_STRIP		(6 &lt;&lt; 0)</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define RADEON_PRIM_TYPE_TRI_TYPE2		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define RADEON_PRIM_TYPE_RECT_LIST		(8 &lt;&lt; 0)</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define RADEON_PRIM_TYPE_3VRT_POINT_LIST	(9 &lt;&lt; 0)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define RADEON_PRIM_TYPE_3VRT_LINE_LIST		(10 &lt;&lt; 0)</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define RADEON_PRIM_TYPE_MASK                   0xf</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define RADEON_PRIM_WALK_IND			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define RADEON_PRIM_WALK_LIST			(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define RADEON_PRIM_WALK_RING			(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define RADEON_COLOR_ORDER_BGRA			(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define RADEON_COLOR_ORDER_RGBA			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define RADEON_MAOS_ENABLE			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define RADEON_VTX_FMT_R128_MODE		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define RADEON_VTX_FMT_RADEON_MODE		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define RADEON_NUM_VERTICES_SHIFT		16</u></td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><u>#define RADEON_COLOR_FORMAT_CI8		2</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define RADEON_COLOR_FORMAT_ARGB1555	3</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define RADEON_COLOR_FORMAT_RGB565	4</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define RADEON_COLOR_FORMAT_ARGB8888	6</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define RADEON_COLOR_FORMAT_RGB332	7</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define RADEON_COLOR_FORMAT_RGB8	9</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define RADEON_COLOR_FORMAT_ARGB4444	15</u></td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td><u>#define RADEON_TXFORMAT_I8		0</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define RADEON_TXFORMAT_AI88		1</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define RADEON_TXFORMAT_RGB332		2</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define RADEON_TXFORMAT_ARGB1555	3</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define RADEON_TXFORMAT_RGB565		4</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define RADEON_TXFORMAT_ARGB4444	5</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define RADEON_TXFORMAT_ARGB8888	6</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define RADEON_TXFORMAT_RGBA8888	7</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define RADEON_TXFORMAT_Y8		8</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define RADEON_TXFORMAT_VYUY422         10</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define RADEON_TXFORMAT_YVYU422         11</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define RADEON_TXFORMAT_DXT1            12</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define RADEON_TXFORMAT_DXT23           14</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define RADEON_TXFORMAT_DXT45           15</u></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><u>#define R200_PP_TXCBLEND_0                0x2f00</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define R200_PP_TXCBLEND_1                0x2f10</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define R200_PP_TXCBLEND_2                0x2f20</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define R200_PP_TXCBLEND_3                0x2f30</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define R200_PP_TXCBLEND_4                0x2f40</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define R200_PP_TXCBLEND_5                0x2f50</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define R200_PP_TXCBLEND_6                0x2f60</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define R200_PP_TXCBLEND_7                0x2f70</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define R200_SE_TCL_LIGHT_MODEL_CTL_0     0x2268</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define R200_PP_TFACTOR_0                 0x2ee0</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define R200_SE_VTX_FMT_0                 0x2088</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define R200_SE_VAP_CNTL                  0x2080</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define R200_SE_TCL_MATRIX_SEL_0          0x2230</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define R200_SE_TCL_TEX_PROC_CTL_2        0x22a8</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define R200_SE_TCL_UCP_VERT_BLEND_CTL    0x22c0</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define R200_PP_TXFILTER_5                0x2ca0</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define R200_PP_TXFILTER_4                0x2c80</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define R200_PP_TXFILTER_3                0x2c60</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define R200_PP_TXFILTER_2                0x2c40</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define R200_PP_TXFILTER_1                0x2c20</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define R200_PP_TXFILTER_0                0x2c00</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define R200_PP_TXOFFSET_5                0x2d78</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define R200_PP_TXOFFSET_4                0x2d60</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define R200_PP_TXOFFSET_3                0x2d48</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define R200_PP_TXOFFSET_2                0x2d30</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define R200_PP_TXOFFSET_1                0x2d18</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define R200_PP_TXOFFSET_0                0x2d00</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><u>#define R200_PP_CUBIC_FACES_0             0x2c18</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define R200_PP_CUBIC_FACES_1             0x2c38</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define R200_PP_CUBIC_FACES_2             0x2c58</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define R200_PP_CUBIC_FACES_3             0x2c78</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define R200_PP_CUBIC_FACES_4             0x2c98</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define R200_PP_CUBIC_FACES_5             0x2cb8</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_0         0x2d04</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_0         0x2d08</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_0         0x2d0c</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_0         0x2d10</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_0         0x2d14</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_1         0x2d1c</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_1         0x2d20</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_1         0x2d24</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_1         0x2d28</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_1         0x2d2c</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_2         0x2d34</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_2         0x2d38</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_2         0x2d3c</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_2         0x2d40</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_2         0x2d44</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_3         0x2d4c</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_3         0x2d50</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_3         0x2d54</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_3         0x2d58</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_3         0x2d5c</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_4         0x2d64</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_4         0x2d68</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_4         0x2d6c</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_4         0x2d70</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_4         0x2d74</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define R200_PP_CUBIC_OFFSET_F1_5         0x2d7c</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define R200_PP_CUBIC_OFFSET_F2_5         0x2d80</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define R200_PP_CUBIC_OFFSET_F3_5         0x2d84</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define R200_PP_CUBIC_OFFSET_F4_5         0x2d88</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define R200_PP_CUBIC_OFFSET_F5_5         0x2d8c</u></td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><u>#define R200_RE_AUX_SCISSOR_CNTL          0x26f0</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define R200_SE_VTE_CNTL                  0x20b0</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define R200_SE_TCL_OUTPUT_VTX_COMP_SEL   0x2250</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define R200_PP_TAM_DEBUG3                0x2d9c</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define R200_PP_CNTL_X                    0x2cc4</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define R200_SE_VAP_CNTL_STATUS           0x2140</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define R200_RE_SCISSOR_TL_0              0x1cd8</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define R200_RE_SCISSOR_TL_1              0x1ce0</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define R200_RE_SCISSOR_TL_2              0x1ce8</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define R200_RB3D_DEPTHXY_OFFSET          0x1d60</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define R200_RE_AUX_SCISSOR_CNTL          0x26f0</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define R200_SE_VTX_STATE_CNTL            0x2180</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define R200_RE_POINTSIZE                 0x2648</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254</u></td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td><u>#define RADEON_PP_TEX_SIZE_0                0x1d04	/* NPOT */</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define RADEON_PP_TEX_SIZE_1                0x1d0c</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define RADEON_PP_TEX_SIZE_2                0x1d14</u></td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td><u>#define RADEON_PP_CUBIC_FACES_0             0x1d24</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define RADEON_PP_CUBIC_FACES_1             0x1d28</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define RADEON_PP_CUBIC_FACES_2             0x1d2c</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define RADEON_PP_CUBIC_OFFSET_T0_0         0x1dd0	/* bits [31:5] */</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define RADEON_PP_CUBIC_OFFSET_T1_0         0x1e00</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define RADEON_PP_CUBIC_OFFSET_T2_0         0x1e14</u></td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><u>#define RADEON_SE_TCL_STATE_FLUSH           0x2284</u></td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><u>#define SE_VAP_CNTL__TCL_ENA_MASK                          0x00000001</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK                   0x00010000</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT                 0x00000012</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define SE_VTE_CNTL__VTX_XY_FMT_MASK                       0x00000100</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define SE_VTE_CNTL__VTX_Z_FMT_MASK                        0x00000200</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK                  0x00000001</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK                  0x00000002</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT               0x0000000b</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define R200_3D_DRAW_IMMD_2      0xC0003500</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define R200_SE_VTX_FMT_1                 0x208c</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define R200_RE_CNTL                      0x1c50</u></td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td><u>#define R200_RB3D_BLENDCOLOR              0x3218</u></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><u>#define R200_SE_TCL_POINT_SPRITE_CNTL     0x22c4</u></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#define R200_PP_TRI_PERF 0x2cf8</u></td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><u>#define R200_PP_AFS_0                     0x2f80</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define R200_PP_AFS_1                     0x2f00	/* same as txcblend_0 */</u></td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td><u>#define R200_VAP_PVS_CNTL_1               0x22D0</u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><u>#define RADEON_CRTC_CRNT_FRAME 0x0214</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define RADEON_CRTC2_CRNT_FRAME 0x0314</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><u>#define R500_D1CRTC_STATUS 0x609c</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define R500_D2CRTC_STATUS 0x689c</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define R500_CRTC_V_BLANK (1&lt;&lt;0)</u></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><u>#define R500_D1CRTC_FRAME_COUNT 0x60a4</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define R500_D2CRTC_FRAME_COUNT 0x68a4</u></td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><u>#define R500_D1MODE_V_COUNTER 0x6530</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define R500_D2MODE_V_COUNTER 0x6d30</u></td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td><u>#define R500_D1MODE_VBLANK_STATUS 0x6534</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define R500_D2MODE_VBLANK_STATUS 0x6d34</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define R500_VBLANK_OCCURED (1&lt;&lt;0)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define R500_VBLANK_ACK     (1&lt;&lt;4)</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define R500_VBLANK_STAT    (1&lt;&lt;12)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define R500_VBLANK_INT     (1&lt;&lt;16)</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><u>#define R500_DxMODE_INT_MASK 0x6540</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define R500_D1MODE_INT_MASK (1&lt;&lt;0)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define R500_D2MODE_INT_MASK (1&lt;&lt;8)</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><u>#define R500_DISP_INTERRUPT_STATUS 0x7edc</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define R500_D1_VBLANK_INTERRUPT (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define R500_D2_VBLANK_INTERRUPT (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><i>/* R6xx/R7xx registers */</i></td></tr>
<tr><th id="1367">1367</th><td><u>#define R600_MC_VM_FB_LOCATION                                 0x2180</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define R600_MC_VM_AGP_TOP                                     0x2184</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define R600_MC_VM_AGP_BOT                                     0x2188</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define R600_MC_VM_AGP_BASE                                    0x218c</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR                    0x2190</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR                   0x2194</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR                0x2198</u></td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td><u>#define R700_MC_VM_FB_LOCATION                                 0x2024</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define R700_MC_VM_AGP_TOP                                     0x2028</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define R700_MC_VM_AGP_BOT                                     0x202c</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define R700_MC_VM_AGP_BASE                                    0x2030</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR                    0x2034</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR                   0x2038</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR                0x203c</u></td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><u>#define R600_MCD_RD_A_CNTL                                     0x219c</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define R600_MCD_RD_B_CNTL                                     0x21a0</u></td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><u>#define R600_MCD_WR_A_CNTL                                     0x21a4</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define R600_MCD_WR_B_CNTL                                     0x21a8</u></td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><u>#define R600_MCD_RD_SYS_CNTL                                   0x2200</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define R600_MCD_WR_SYS_CNTL                                   0x2214</u></td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><u>#define R600_MCD_RD_GFX_CNTL                                   0x21fc</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define R600_MCD_RD_HDP_CNTL                                   0x2204</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define R600_MCD_RD_PDMA_CNTL                                  0x2208</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define R600_MCD_RD_SEM_CNTL                                   0x220c</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define R600_MCD_WR_GFX_CNTL                                   0x2210</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define R600_MCD_WR_HDP_CNTL                                   0x2218</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define R600_MCD_WR_PDMA_CNTL                                  0x221c</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define R600_MCD_WR_SEM_CNTL                                   0x2220</u></td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td><u>#       define R600_MCD_L1_TLB                                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1402">1402</th><td><u>#       define R600_MCD_L1_FRAG_PROC                           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1403">1403</th><td><u>#       define R600_MCD_L1_STRICT_ORDERING                     (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><u>#       define R600_MCD_SYSTEM_ACCESS_MODE_MASK                (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="1406">1406</th><td><u>#       define R600_MCD_SYSTEM_ACCESS_MODE_PA_ONLY             (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="1407">1407</th><td><u>#       define R600_MCD_SYSTEM_ACCESS_MODE_USE_SYS_MAP         (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1408">1408</th><td><u>#       define R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS              (2 &lt;&lt; 6)</u></td></tr>
<tr><th id="1409">1409</th><td><u>#       define R600_MCD_SYSTEM_ACCESS_MODE_NOT_IN_SYS          (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><u>#       define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU    (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1412">1412</th><td><u>#       define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td><u>#       define R600_MCD_SEMAPHORE_MODE                         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1415">1415</th><td><u>#       define R600_MCD_WAIT_L2_QUERY                          (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1416">1416</th><td><u>#       define R600_MCD_EFFECTIVE_L1_TLB_SIZE(x)               ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1417">1417</th><td><u>#       define R600_MCD_EFFECTIVE_L1_QUEUE_SIZE(x)             ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><u>#define R700_MC_VM_MD_L1_TLB0_CNTL                             0x2654</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define R700_MC_VM_MD_L1_TLB1_CNTL                             0x2658</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define R700_MC_VM_MD_L1_TLB2_CNTL                             0x265c</u></td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><u>#define R700_MC_VM_MB_L1_TLB0_CNTL                             0x2234</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define R700_MC_VM_MB_L1_TLB1_CNTL                             0x2238</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define R700_MC_VM_MB_L1_TLB2_CNTL                             0x223c</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define R700_MC_VM_MB_L1_TLB3_CNTL                             0x2240</u></td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td><u>#       define R700_ENABLE_L1_TLB                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1429">1429</th><td><u>#       define R700_ENABLE_L1_FRAGMENT_PROCESSING              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1430">1430</th><td><u>#       define R700_SYSTEM_ACCESS_MODE_IN_SYS                  (2 &lt;&lt; 3)</u></td></tr>
<tr><th id="1431">1431</th><td><u>#       define R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU  (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="1432">1432</th><td><u>#       define R700_EFFECTIVE_L1_TLB_SIZE(x)                   ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="1433">1433</th><td><u>#       define R700_EFFECTIVE_L1_QUEUE_SIZE(x)                 ((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><u>#define R700_MC_ARB_RAMCFG                                     0x2760</u></td></tr>
<tr><th id="1436">1436</th><td><u>#       define R700_NOOFBANK_SHIFT                             0</u></td></tr>
<tr><th id="1437">1437</th><td><u>#       define R700_NOOFBANK_MASK                              0x3</u></td></tr>
<tr><th id="1438">1438</th><td><u>#       define R700_NOOFRANK_SHIFT                             2</u></td></tr>
<tr><th id="1439">1439</th><td><u>#       define R700_NOOFRANK_MASK                              0x1</u></td></tr>
<tr><th id="1440">1440</th><td><u>#       define R700_NOOFROWS_SHIFT                             3</u></td></tr>
<tr><th id="1441">1441</th><td><u>#       define R700_NOOFROWS_MASK                              0x7</u></td></tr>
<tr><th id="1442">1442</th><td><u>#       define R700_NOOFCOLS_SHIFT                             6</u></td></tr>
<tr><th id="1443">1443</th><td><u>#       define R700_NOOFCOLS_MASK                              0x3</u></td></tr>
<tr><th id="1444">1444</th><td><u>#       define R700_CHANSIZE_SHIFT                             8</u></td></tr>
<tr><th id="1445">1445</th><td><u>#       define R700_CHANSIZE_MASK                              0x1</u></td></tr>
<tr><th id="1446">1446</th><td><u>#       define R700_BURSTLENGTH_SHIFT                          9</u></td></tr>
<tr><th id="1447">1447</th><td><u>#       define R700_BURSTLENGTH_MASK                           0x1</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define R600_RAMCFG                                            0x2408</u></td></tr>
<tr><th id="1449">1449</th><td><u>#       define R600_NOOFBANK_SHIFT                             0</u></td></tr>
<tr><th id="1450">1450</th><td><u>#       define R600_NOOFBANK_MASK                              0x1</u></td></tr>
<tr><th id="1451">1451</th><td><u>#       define R600_NOOFRANK_SHIFT                             1</u></td></tr>
<tr><th id="1452">1452</th><td><u>#       define R600_NOOFRANK_MASK                              0x1</u></td></tr>
<tr><th id="1453">1453</th><td><u>#       define R600_NOOFROWS_SHIFT                             2</u></td></tr>
<tr><th id="1454">1454</th><td><u>#       define R600_NOOFROWS_MASK                              0x7</u></td></tr>
<tr><th id="1455">1455</th><td><u>#       define R600_NOOFCOLS_SHIFT                             5</u></td></tr>
<tr><th id="1456">1456</th><td><u>#       define R600_NOOFCOLS_MASK                              0x3</u></td></tr>
<tr><th id="1457">1457</th><td><u>#       define R600_CHANSIZE_SHIFT                             7</u></td></tr>
<tr><th id="1458">1458</th><td><u>#       define R600_CHANSIZE_MASK                              0x1</u></td></tr>
<tr><th id="1459">1459</th><td><u>#       define R600_BURSTLENGTH_SHIFT                          8</u></td></tr>
<tr><th id="1460">1460</th><td><u>#       define R600_BURSTLENGTH_MASK                           0x1</u></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><u>#define R600_VM_L2_CNTL                                        0x1400</u></td></tr>
<tr><th id="1463">1463</th><td><u>#       define R600_VM_L2_CACHE_EN                             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1464">1464</th><td><u>#       define R600_VM_L2_FRAG_PROC                            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1465">1465</th><td><u>#       define R600_VM_ENABLE_PTE_CACHE_LRU_W                  (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1466">1466</th><td><u>#       define R600_VM_L2_CNTL_QUEUE_SIZE(x)                   ((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="1467">1467</th><td><u>#       define R700_VM_L2_CNTL_QUEUE_SIZE(x)                   ((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><u>#define R600_VM_L2_CNTL2                                       0x1404</u></td></tr>
<tr><th id="1470">1470</th><td><u>#       define R600_VM_L2_CNTL2_INVALIDATE_ALL_L1_TLBS         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1471">1471</th><td><u>#       define R600_VM_L2_CNTL2_INVALIDATE_L2_CACHE            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define R600_VM_L2_CNTL3                                       0x1408</u></td></tr>
<tr><th id="1473">1473</th><td><u>#       define R600_VM_L2_CNTL3_BANK_SELECT_0(x)               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1474">1474</th><td><u>#       define R600_VM_L2_CNTL3_BANK_SELECT_1(x)               ((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="1475">1475</th><td><u>#       define R600_VM_L2_CNTL3_CACHE_UPDATE_MODE(x)           ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#       define R700_VM_L2_CNTL3_BANK_SELECT(x)                 ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1477">1477</th><td><u>#       define R700_VM_L2_CNTL3_CACHE_UPDATE_MODE(x)           ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><u>#define R600_VM_L2_STATUS                                      0x140c</u></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><u>#define R600_VM_CONTEXT0_CNTL                                  0x1410</u></td></tr>
<tr><th id="1482">1482</th><td><u>#       define R600_VM_ENABLE_CONTEXT                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1483">1483</th><td><u>#       define R600_VM_PAGE_TABLE_DEPTH_FLAT                   (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><u>#define R600_VM_CONTEXT0_CNTL2                                 0x1430</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define R600_VM_CONTEXT0_REQUEST_RESPONSE                      0x1470</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR                 0x1490</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR                0x14b0</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR                  0x1574</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR                 0x1594</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR                   0x15b4</u></td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><u>#define R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR                  0x153c</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR                 0x155c</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR                   0x157c</u></td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td><u>#define R600_HDP_HOST_PATH_CNTL                                0x2c00</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><u>#define R600_GRBM_CNTL                                         0x8000</u></td></tr>
<tr><th id="1500">1500</th><td><u>#       define R600_GRBM_READ_TIMEOUT(x)                       ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><u>#define R600_GRBM_STATUS                                       0x8010</u></td></tr>
<tr><th id="1503">1503</th><td><u>#       define R600_CMDFIFO_AVAIL_MASK                         0x1f</u></td></tr>
<tr><th id="1504">1504</th><td><u>#       define R700_CMDFIFO_AVAIL_MASK                         0xf</u></td></tr>
<tr><th id="1505">1505</th><td><u>#       define R600_GUI_ACTIVE                                 (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define R600_GRBM_STATUS2                                      0x8014</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define R600_GRBM_SOFT_RESET                                   0x8020</u></td></tr>
<tr><th id="1508">1508</th><td><u>#       define R600_SOFT_RESET_CP                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define R600_WAIT_UNTIL		                               0x8040</u></td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><u>#define R600_CP_SEM_WAIT_TIMER                                 0x85bc</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define R600_CP_ME_CNTL                                        0x86d8</u></td></tr>
<tr><th id="1513">1513</th><td><u>#       define R600_CP_ME_HALT                                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define R600_CP_QUEUE_THRESHOLDS                               0x8760</u></td></tr>
<tr><th id="1515">1515</th><td><u>#       define R600_ROQ_IB1_START(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1516">1516</th><td><u>#       define R600_ROQ_IB2_START(x)                           ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define R600_CP_MEQ_THRESHOLDS                                 0x8764</u></td></tr>
<tr><th id="1518">1518</th><td><u>#       define R700_STQ_SPLIT(x)                               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1519">1519</th><td><u>#       define R600_MEQ_END(x)                                 ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#       define R600_ROQ_END(x)                                 ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define R600_CP_PERFMON_CNTL                                   0x87fc</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define R600_CP_RB_BASE                                        0xc100</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define R600_CP_RB_CNTL                                        0xc104</u></td></tr>
<tr><th id="1524">1524</th><td><u>#       define R600_RB_BUFSZ(x)                                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1525">1525</th><td><u>#       define R600_RB_BLKSZ(x)                                ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#	define R600_BUF_SWAP_32BIT		               (2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1527">1527</th><td><u>#       define R600_RB_NO_UPDATE                               (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1528">1528</th><td><u>#       define R600_RB_RPTR_WR_ENA                             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define R600_CP_RB_RPTR_WR                                     0xc108</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define R600_CP_RB_RPTR_ADDR                                   0xc10c</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define R600_CP_RB_RPTR_ADDR_HI                                0xc110</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define R600_CP_RB_WPTR                                        0xc114</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define R600_CP_RB_WPTR_ADDR                                   0xc118</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define R600_CP_RB_WPTR_ADDR_HI                                0xc11c</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define R600_CP_RB_RPTR                                        0x8700</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define R600_CP_RB_WPTR_DELAY                                  0x8704</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define R600_CP_PFP_UCODE_ADDR                                 0xc150</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define R600_CP_PFP_UCODE_DATA                                 0xc154</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define R600_CP_ME_RAM_RADDR                                   0xc158</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define R600_CP_ME_RAM_WADDR                                   0xc15c</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define R600_CP_ME_RAM_DATA                                    0xc160</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define R600_CP_DEBUG                                          0xc1fc</u></td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><u>#define R600_PA_CL_ENHANCE                                     0x8a14</u></td></tr>
<tr><th id="1545">1545</th><td><u>#       define R600_CLIP_VTX_REORDER_ENA                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#       define R600_NUM_CLIP_SEQ(x)                            ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define R600_PA_SC_LINE_STIPPLE_STATE                          0x8b10</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define R600_PA_SC_MULTI_CHIP_CNTL                             0x8b20</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define R700_PA_SC_FORCE_EOV_MAX_CNTS                          0x8b24</u></td></tr>
<tr><th id="1550">1550</th><td><u>#       define R700_FORCE_EOV_MAX_CLK_CNT(x)                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1551">1551</th><td><u>#       define R700_FORCE_EOV_MAX_REZ_CNT(x)                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define R600_PA_SC_AA_SAMPLE_LOCS_2S                           0x8b40</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define R600_PA_SC_AA_SAMPLE_LOCS_4S                           0x8b44</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0                       0x8b48</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1                       0x8b4c</u></td></tr>
<tr><th id="1556">1556</th><td><u>#       define R600_S0_X(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1557">1557</th><td><u>#       define R600_S0_Y(x)                                    ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1558">1558</th><td><u>#       define R600_S1_X(x)                                    ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1559">1559</th><td><u>#       define R600_S1_Y(x)                                    ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#       define R600_S2_X(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1561">1561</th><td><u>#       define R600_S2_Y(x)                                    ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#       define R600_S3_X(x)                                    ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#       define R600_S3_Y(x)                                    ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1564">1564</th><td><u>#       define R600_S4_X(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1565">1565</th><td><u>#       define R600_S4_Y(x)                                    ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#       define R600_S5_X(x)                                    ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#       define R600_S5_Y(x)                                    ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1568">1568</th><td><u>#       define R600_S6_X(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1569">1569</th><td><u>#       define R600_S6_Y(x)                                    ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1570">1570</th><td><u>#       define R600_S7_X(x)                                    ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#       define R600_S7_Y(x)                                    ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define R600_PA_SC_FIFO_SIZE                                   0x8bd0</u></td></tr>
<tr><th id="1573">1573</th><td><u>#       define R600_SC_PRIM_FIFO_SIZE(x)                       ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#       define R600_SC_HIZ_TILE_FIFO_SIZE(x)                   ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1575">1575</th><td><u>#       define R600_SC_EARLYZ_TILE_FIFO_SIZE(x)                ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define R700_PA_SC_FIFO_SIZE_R7XX                              0x8bcc</u></td></tr>
<tr><th id="1577">1577</th><td><u>#       define R700_SC_PRIM_FIFO_SIZE(x)                       ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#       define R700_SC_HIZ_TILE_FIFO_SIZE(x)                   ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1579">1579</th><td><u>#       define R700_SC_EARLYZ_TILE_FIFO_SIZE(x)                ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define R600_PA_SC_ENHANCE                                     0x8bf0</u></td></tr>
<tr><th id="1581">1581</th><td><u>#       define R600_FORCE_EOV_MAX_CLK_CNT(x)                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1582">1582</th><td><u>#       define R600_FORCE_EOV_MAX_TILE_CNT(x)                  ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define R600_PA_SC_CLIPRECT_RULE                               0x2820c</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define R700_PA_SC_EDGERULE                                    0x28230</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define R600_PA_SC_LINE_STIPPLE                                0x28a0c</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define R600_PA_SC_MODE_CNTL                                   0x28a4c</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define R600_PA_SC_AA_CONFIG                                   0x28c04</u></td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td><u>#define R600_SX_EXPORT_BUFFER_SIZES                            0x900c</u></td></tr>
<tr><th id="1590">1590</th><td><u>#       define R600_COLOR_BUFFER_SIZE(x)                       ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1591">1591</th><td><u>#       define R600_POSITION_BUFFER_SIZE(x)                    ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1592">1592</th><td><u>#       define R600_SMX_BUFFER_SIZE(x)                         ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define R600_SX_DEBUG_1                                        0x9054</u></td></tr>
<tr><th id="1594">1594</th><td><u>#       define R600_SMX_EVENT_RELEASE                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1595">1595</th><td><u>#       define R600_ENABLE_NEW_SMX_ADDRESS                     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define R700_SX_DEBUG_1                                        0x9058</u></td></tr>
<tr><th id="1597">1597</th><td><u>#       define R700_ENABLE_NEW_SMX_ADDRESS                     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define R600_SX_MISC                                           0x28350</u></td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td><u>#define R600_DB_DEBUG                                          0x9830</u></td></tr>
<tr><th id="1601">1601</th><td><u>#       define R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define R600_DB_WATERMARKS                                     0x9838</u></td></tr>
<tr><th id="1603">1603</th><td><u>#       define R600_DEPTH_FREE(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1604">1604</th><td><u>#       define R600_DEPTH_FLUSH(x)                             ((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="1605">1605</th><td><u>#       define R600_DEPTH_PENDING_FREE(x)                      ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="1606">1606</th><td><u>#       define R600_DEPTH_CACHELINE_FREE(x)                    ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define R700_DB_DEBUG3                                         0x98b0</u></td></tr>
<tr><th id="1608">1608</th><td><u>#       define R700_DB_CLK_OFF_DELAY(x)                        ((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define RV700_DB_DEBUG4                                        0x9b8c</u></td></tr>
<tr><th id="1610">1610</th><td><u>#       define RV700_DISABLE_TILE_COVERED_FOR_PS_ITER          (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><u>#define R600_VGT_CACHE_INVALIDATION                            0x88c4</u></td></tr>
<tr><th id="1613">1613</th><td><u>#       define R600_CACHE_INVALIDATION(x)                      ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1614">1614</th><td><u>#       define R600_VC_ONLY                                    0</u></td></tr>
<tr><th id="1615">1615</th><td><u>#       define R600_TC_ONLY                                    1</u></td></tr>
<tr><th id="1616">1616</th><td><u>#       define R600_VC_AND_TC                                  2</u></td></tr>
<tr><th id="1617">1617</th><td><u>#       define R700_AUTO_INVLD_EN(x)                           ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1618">1618</th><td><u>#       define R700_NO_AUTO                                    0</u></td></tr>
<tr><th id="1619">1619</th><td><u>#       define R700_ES_AUTO                                    1</u></td></tr>
<tr><th id="1620">1620</th><td><u>#       define R700_GS_AUTO                                    2</u></td></tr>
<tr><th id="1621">1621</th><td><u>#       define R700_ES_AND_GS_AUTO                             3</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define R600_VGT_GS_PER_ES                                     0x88c8</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define R600_VGT_ES_PER_GS                                     0x88cc</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define R600_VGT_GS_PER_VS                                     0x88e8</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define R600_VGT_GS_VERTEX_REUSE                               0x88d4</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define R600_VGT_NUM_INSTANCES                                 0x8974</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define R600_VGT_STRMOUT_EN                                    0x28ab0</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define R600_VGT_EVENT_INITIATOR                               0x28a90</u></td></tr>
<tr><th id="1629">1629</th><td><u>#       define R600_CACHE_FLUSH_AND_INV_EVENT                  (0x16 &lt;&lt; 0)</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define R600_VGT_VERTEX_REUSE_BLOCK_CNTL                       0x28c58</u></td></tr>
<tr><th id="1631">1631</th><td><u>#       define R600_VTX_REUSE_DEPTH_MASK                       0xff</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define R600_VGT_OUT_DEALLOC_CNTL                              0x28c5c</u></td></tr>
<tr><th id="1633">1633</th><td><u>#       define R600_DEALLOC_DIST_MASK                          0x7f</u></td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td><u>#define R600_CB_COLOR0_BASE                                    0x28040</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define R600_CB_COLOR1_BASE                                    0x28044</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define R600_CB_COLOR2_BASE                                    0x28048</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define R600_CB_COLOR3_BASE                                    0x2804c</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define R600_CB_COLOR4_BASE                                    0x28050</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define R600_CB_COLOR5_BASE                                    0x28054</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define R600_CB_COLOR6_BASE                                    0x28058</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define R600_CB_COLOR7_BASE                                    0x2805c</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define R600_CB_COLOR7_FRAG                                    0x280fc</u></td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td><u>#define R600_CB_COLOR0_SIZE                                    0x28060</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define R600_CB_COLOR0_VIEW                                    0x28080</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define R600_CB_COLOR0_INFO                                    0x280a0</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define R600_CB_COLOR0_TILE                                    0x280c0</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define R600_CB_COLOR0_FRAG                                    0x280e0</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define R600_CB_COLOR0_MASK                                    0x28100</u></td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><u>#define AVIVO_D1MODE_VLINE_START_END                           0x6538</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define AVIVO_D2MODE_VLINE_START_END                           0x6d38</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define R600_CP_COHER_BASE                                     0x85f8</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define R600_DB_DEPTH_BASE                                     0x2800c</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define R600_SQ_PGM_START_FS                                   0x28894</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define R600_SQ_PGM_START_ES                                   0x28880</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define R600_SQ_PGM_START_VS                                   0x28858</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define R600_SQ_PGM_RESOURCES_VS                               0x28868</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define R600_SQ_PGM_CF_OFFSET_VS                               0x288d0</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define R600_SQ_PGM_START_GS                                   0x2886c</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define R600_SQ_PGM_START_PS                                   0x28840</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define R600_SQ_PGM_RESOURCES_PS                               0x28850</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define R600_SQ_PGM_EXPORTS_PS                                 0x28854</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define R600_SQ_PGM_CF_OFFSET_PS                               0x288cc</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define R600_VGT_DMA_BASE                                      0x287e8</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define R600_VGT_DMA_BASE_HI                                   0x287e4</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_0                         0x28b10</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_1                         0x28b14</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_2                         0x28b18</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_3                         0x28b1c</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_HI_0                      0x28b44</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_HI_1                      0x28b48</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_HI_2                      0x28b4c</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define R600_VGT_STRMOUT_BASE_OFFSET_HI_3                      0x28b50</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define R600_VGT_STRMOUT_BUFFER_BASE_0                         0x28ad8</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define R600_VGT_STRMOUT_BUFFER_BASE_1                         0x28ae8</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define R600_VGT_STRMOUT_BUFFER_BASE_2                         0x28af8</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define R600_VGT_STRMOUT_BUFFER_BASE_3                         0x28b08</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define R600_VGT_STRMOUT_BUFFER_OFFSET_0                       0x28adc</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define R600_VGT_STRMOUT_BUFFER_OFFSET_1                       0x28aec</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define R600_VGT_STRMOUT_BUFFER_OFFSET_2                       0x28afc</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define R600_VGT_STRMOUT_BUFFER_OFFSET_3                       0x28b0c</u></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><u>#define R600_VGT_PRIMITIVE_TYPE                                0x8958</u></td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td><u>#define R600_PA_SC_SCREEN_SCISSOR_TL                           0x28030</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define R600_PA_SC_GENERIC_SCISSOR_TL                          0x28240</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define R600_PA_SC_WINDOW_SCISSOR_TL                           0x28204</u></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><u>#define R600_TC_CNTL                                           0x9608</u></td></tr>
<tr><th id="1692">1692</th><td><u>#       define R600_TC_L2_SIZE(x)                              ((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="1693">1693</th><td><u>#       define R600_L2_DISABLE_LATE_HIT                        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><u>#define R600_ARB_POP                                           0x2418</u></td></tr>
<tr><th id="1696">1696</th><td><u>#       define R600_ENABLE_TC128                               (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define R600_ARB_GDEC_RD_CNTL                                  0x246c</u></td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td><u>#define R600_TA_CNTL_AUX                                       0x9508</u></td></tr>
<tr><th id="1700">1700</th><td><u>#       define R600_DISABLE_CUBE_WRAP                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1701">1701</th><td><u>#       define R600_DISABLE_CUBE_ANISO                         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1702">1702</th><td><u>#       define R700_GETLOD_SELECT(x)                           ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1703">1703</th><td><u>#       define R600_SYNC_GRADIENT                              (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1704">1704</th><td><u>#       define R600_SYNC_WALKER                                (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1705">1705</th><td><u>#       define R600_SYNC_ALIGNER                               (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1706">1706</th><td><u>#       define R600_BILINEAR_PRECISION_6_BIT                   (0 &lt;&lt; 31)</u></td></tr>
<tr><th id="1707">1707</th><td><u>#       define R600_BILINEAR_PRECISION_8_BIT                   (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><u>#define R700_TCP_CNTL                                          0x9610</u></td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><u>#define R600_SMX_DC_CTL0                                       0xa020</u></td></tr>
<tr><th id="1712">1712</th><td><u>#       define R700_USE_HASH_FUNCTION                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1713">1713</th><td><u>#       define R700_CACHE_DEPTH(x)                             ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#       define R700_FLUSH_ALL_ON_EVENT                         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1715">1715</th><td><u>#       define R700_STALL_ON_EVENT                             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define R700_SMX_EVENT_CTL                                     0xa02c</u></td></tr>
<tr><th id="1717">1717</th><td><u>#       define R700_ES_FLUSH_CTL(x)                            ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1718">1718</th><td><u>#       define R700_GS_FLUSH_CTL(x)                            ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="1719">1719</th><td><u>#       define R700_ACK_FLUSH_CTL(x)                           ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1720">1720</th><td><u>#       define R700_SYNC_FLUSH_CTL                             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td><u>#define R600_SQ_CONFIG                                         0x8c00</u></td></tr>
<tr><th id="1723">1723</th><td><u>#       define R600_VC_ENABLE                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1724">1724</th><td><u>#       define R600_EXPORT_SRC_C                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#       define R600_DX9_CONSTS                                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1726">1726</th><td><u>#       define R600_ALU_INST_PREFER_VECTOR                     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1727">1727</th><td><u>#       define R600_DX10_CLAMP                                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#       define R600_CLAUSE_SEQ_PRIO(x)                         ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1729">1729</th><td><u>#       define R600_PS_PRIO(x)                                 ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#       define R600_VS_PRIO(x)                                 ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#       define R600_GS_PRIO(x)                                 ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#       define R600_ES_PRIO(x)                                 ((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define R600_SQ_GPR_RESOURCE_MGMT_1                            0x8c04</u></td></tr>
<tr><th id="1734">1734</th><td><u>#       define R600_NUM_PS_GPRS(x)                             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#       define R600_NUM_VS_GPRS(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#       define R700_DYN_GPR_ENABLE                             (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1737">1737</th><td><u>#       define R600_NUM_CLAUSE_TEMP_GPRS(x)                    ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define R600_SQ_GPR_RESOURCE_MGMT_2                            0x8c08</u></td></tr>
<tr><th id="1739">1739</th><td><u>#       define R600_NUM_GS_GPRS(x)                             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1740">1740</th><td><u>#       define R600_NUM_ES_GPRS(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define R600_SQ_THREAD_RESOURCE_MGMT                           0x8c0c</u></td></tr>
<tr><th id="1742">1742</th><td><u>#       define R600_NUM_PS_THREADS(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1743">1743</th><td><u>#       define R600_NUM_VS_THREADS(x)                          ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1744">1744</th><td><u>#       define R600_NUM_GS_THREADS(x)                          ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1745">1745</th><td><u>#       define R600_NUM_ES_THREADS(x)                          ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define R600_SQ_STACK_RESOURCE_MGMT_1                          0x8c10</u></td></tr>
<tr><th id="1747">1747</th><td><u>#       define R600_NUM_PS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1748">1748</th><td><u>#       define R600_NUM_VS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define R600_SQ_STACK_RESOURCE_MGMT_2                          0x8c14</u></td></tr>
<tr><th id="1750">1750</th><td><u>#       define R600_NUM_GS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1751">1751</th><td><u>#       define R600_NUM_ES_STACK_ENTRIES(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define R600_SQ_MS_FIFO_SIZES                                  0x8cf0</u></td></tr>
<tr><th id="1753">1753</th><td><u>#       define R600_CACHE_FIFO_SIZE(x)                         ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#       define R600_FETCH_FIFO_HIWATER(x)                      ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1755">1755</th><td><u>#       define R600_DONE_FIFO_HIWATER(x)                       ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#       define R600_ALU_UPDATE_FIFO_HIWATER(x)                 ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_0                         0x8db0</u></td></tr>
<tr><th id="1758">1758</th><td><u>#       define R700_SIMDA_RING0(x)                             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1759">1759</th><td><u>#       define R700_SIMDA_RING1(x)                             ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1760">1760</th><td><u>#       define R700_SIMDB_RING0(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1761">1761</th><td><u>#       define R700_SIMDB_RING1(x)                             ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_1                         0x8db4</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_2                         0x8db8</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_3                         0x8dbc</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_4                         0x8dc0</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_5                         0x8dc4</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_6                         0x8dc8</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_7                         0x8dcc</u></td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td><u>#define R600_SPI_PS_IN_CONTROL_0                               0x286cc</u></td></tr>
<tr><th id="1771">1771</th><td><u>#       define R600_NUM_INTERP(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1772">1772</th><td><u>#       define R600_POSITION_ENA                               (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1773">1773</th><td><u>#       define R600_POSITION_CENTROID                          (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1774">1774</th><td><u>#       define R600_POSITION_ADDR(x)                           ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1775">1775</th><td><u>#       define R600_PARAM_GEN(x)                               ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="1776">1776</th><td><u>#       define R600_PARAM_GEN_ADDR(x)                          ((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#       define R600_BARYC_SAMPLE_CNTL(x)                       ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#       define R600_PERSP_GRADIENT_ENA                         (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1779">1779</th><td><u>#       define R600_LINEAR_GRADIENT_ENA                        (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1780">1780</th><td><u>#       define R600_POSITION_SAMPLE                            (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1781">1781</th><td><u>#       define R600_BARYC_AT_SAMPLE_ENA                        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define R600_SPI_PS_IN_CONTROL_1                               0x286d0</u></td></tr>
<tr><th id="1783">1783</th><td><u>#       define R600_GEN_INDEX_PIX                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1784">1784</th><td><u>#       define R600_GEN_INDEX_PIX_ADDR(x)                      ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="1785">1785</th><td><u>#       define R600_FRONT_FACE_ENA                             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1786">1786</th><td><u>#       define R600_FRONT_FACE_CHAN(x)                         ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="1787">1787</th><td><u>#       define R600_FRONT_FACE_ALL_BITS                        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1788">1788</th><td><u>#       define R600_FRONT_FACE_ADDR(x)                         ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1789">1789</th><td><u>#       define R600_FOG_ADDR(x)                                ((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="1790">1790</th><td><u>#       define R600_FIXED_PT_POSITION_ENA                      (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1791">1791</th><td><u>#       define R600_FIXED_PT_POSITION_ADDR(x)                  ((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="1792">1792</th><td><u>#       define R700_POSITION_ULC                               (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define R600_SPI_INPUT_Z                                       0x286d8</u></td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td><u>#define R600_SPI_CONFIG_CNTL                                   0x9100</u></td></tr>
<tr><th id="1796">1796</th><td><u>#       define R600_GPR_WRITE_PRIORITY(x)                      ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1797">1797</th><td><u>#       define R600_DISABLE_INTERP_1                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define R600_SPI_CONFIG_CNTL_1                                 0x913c</u></td></tr>
<tr><th id="1799">1799</th><td><u>#       define R600_VTX_DONE_DELAY(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1800">1800</th><td><u>#       define R600_INTERP_ONE_PRIM_PER_ROW                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><u>#define R600_GB_TILING_CONFIG                                  0x98f0</u></td></tr>
<tr><th id="1803">1803</th><td><u>#       define R600_PIPE_TILING(x)                             ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="1804">1804</th><td><u>#       define R600_BANK_TILING(x)                             ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1805">1805</th><td><u>#       define R600_GROUP_SIZE(x)                              ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1806">1806</th><td><u>#       define R600_ROW_TILING(x)                              ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1807">1807</th><td><u>#       define R600_BANK_SWAPS(x)                              ((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="1808">1808</th><td><u>#       define R600_SAMPLE_SPLIT(x)                            ((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1809">1809</th><td><u>#       define R600_BACKEND_MAP(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define R600_DCP_TILING_CONFIG                                 0x6ca0</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define R600_HDP_TILING_CONFIG                                 0x2f3c</u></td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td><u>#define R600_CC_RB_BACKEND_DISABLE                             0x98f4</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define R700_CC_SYS_RB_BACKEND_DISABLE                         0x3f88</u></td></tr>
<tr><th id="1815">1815</th><td><u>#       define R600_BACKEND_DISABLE(x)                         ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td><u>#define R600_CC_GC_SHADER_PIPE_CONFIG                          0x8950</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define R600_GC_USER_SHADER_PIPE_CONFIG                        0x8954</u></td></tr>
<tr><th id="1819">1819</th><td><u>#       define R600_INACTIVE_QD_PIPES(x)                       ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1820">1820</th><td><u>#       define R600_INACTIVE_QD_PIPES_MASK                     (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="1821">1821</th><td><u>#       define R600_INACTIVE_SIMDS(x)                          ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1822">1822</th><td><u>#       define R600_INACTIVE_SIMDS_MASK                        (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td><u>#define R700_CGTS_SYS_TCC_DISABLE                              0x3f90</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define R700_CGTS_USER_SYS_TCC_DISABLE                         0x3f94</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define R700_CGTS_TCC_DISABLE                                  0x9148</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define R700_CGTS_USER_TCC_DISABLE                             0x914c</u></td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td><i>/* Constants */</i></td></tr>
<tr><th id="1830">1830</th><td><u>#define RADEON_MAX_USEC_TIMEOUT		100000	/* 100 ms */</u></td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td><u>#define RADEON_LAST_FRAME_REG		RADEON_SCRATCH_REG0</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define RADEON_LAST_DISPATCH_REG	RADEON_SCRATCH_REG1</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define RADEON_LAST_CLEAR_REG		RADEON_SCRATCH_REG2</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define RADEON_LAST_SWI_REG		RADEON_SCRATCH_REG3</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define RADEON_LAST_DISPATCH		1</u></td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td><u>#define R600_LAST_FRAME_REG		R600_SCRATCH_REG0</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define R600_LAST_DISPATCH_REG	        R600_SCRATCH_REG1</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define R600_LAST_CLEAR_REG		R600_SCRATCH_REG2</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define R600_LAST_SWI_REG		R600_SCRATCH_REG3</u></td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td><u>#define RADEON_MAX_VB_AGE		0x7fffffff</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define RADEON_MAX_VB_VERTS		(0xffff)</u></td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><u>#define RADEON_RING_HIGH_MARK		128</u></td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td><u>#define RADEON_PCIGART_TABLE_SIZE      (32*1024)</u></td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td><u>#define RADEON_READ(reg)	DRM_READ32(  dev_priv-&gt;mmio, (reg) )</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define RADEON_WRITE(reg, val)                                          \</u></td></tr>
<tr><th id="1852">1852</th><td><u>do {									\</u></td></tr>
<tr><th id="1853">1853</th><td><u>	if (reg &lt; 0x10000) {				                \</u></td></tr>
<tr><th id="1854">1854</th><td><u>		DRM_WRITE32(dev_priv-&gt;mmio, (reg), (val));		\</u></td></tr>
<tr><th id="1855">1855</th><td><u>	} else {                                                        \</u></td></tr>
<tr><th id="1856">1856</th><td><u>		DRM_WRITE32(dev_priv-&gt;mmio, RADEON_MM_INDEX, (reg));	\</u></td></tr>
<tr><th id="1857">1857</th><td><u>		DRM_WRITE32(dev_priv-&gt;mmio, RADEON_MM_DATA, (val));	\</u></td></tr>
<tr><th id="1858">1858</th><td><u>	}                                                               \</u></td></tr>
<tr><th id="1859">1859</th><td><u>} while (0)</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define RADEON_READ8(reg)	DRM_READ8(  dev_priv-&gt;mmio, (reg) )</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define RADEON_WRITE8(reg,val)	DRM_WRITE8( dev_priv-&gt;mmio, (reg), (val) )</u></td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td><u>#define RADEON_WRITE_PLL(addr, val)					\</u></td></tr>
<tr><th id="1864">1864</th><td><u>do {									\</u></td></tr>
<tr><th id="1865">1865</th><td><u>	RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX,				\</u></td></tr>
<tr><th id="1866">1866</th><td><u>		       ((addr) &amp; 0x1f) | RADEON_PLL_WR_EN );		\</u></td></tr>
<tr><th id="1867">1867</th><td><u>	RADEON_WRITE(RADEON_CLOCK_CNTL_DATA, (val));			\</u></td></tr>
<tr><th id="1868">1868</th><td><u>} while (0)</u></td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><u>#define RADEON_WRITE_PCIE(addr, val)					\</u></td></tr>
<tr><th id="1871">1871</th><td><u>do {									\</u></td></tr>
<tr><th id="1872">1872</th><td><u>	RADEON_WRITE8(RADEON_PCIE_INDEX,				\</u></td></tr>
<tr><th id="1873">1873</th><td><u>			((addr) &amp; 0xff));				\</u></td></tr>
<tr><th id="1874">1874</th><td><u>	RADEON_WRITE(RADEON_PCIE_DATA, (val));			\</u></td></tr>
<tr><th id="1875">1875</th><td><u>} while (0)</u></td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td><u>#define R500_WRITE_MCIND(addr, val)					\</u></td></tr>
<tr><th id="1878">1878</th><td><u>do {								\</u></td></tr>
<tr><th id="1879">1879</th><td><u>	RADEON_WRITE(R520_MC_IND_INDEX, 0xff0000 | ((addr) &amp; 0xff));	\</u></td></tr>
<tr><th id="1880">1880</th><td><u>	RADEON_WRITE(R520_MC_IND_DATA, (val));			\</u></td></tr>
<tr><th id="1881">1881</th><td><u>	RADEON_WRITE(R520_MC_IND_INDEX, 0);	\</u></td></tr>
<tr><th id="1882">1882</th><td><u>} while (0)</u></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><u>#define RS480_WRITE_MCIND(addr, val)				\</u></td></tr>
<tr><th id="1885">1885</th><td><u>do {									\</u></td></tr>
<tr><th id="1886">1886</th><td><u>	RADEON_WRITE(RS480_NB_MC_INDEX,				\</u></td></tr>
<tr><th id="1887">1887</th><td><u>			((addr) &amp; 0xff) | RS480_NB_MC_IND_WR_EN);	\</u></td></tr>
<tr><th id="1888">1888</th><td><u>	RADEON_WRITE(RS480_NB_MC_DATA, (val));			\</u></td></tr>
<tr><th id="1889">1889</th><td><u>	RADEON_WRITE(RS480_NB_MC_INDEX, 0xff);			\</u></td></tr>
<tr><th id="1890">1890</th><td><u>} while (0)</u></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><u>#define RS690_WRITE_MCIND(addr, val)					\</u></td></tr>
<tr><th id="1893">1893</th><td><u>do {								\</u></td></tr>
<tr><th id="1894">1894</th><td><u>	RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_EN | ((addr) &amp; RS690_MC_INDEX_MASK));	\</u></td></tr>
<tr><th id="1895">1895</th><td><u>	RADEON_WRITE(RS690_MC_DATA, val);			\</u></td></tr>
<tr><th id="1896">1896</th><td><u>	RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_ACK);	\</u></td></tr>
<tr><th id="1897">1897</th><td><u>} while (0)</u></td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><u>#define RS600_WRITE_MCIND(addr, val)				\</u></td></tr>
<tr><th id="1900">1900</th><td><u>do {							        \</u></td></tr>
<tr><th id="1901">1901</th><td><u>	RADEON_WRITE(RS600_MC_INDEX, RS600_MC_IND_WR_EN | RS600_MC_IND_CITF_ARB0 | ((addr) &amp; RS600_MC_ADDR_MASK)); \</u></td></tr>
<tr><th id="1902">1902</th><td><u>	RADEON_WRITE(RS600_MC_DATA, val);                       \</u></td></tr>
<tr><th id="1903">1903</th><td><u>} while (0)</u></td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td><u>#define IGP_WRITE_MCIND(addr, val)				\</u></td></tr>
<tr><th id="1906">1906</th><td><u>do {									\</u></td></tr>
<tr><th id="1907">1907</th><td><u>	if (((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) == CHIP_RS690) ||   \</u></td></tr>
<tr><th id="1908">1908</th><td><u>	    ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) == CHIP_RS740))      \</u></td></tr>
<tr><th id="1909">1909</th><td><u>		RS690_WRITE_MCIND(addr, val);				\</u></td></tr>
<tr><th id="1910">1910</th><td><u>	else if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) == CHIP_RS600)  \</u></td></tr>
<tr><th id="1911">1911</th><td><u>		RS600_WRITE_MCIND(addr, val);				\</u></td></tr>
<tr><th id="1912">1912</th><td><u>	else								\</u></td></tr>
<tr><th id="1913">1913</th><td><u>		RS480_WRITE_MCIND(addr, val);				\</u></td></tr>
<tr><th id="1914">1914</th><td><u>} while (0)</u></td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><u>#define CP_PACKET0( reg, n )						\</u></td></tr>
<tr><th id="1917">1917</th><td><u>	(RADEON_CP_PACKET0 | ((n) &lt;&lt; 16) | ((reg) &gt;&gt; 2))</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define CP_PACKET0_TABLE( reg, n )					\</u></td></tr>
<tr><th id="1919">1919</th><td><u>	(RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) &lt;&lt; 16) | ((reg) &gt;&gt; 2))</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define CP_PACKET1( reg0, reg1 )					\</u></td></tr>
<tr><th id="1921">1921</th><td><u>	(RADEON_CP_PACKET1 | (((reg1) &gt;&gt; 2) &lt;&lt; 15) | ((reg0) &gt;&gt; 2))</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define CP_PACKET2()							\</u></td></tr>
<tr><th id="1923">1923</th><td><u>	(RADEON_CP_PACKET2)</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define CP_PACKET3( pkt, n )						\</u></td></tr>
<tr><th id="1925">1925</th><td><u>	(RADEON_CP_PACKET3 | (pkt) | ((n) &lt;&lt; 16))</u></td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td><i>/* ================================================================</i></td></tr>
<tr><th id="1928">1928</th><td><i> * Engine control helper macros</i></td></tr>
<tr><th id="1929">1929</th><td><i> */</i></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><u>#define RADEON_WAIT_UNTIL_2D_IDLE() do {				\</u></td></tr>
<tr><th id="1932">1932</th><td><u>	OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) );			\</u></td></tr>
<tr><th id="1933">1933</th><td><u>	OUT_RING( (RADEON_WAIT_2D_IDLECLEAN |				\</u></td></tr>
<tr><th id="1934">1934</th><td><u>		   RADEON_WAIT_HOST_IDLECLEAN) );			\</u></td></tr>
<tr><th id="1935">1935</th><td><u>} while (0)</u></td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td><u>#define RADEON_WAIT_UNTIL_3D_IDLE() do {				\</u></td></tr>
<tr><th id="1938">1938</th><td><u>	OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) );			\</u></td></tr>
<tr><th id="1939">1939</th><td><u>	OUT_RING( (RADEON_WAIT_3D_IDLECLEAN |				\</u></td></tr>
<tr><th id="1940">1940</th><td><u>		   RADEON_WAIT_HOST_IDLECLEAN) );			\</u></td></tr>
<tr><th id="1941">1941</th><td><u>} while (0)</u></td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td><u>#define RADEON_WAIT_UNTIL_IDLE() do {					\</u></td></tr>
<tr><th id="1944">1944</th><td><u>	OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) );			\</u></td></tr>
<tr><th id="1945">1945</th><td><u>	OUT_RING( (RADEON_WAIT_2D_IDLECLEAN |				\</u></td></tr>
<tr><th id="1946">1946</th><td><u>		   RADEON_WAIT_3D_IDLECLEAN |				\</u></td></tr>
<tr><th id="1947">1947</th><td><u>		   RADEON_WAIT_HOST_IDLECLEAN) );			\</u></td></tr>
<tr><th id="1948">1948</th><td><u>} while (0)</u></td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td><u>#define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do {				\</u></td></tr>
<tr><th id="1951">1951</th><td><u>	OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) );			\</u></td></tr>
<tr><th id="1952">1952</th><td><u>	OUT_RING( RADEON_WAIT_CRTC_PFLIP );				\</u></td></tr>
<tr><th id="1953">1953</th><td><u>} while (0)</u></td></tr>
<tr><th id="1954">1954</th><td></td></tr>
<tr><th id="1955">1955</th><td><u>#define RADEON_FLUSH_CACHE() do {					\</u></td></tr>
<tr><th id="1956">1956</th><td><u>	if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) &lt;= CHIP_RV280) {	\</u></td></tr>
<tr><th id="1957">1957</th><td><u>		OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1958">1958</th><td><u>		OUT_RING(RADEON_RB3D_DC_FLUSH);				\</u></td></tr>
<tr><th id="1959">1959</th><td><u>	} else {                                                        \</u></td></tr>
<tr><th id="1960">1960</th><td><u>		OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1961">1961</th><td><u>		OUT_RING(R300_RB3D_DC_FLUSH);				\</u></td></tr>
<tr><th id="1962">1962</th><td><u>	}                                                               \</u></td></tr>
<tr><th id="1963">1963</th><td><u>} while (0)</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><u>#define RADEON_PURGE_CACHE() do {					\</u></td></tr>
<tr><th id="1966">1966</th><td><u>	if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) &lt;= CHIP_RV280) {	\</u></td></tr>
<tr><th id="1967">1967</th><td><u>		OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1968">1968</th><td><u>		OUT_RING(RADEON_RB3D_DC_FLUSH | RADEON_RB3D_DC_FREE);	\</u></td></tr>
<tr><th id="1969">1969</th><td><u>	} else {                                                        \</u></td></tr>
<tr><th id="1970">1970</th><td><u>		OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1971">1971</th><td><u>		OUT_RING(R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE);	\</u></td></tr>
<tr><th id="1972">1972</th><td><u>	}                                                               \</u></td></tr>
<tr><th id="1973">1973</th><td><u>} while (0)</u></td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td><u>#define RADEON_FLUSH_ZCACHE() do {					\</u></td></tr>
<tr><th id="1976">1976</th><td><u>	if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) &lt;= CHIP_RV280) {	\</u></td></tr>
<tr><th id="1977">1977</th><td><u>		OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1978">1978</th><td><u>		OUT_RING(RADEON_RB3D_ZC_FLUSH);				\</u></td></tr>
<tr><th id="1979">1979</th><td><u>	} else {                                                        \</u></td></tr>
<tr><th id="1980">1980</th><td><u>		OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1981">1981</th><td><u>		OUT_RING(R300_ZC_FLUSH);				\</u></td></tr>
<tr><th id="1982">1982</th><td><u>	}                                                               \</u></td></tr>
<tr><th id="1983">1983</th><td><u>} while (0)</u></td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td><u>#define RADEON_PURGE_ZCACHE() do {					\</u></td></tr>
<tr><th id="1986">1986</th><td><u>	if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) &lt;= CHIP_RV280) {	\</u></td></tr>
<tr><th id="1987">1987</th><td><u>		OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1988">1988</th><td><u>		OUT_RING(RADEON_RB3D_ZC_FLUSH | RADEON_RB3D_ZC_FREE);			\</u></td></tr>
<tr><th id="1989">1989</th><td><u>	} else {                                                        \</u></td></tr>
<tr><th id="1990">1990</th><td><u>		OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0));	\</u></td></tr>
<tr><th id="1991">1991</th><td><u>		OUT_RING(R300_ZC_FLUSH | R300_ZC_FREE);				\</u></td></tr>
<tr><th id="1992">1992</th><td><u>	}                                                               \</u></td></tr>
<tr><th id="1993">1993</th><td><u>} while (0)</u></td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td><i>/* ================================================================</i></td></tr>
<tr><th id="1996">1996</th><td><i> * Misc helper macros</i></td></tr>
<tr><th id="1997">1997</th><td><i> */</i></td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td><i>/* Perfbox functionality only.</i></td></tr>
<tr><th id="2000">2000</th><td><i> */</i></td></tr>
<tr><th id="2001">2001</th><td><u>#define RING_SPACE_TEST_WITH_RETURN( dev_priv )				\</u></td></tr>
<tr><th id="2002">2002</th><td><u>do {									\</u></td></tr>
<tr><th id="2003">2003</th><td><u>	if (!(dev_priv-&gt;stats.boxes &amp; RADEON_BOX_DMA_IDLE)) {		\</u></td></tr>
<tr><th id="2004">2004</th><td><u>		u32 head = GET_RING_HEAD( dev_priv );			\</u></td></tr>
<tr><th id="2005">2005</th><td><u>		if (head == dev_priv-&gt;ring.tail)			\</u></td></tr>
<tr><th id="2006">2006</th><td><u>			dev_priv-&gt;stats.boxes |= RADEON_BOX_DMA_IDLE;	\</u></td></tr>
<tr><th id="2007">2007</th><td><u>	}								\</u></td></tr>
<tr><th id="2008">2008</th><td><u>} while (0)</u></td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td><u>#define VB_AGE_TEST_WITH_RETURN( dev_priv )				\</u></td></tr>
<tr><th id="2011">2011</th><td><u>do {								\</u></td></tr>
<tr><th id="2012">2012</th><td><u>	struct drm_radeon_master_private *master_priv = file_priv-&gt;master-&gt;driver_priv;	\</u></td></tr>
<tr><th id="2013">2013</th><td><u>	drm_radeon_sarea_t *sarea_priv = master_priv-&gt;sarea_priv;	\</u></td></tr>
<tr><th id="2014">2014</th><td><u>	if ( sarea_priv-&gt;last_dispatch &gt;= RADEON_MAX_VB_AGE ) {		\</u></td></tr>
<tr><th id="2015">2015</th><td><u>		int __ret;						\</u></td></tr>
<tr><th id="2016">2016</th><td><u>		if ((dev_priv-&gt;flags &amp; RADEON_FAMILY_MASK) &gt;= CHIP_R600) \</u></td></tr>
<tr><th id="2017">2017</th><td><u>			__ret = r600_do_cp_idle(dev_priv);		\</u></td></tr>
<tr><th id="2018">2018</th><td><u>		else							\</u></td></tr>
<tr><th id="2019">2019</th><td><u>			__ret = radeon_do_cp_idle(dev_priv);		\</u></td></tr>
<tr><th id="2020">2020</th><td><u>		if ( __ret ) return __ret;				\</u></td></tr>
<tr><th id="2021">2021</th><td><u>		sarea_priv-&gt;last_dispatch = 0;				\</u></td></tr>
<tr><th id="2022">2022</th><td><u>		radeon_freelist_reset( dev );				\</u></td></tr>
<tr><th id="2023">2023</th><td><u>	}								\</u></td></tr>
<tr><th id="2024">2024</th><td><u>} while (0)</u></td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><u>#define RADEON_DISPATCH_AGE( age ) do {					\</u></td></tr>
<tr><th id="2027">2027</th><td><u>	OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) );		\</u></td></tr>
<tr><th id="2028">2028</th><td><u>	OUT_RING( age );						\</u></td></tr>
<tr><th id="2029">2029</th><td><u>} while (0)</u></td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td><u>#define RADEON_FRAME_AGE( age ) do {					\</u></td></tr>
<tr><th id="2032">2032</th><td><u>	OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) );		\</u></td></tr>
<tr><th id="2033">2033</th><td><u>	OUT_RING( age );						\</u></td></tr>
<tr><th id="2034">2034</th><td><u>} while (0)</u></td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><u>#define RADEON_CLEAR_AGE( age ) do {					\</u></td></tr>
<tr><th id="2037">2037</th><td><u>	OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) );		\</u></td></tr>
<tr><th id="2038">2038</th><td><u>	OUT_RING( age );						\</u></td></tr>
<tr><th id="2039">2039</th><td><u>} while (0)</u></td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td><u>#define R600_DISPATCH_AGE(age) do {					\</u></td></tr>
<tr><th id="2042">2042</th><td><u>	OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1));		\</u></td></tr>
<tr><th id="2043">2043</th><td><u>	OUT_RING((R600_LAST_DISPATCH_REG - R600_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);  \</u></td></tr>
<tr><th id="2044">2044</th><td><u>	OUT_RING(age);							\</u></td></tr>
<tr><th id="2045">2045</th><td><u>} while (0)</u></td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><u>#define R600_FRAME_AGE(age) do {					\</u></td></tr>
<tr><th id="2048">2048</th><td><u>	OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1));		\</u></td></tr>
<tr><th id="2049">2049</th><td><u>	OUT_RING((R600_LAST_FRAME_REG - R600_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);  \</u></td></tr>
<tr><th id="2050">2050</th><td><u>	OUT_RING(age);							\</u></td></tr>
<tr><th id="2051">2051</th><td><u>} while (0)</u></td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td><u>#define R600_CLEAR_AGE(age) do {					\</u></td></tr>
<tr><th id="2054">2054</th><td><u>	OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1));		\</u></td></tr>
<tr><th id="2055">2055</th><td><u>	OUT_RING((R600_LAST_CLEAR_REG - R600_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);  \</u></td></tr>
<tr><th id="2056">2056</th><td><u>	OUT_RING(age);							\</u></td></tr>
<tr><th id="2057">2057</th><td><u>} while (0)</u></td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td><i>/* ================================================================</i></td></tr>
<tr><th id="2060">2060</th><td><i> * Ring control</i></td></tr>
<tr><th id="2061">2061</th><td><i> */</i></td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><u>#define RADEON_VERBOSE	0</u></td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td><u>#define RING_LOCALS	int write, _nr, _align_nr; unsigned int mask; u32 *ring;</u></td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td><u>#define RADEON_RING_ALIGN 16</u></td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td><u>#define BEGIN_RING( n ) do {						\</u></td></tr>
<tr><th id="2070">2070</th><td><u>	if ( RADEON_VERBOSE ) {						\</u></td></tr>
<tr><th id="2071">2071</th><td><u>		DRM_INFO( "BEGIN_RING( %d )\n", (n));			\</u></td></tr>
<tr><th id="2072">2072</th><td><u>	}								\</u></td></tr>
<tr><th id="2073">2073</th><td><u>	_align_nr = RADEON_RING_ALIGN - ((dev_priv-&gt;ring.tail + n) &amp; (RADEON_RING_ALIGN-1));	\</u></td></tr>
<tr><th id="2074">2074</th><td><u>	_align_nr += n;							\</u></td></tr>
<tr><th id="2075">2075</th><td><u>	if (dev_priv-&gt;ring.space &lt;= (_align_nr * sizeof(u32))) {	\</u></td></tr>
<tr><th id="2076">2076</th><td><u>                COMMIT_RING();						\</u></td></tr>
<tr><th id="2077">2077</th><td><u>		radeon_wait_ring( dev_priv, _align_nr * sizeof(u32));	\</u></td></tr>
<tr><th id="2078">2078</th><td><u>	}								\</u></td></tr>
<tr><th id="2079">2079</th><td><u>	_nr = n; dev_priv-&gt;ring.space -= (n) * sizeof(u32);		\</u></td></tr>
<tr><th id="2080">2080</th><td><u>	ring = dev_priv-&gt;ring.start;					\</u></td></tr>
<tr><th id="2081">2081</th><td><u>	write = dev_priv-&gt;ring.tail;					\</u></td></tr>
<tr><th id="2082">2082</th><td><u>	mask = dev_priv-&gt;ring.tail_mask;				\</u></td></tr>
<tr><th id="2083">2083</th><td><u>} while (0)</u></td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td><u>#define ADVANCE_RING() do {						\</u></td></tr>
<tr><th id="2086">2086</th><td><u>	if ( RADEON_VERBOSE ) {						\</u></td></tr>
<tr><th id="2087">2087</th><td><u>		DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n",	\</u></td></tr>
<tr><th id="2088">2088</th><td><u>			  write, dev_priv-&gt;ring.tail );			\</u></td></tr>
<tr><th id="2089">2089</th><td><u>	}								\</u></td></tr>
<tr><th id="2090">2090</th><td><u>	if (((dev_priv-&gt;ring.tail + _nr) &amp; mask) != write) {		\</u></td></tr>
<tr><th id="2091">2091</th><td><u>		DRM_ERROR(						\</u></td></tr>
<tr><th id="2092">2092</th><td><u>			"ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n",	\</u></td></tr>
<tr><th id="2093">2093</th><td><u>			((dev_priv-&gt;ring.tail + _nr) &amp; mask),		\</u></td></tr>
<tr><th id="2094">2094</th><td><u>			write, __LINE__);				\</u></td></tr>
<tr><th id="2095">2095</th><td><u>	} else								\</u></td></tr>
<tr><th id="2096">2096</th><td><u>		dev_priv-&gt;ring.tail = write;				\</u></td></tr>
<tr><th id="2097">2097</th><td><u>} while (0)</u></td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td><b>extern</b> <em>void</em> radeon_commit_ring(drm_radeon_private_t *dev_priv);</td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><u>#define COMMIT_RING() do {						\</u></td></tr>
<tr><th id="2102">2102</th><td><u>		radeon_commit_ring(dev_priv);				\</u></td></tr>
<tr><th id="2103">2103</th><td><u>	} while(0)</u></td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td><u>#define OUT_RING( x ) do {						\</u></td></tr>
<tr><th id="2106">2106</th><td><u>	if ( RADEON_VERBOSE ) {						\</u></td></tr>
<tr><th id="2107">2107</th><td><u>		DRM_INFO( "   OUT_RING( 0x%08x ) at 0x%x\n",		\</u></td></tr>
<tr><th id="2108">2108</th><td><u>			   (unsigned int)(x), write );			\</u></td></tr>
<tr><th id="2109">2109</th><td><u>	}								\</u></td></tr>
<tr><th id="2110">2110</th><td><u>	ring[write++] = (x);						\</u></td></tr>
<tr><th id="2111">2111</th><td><u>	write &amp;= mask;							\</u></td></tr>
<tr><th id="2112">2112</th><td><u>} while (0)</u></td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td><u>#define OUT_RING_REG( reg, val ) do {					\</u></td></tr>
<tr><th id="2115">2115</th><td><u>	OUT_RING( CP_PACKET0( reg, 0 ) );				\</u></td></tr>
<tr><th id="2116">2116</th><td><u>	OUT_RING( val );						\</u></td></tr>
<tr><th id="2117">2117</th><td><u>} while (0)</u></td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td><u>#define OUT_RING_TABLE( tab, sz ) do {					\</u></td></tr>
<tr><th id="2120">2120</th><td><u>	int _size = (sz);					\</u></td></tr>
<tr><th id="2121">2121</th><td><u>	int *_tab = (int *)(tab);				\</u></td></tr>
<tr><th id="2122">2122</th><td><u>								\</u></td></tr>
<tr><th id="2123">2123</th><td><u>	if (write + _size &gt; mask) {				\</u></td></tr>
<tr><th id="2124">2124</th><td><u>		int _i = (mask+1) - write;			\</u></td></tr>
<tr><th id="2125">2125</th><td><u>		_size -= _i;					\</u></td></tr>
<tr><th id="2126">2126</th><td><u>		while (_i &gt; 0 ) {				\</u></td></tr>
<tr><th id="2127">2127</th><td><u>			*(int *)(ring + write) = *_tab++;	\</u></td></tr>
<tr><th id="2128">2128</th><td><u>			write++;				\</u></td></tr>
<tr><th id="2129">2129</th><td><u>			_i--;					\</u></td></tr>
<tr><th id="2130">2130</th><td><u>		}						\</u></td></tr>
<tr><th id="2131">2131</th><td><u>		write = 0;					\</u></td></tr>
<tr><th id="2132">2132</th><td><u>		_tab += _i;					\</u></td></tr>
<tr><th id="2133">2133</th><td><u>	}							\</u></td></tr>
<tr><th id="2134">2134</th><td><u>	while (_size &gt; 0) {					\</u></td></tr>
<tr><th id="2135">2135</th><td><u>		*(ring + write) = *_tab++;			\</u></td></tr>
<tr><th id="2136">2136</th><td><u>		write++;					\</u></td></tr>
<tr><th id="2137">2137</th><td><u>		_size--;					\</u></td></tr>
<tr><th id="2138">2138</th><td><u>	}							\</u></td></tr>
<tr><th id="2139">2139</th><td><u>	write &amp;= mask;						\</u></td></tr>
<tr><th id="2140">2140</th><td><u>} while (0)</u></td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2143">2143</th><td><i class="doc"> * Copy given number of dwords from drm buffer to the ring buffer.</i></td></tr>
<tr><th id="2144">2144</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2145">2145</th><td><u>#define OUT_RING_DRM_BUFFER(buf, sz) do {				\</u></td></tr>
<tr><th id="2146">2146</th><td><u>	int _size = (sz) * 4;						\</u></td></tr>
<tr><th id="2147">2147</th><td><u>	struct drm_buffer *_buf = (buf);				\</u></td></tr>
<tr><th id="2148">2148</th><td><u>	int _part_size;							\</u></td></tr>
<tr><th id="2149">2149</th><td><u>	while (_size &gt; 0) {						\</u></td></tr>
<tr><th id="2150">2150</th><td><u>		_part_size = _size;					\</u></td></tr>
<tr><th id="2151">2151</th><td><u>									\</u></td></tr>
<tr><th id="2152">2152</th><td><u>		if (write + _part_size/4 &gt; mask)			\</u></td></tr>
<tr><th id="2153">2153</th><td><u>			_part_size = ((mask + 1) - write)*4;		\</u></td></tr>
<tr><th id="2154">2154</th><td><u>									\</u></td></tr>
<tr><th id="2155">2155</th><td><u>		if (drm_buffer_index(_buf) + _part_size &gt; PAGE_SIZE)	\</u></td></tr>
<tr><th id="2156">2156</th><td><u>			_part_size = PAGE_SIZE - drm_buffer_index(_buf);\</u></td></tr>
<tr><th id="2157">2157</th><td><u>									\</u></td></tr>
<tr><th id="2158">2158</th><td><u>									\</u></td></tr>
<tr><th id="2159">2159</th><td><u>									\</u></td></tr>
<tr><th id="2160">2160</th><td><u>		memcpy(ring + write, &amp;_buf-&gt;data[drm_buffer_page(_buf)]	\</u></td></tr>
<tr><th id="2161">2161</th><td><u>			[drm_buffer_index(_buf)], _part_size);		\</u></td></tr>
<tr><th id="2162">2162</th><td><u>									\</u></td></tr>
<tr><th id="2163">2163</th><td><u>		_size -= _part_size;					\</u></td></tr>
<tr><th id="2164">2164</th><td><u>		write = (write + _part_size/4) &amp; mask;			\</u></td></tr>
<tr><th id="2165">2165</th><td><u>		drm_buffer_advance(_buf, _part_size);			\</u></td></tr>
<tr><th id="2166">2166</th><td><u>	}								\</u></td></tr>
<tr><th id="2167">2167</th><td><u>} while (0)</u></td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td><u>#<span data-ppcond="125">endif</span>				/* CONFIG_DRM_RADEON_UMS */</u></td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td><u>#<span data-ppcond="33">endif</span>				/* __RADEON_DRV_H__ */</u></td></tr>
<tr><th id="2173">2173</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_drv.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_drv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
