LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;

ENTITY C IS
PORT ( k : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
		 L : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)) ;
END C ;

ARCHITECTURE Behavior OF C IS
BEGIN
L(0) <= (NOT k(0));
L(1) <= 0
L(2) <= (NOT k(0)) AND (NOT k(1)) AND (NOT k(3)) AND (NOT k(3));
L(3) <= (NOT k(2)) NAD (NOT k(3));
  
END Behavior;