// Seed: 1792842380
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input wand id_6,
    output tri id_7
);
  wire id_9;
  wire id_10;
endmodule
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    input tri id_4,
    output uwire id_5,
    input wire module_1,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input wor id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21,
    output wor id_22,
    output tri1 id_23
);
  wire id_25;
  module_0(
      id_2, id_18, id_13, id_13, id_12, id_16, id_18, id_23
  );
  assign id_20 = id_4;
  assign id_3  = id_1 == id_14;
endmodule
