vendor_name = ModelSim
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/states_exp.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift7.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift1.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se9.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se6.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_tc.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_3.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_2.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_sel_3bit.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/ir.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/IITB_RISC.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/eq.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/cond_check.vhdl
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
