FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) ST-Ericsson SA 2012
 *
/* bench 10810.6.0 d592d018b4cb */
/* bench 11054.6.0 728ad4ef80ef */
/* bench 11054.6.1 f5e6bf4039ea */
/* bench 11054.6.2 29ad3c56259f */
/* bench 11054.6.3 11de26198244 */
/* bench 11054.6.4 f1d1f8f73058 */
/* bench 11054.6.5 5b7717242959 */
/* bench 11054.6.6 dc3bdd86f8a4 */
/* bench 11054.6.7 fa7ced7f0681 */
/* bench 11054.6.8 784662e5b381 */
/* bench 11054.6.9 3fc5eebec9e4 */
/* bench 11054.6.10 511ad1c75a61 */
/* bench 11054.6.11 28c669c84ebd */
 *         Roger Nilsson <roger.xr.nilsson@stericsson.com>
 *         for ST-Ericsson.
 *
 * License terms:
 */

#ifndef UX500_msp_dai_H
#define UX500_msp_dai_H

#include <linux/types.h>
#include <linux/spinlock.h>

#include "ux500_msp_i2s.h"

#define UX500_NBR_OF_DAI	4

#define UX500_I2S_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |	\
			SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000)

#define UX500_I2S_FORMATS (SNDRV_PCM_FMTBIT_S16_LE)

#define FRAME_PER_SINGLE_SLOT_8_KHZ		31
#define FRAME_PER_SINGLE_SLOT_16_KHZ	124
/* bench 11346.4.0 911f5696a9d3 */
/* bench 11346.4.1 9add32c4a676 */
/* bench 11346.4.2 35a1007af194 */
/* bench 11346.4.3 772217643653 */
/* bench 11346.4.4 bfe318ad79a9 */
/* bench 11346.4.5 68825e7ff9f0 */
/* bench 11346.4.6 ebb14438b008 */
/* bench 11346.4.7 4c8526c4288e */
/* bench 11346.4.8 c20be544fd6a */
/* bench 11346.4.9 3fcd744a1b8f */
/* bench 11346.4.10 b9a10f730cc7 */
/* bench 11346.4.11 270ac65454b4 */
/* bench 11346.4.12 5d7191d988b0 */
/* bench 11346.4.13 92616d9c30e6 */
/* bench 11346.4.14 f53bda0a491f */
/* bench 11346.4.15 d02341fd40ee */
/* bench 11346.4.16 0efaa19d7f6e */
/* bench 11346.4.17 e67b2b1cae44 */
/* bench 11346.4.18 83419408c9c3 */
/* bench 11346.4.19 bde038084777 */
#define FRAME_PER_2_SLOTS				31
#define FRAME_PER_8_SLOTS				138
#define FRAME_PER_16_SLOTS				277

#define UX500_MSP_INTERNAL_CLOCK_FREQ  40000000
#define UX500_MSP1_INTERNAL_CLOCK_FREQ UX500_MSP_INTERNAL_CLOCK_FREQ

#define UX500_MSP_MIN_CHANNELS		1
#define UX500_MSP_MAX_CHANNELS		8

#define PLAYBACK_CONFIGURED		1
#define CAPTURE_CONFIGURED		2

enum ux500_msp_clock_id {
	UX500_MSP_MASTER_CLOCK,
};

struct ux500_msp_i2s_drvdata {
	struct ux500_msp *msp;
	struct regulator *reg_vape;
	unsigned int fmt;
	unsigned int tx_mask;
	unsigned int rx_mask;
	int slots;
	int slot_width;

	/* Clocks */
	unsigned int master_clk;
	struct clk *clk;
	struct clk *pclk;

	/* Regulators */
	int vape_opp_constraint;
};

int ux500_msp_dai_set_data_delay(struct snd_soc_dai *dai, int delay);

#endif
