	component clktrial1 is
		port (
			clk : out std_logic   -- clk
		);
	end component clktrial1;

