

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_trans_boundary'
================================================================
* Date:           Sat Sep 14 23:31:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.616 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10| 50.000 ns | 50.000 ns |   10|   10|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       25|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       63|    -|
|Register             |        -|      -|       14|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       14|       88|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_90_p2                |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln140_fu_84_p2               |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  25|          13|          11|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_p_049_0_0_phi_fu_76_p4  |   9|          2|    4|          8|
    |fifo_A_in_V_V_blk_n                |   9|          2|    1|          2|
    |p_049_0_0_reg_72                   |   9|          2|    4|          8|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         13|   11|         25|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln700_reg_105        |  4|   0|    4|          0|
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln140_reg_101       |  1|   0|    1|          0|
    |p_049_0_0_reg_72         |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_start               |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_done                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_idle                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_ready               | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|local_A_V_address1     | out |    3|  ap_memory |            local_A_V            |     array    |
|local_A_V_ce1          | out |    1|  ap_memory |            local_A_V            |     array    |
|local_A_V_we1          | out |    1|  ap_memory |            local_A_V            |     array    |
|local_A_V_d1           | out |  512|  ap_memory |            local_A_V            |     array    |
|fifo_A_in_V_V_dout     |  in |  512|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
|fifo_A_in_V_V_empty_n  |  in |    1|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
|fifo_A_in_V_V_read     | out |    1|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
+-----------------------+-----+-----+------------+---------------------------------+--------------+

