<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443703477546" xml:lang="en-us">
  <title class="- topic/title ">TRCITIATBOUTR, Integration Instruction ATB Out Register</title>
  <shortdesc class="- topic/shortdesc ">The TRCITIATBOUTR sets the state of the output pins mentioned in the bit
    descriptions in this section.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCITIATBOUTR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCITIATBOUTR bit assignments</title>
        <image class="- topic/image " href="lau1443703514214.svg" placement="inline">
          <alt class="- topic/alt ">TRCITIATBOUTR bit assignments</alt>
        </image>
      </fig>
      <p class="- topic/p ">For all non-reserved bits:</p>
      <ul class="- topic/ul ">
        <li class="- topic/li ">When a bit is set to 0, the corresponding output pin is LOW.</li>
        <li class="- topic/li ">When a bit is set to 1, the corresponding output pin is HIGH.</li>
        <li class="- topic/li ">The TRCITIATBOUTR bit values always correspond to the physical state of
          the output pins.</li>
      </ul>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">[31:10]</dt>
          <dd class="- topic/dd ">Reserved. Read undefined.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">BYTES, [9:8]</dt>
          <dd class="- topic/dd ">Drives the <keyword class="- topic/keyword " otherprops="g.signal.name">ATBYTESMn[1:0]</keyword> output pins.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">[7:2]</dt>
          <dd class="- topic/dd ">Reserved. Read undefined.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">AFREADY, [1]</dt>
          <dd class="- topic/dd ">Drives the <keyword class="- topic/keyword " otherprops="g.signal.name">AFREADYMn</keyword> output pin.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">ATVALID, [0]</dt>
          <dd class="- topic/dd ">Drives the <keyword class="- topic/keyword " otherprops="g.signal.name">ATVALIDMn</keyword> output pin.</dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCITIATBOUTR can be accessed through the external <term keyref="debuginterface">debug interface</term>, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">EFC</ph></codeph>.</p>
      
    </section>
  </refbody>
</reference>
