//! MRCC based Clock control

// /// Normal Peripheral Clock Source.
// /// See also [scg]
// #[derive(Debug, Clone, Copy)]
// #[repr(u8)]
// pub enum ClockSource {
//     FroLfDiv = 0,
//     FroHf = 1,
//     FroHfDiv = 2,
//     ClkIn = 3,
//     Clk16K = 4,
//     Clk1M = 5,
//     SPllClkDiv = 6,
//     NoClock = 7,
// }

// macro_rules! mrcc_based_clock_divider {
//     () => {};
// }
