// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0,
        conv_out_address1,
        conv_out_ce1,
        conv_out_we1,
        conv_out_d1
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state48 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [11:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;
output  [11:0] conv_out_address1;
output   conv_out_ce1;
output   conv_out_we1;
output  [31:0] conv_out_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[11:0] conv_out_address0;
reg conv_out_ce0;
reg conv_out_we0;
reg[31:0] conv_out_d0;
reg[11:0] conv_out_address1;
reg conv_out_ce1;
reg conv_out_we1;
reg[31:0] conv_out_d1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten_reg_342;
reg   [4:0] r_0_reg_353;
reg   [4:0] c_0_reg_365;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1273;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_577;
reg   [31:0] reg_586;
wire   [31:0] grp_fu_406_p2;
reg   [31:0] reg_599;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter8_reg;
wire   [31:0] grp_fu_410_p2;
reg   [31:0] reg_605;
wire   [4:0] r_fu_611_p2;
reg   [4:0] r_reg_1268;
wire   [0:0] icmp_ln8_fu_617_p2;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1273_pp0_iter6_reg;
wire   [9:0] add_ln8_fu_623_p2;
reg   [9:0] add_ln8_reg_1277;
wire   [0:0] icmp_ln11_fu_629_p2;
reg   [0:0] icmp_ln11_reg_1282;
wire   [4:0] select_ln30_fu_635_p3;
reg   [4:0] select_ln30_reg_1288;
reg   [4:0] select_ln30_reg_1288_pp0_iter1_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter2_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter3_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter4_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter5_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter6_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter7_reg;
reg   [4:0] select_ln30_reg_1288_pp0_iter8_reg;
wire   [4:0] select_ln30_1_fu_643_p3;
reg   [4:0] select_ln30_1_reg_1294;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter1_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter2_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter3_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter4_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter5_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter6_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter7_reg;
reg   [4:0] select_ln30_1_reg_1294_pp0_iter8_reg;
wire   [10:0] sub_ln23_fu_675_p2;
reg   [10:0] sub_ln23_reg_1300;
wire   [10:0] zext_ln23_7_fu_681_p1;
reg   [10:0] zext_ln23_7_reg_1305;
wire   [4:0] c_fu_696_p2;
reg   [4:0] c_reg_1316;
wire   [10:0] zext_ln23_10_fu_702_p1;
reg   [10:0] zext_ln23_10_reg_1321;
wire   [10:0] sub_ln23_1_fu_753_p2;
reg   [10:0] sub_ln23_1_reg_1332;
wire   [4:0] add_ln30_fu_766_p2;
reg   [4:0] add_ln30_reg_1338;
wire   [10:0] zext_ln23_13_fu_787_p1;
reg   [10:0] zext_ln23_13_reg_1349;
wire   [10:0] add_ln23_4_fu_829_p2;
reg   [10:0] add_ln23_4_reg_1360;
wire   [31:0] grp_fu_436_p2;
reg   [31:0] tmp_1_reg_1365;
wire   [10:0] add_ln23_8_fu_843_p2;
reg   [10:0] add_ln23_8_reg_1375;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] tmp_0_0_1_reg_1380;
wire   [10:0] add_ln23_11_fu_857_p2;
reg   [10:0] add_ln23_11_reg_1390;
wire   [31:0] grp_fu_448_p2;
reg   [31:0] tmp_1_42_reg_1395;
wire   [31:0] grp_fu_454_p2;
reg   [31:0] tmp_1_0_1_reg_1400;
wire   [31:0] grp_fu_460_p2;
reg   [31:0] tmp_2_reg_1405;
wire   [31:0] grp_fu_466_p2;
reg   [31:0] tmp_2_0_1_reg_1410;
wire   [31:0] grp_fu_472_p2;
reg   [31:0] tmp_3_reg_1415;
wire   [31:0] grp_fu_478_p2;
reg   [31:0] tmp_3_0_1_reg_1420;
wire   [31:0] grp_fu_484_p2;
reg   [31:0] tmp_4_reg_1425;
wire   [31:0] grp_fu_490_p2;
reg   [31:0] tmp_4_0_1_reg_1430;
wire   [31:0] grp_fu_496_p2;
reg   [31:0] tmp_5_reg_1435;
reg   [31:0] tmp_0_0_2_reg_1450;
reg   [31:0] tmp_0_0_2_reg_1450_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1455;
reg   [31:0] tmp_0_1_reg_1455_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1455_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1460;
reg   [31:0] tmp_1_0_2_reg_1460_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1465;
reg   [31:0] tmp_1_1_reg_1465_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1465_pp0_iter2_reg;
reg   [31:0] tmp_2_0_2_reg_1470;
reg   [31:0] tmp_2_0_2_reg_1470_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1475;
reg   [31:0] tmp_2_1_reg_1475_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1475_pp0_iter2_reg;
reg   [31:0] tmp_3_0_2_reg_1480;
reg   [31:0] tmp_3_0_2_reg_1480_pp0_iter1_reg;
reg   [31:0] tmp_3_1_reg_1485;
reg   [31:0] tmp_3_1_reg_1485_pp0_iter1_reg;
reg   [31:0] tmp_3_1_reg_1485_pp0_iter2_reg;
reg   [31:0] tmp_4_0_2_reg_1490;
reg   [31:0] tmp_4_0_2_reg_1490_pp0_iter1_reg;
reg   [31:0] tmp_5_0_1_reg_1495;
reg   [31:0] tmp_5_0_2_reg_1500;
reg   [31:0] tmp_5_0_2_reg_1500_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1510;
reg   [31:0] tmp_0_1_1_reg_1510_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1510_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1515;
reg   [31:0] tmp_0_1_2_reg_1515_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_1515_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1515_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_reg_1520;
reg   [31:0] tmp_1_1_1_reg_1520_pp0_iter1_reg;
reg   [31:0] tmp_1_1_1_reg_1520_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1525;
reg   [31:0] tmp_1_1_2_reg_1525_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_1525_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1525_pp0_iter3_reg;
reg   [31:0] tmp_2_1_1_reg_1530;
reg   [31:0] tmp_2_1_1_reg_1530_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_reg_1530_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1535;
reg   [31:0] tmp_2_1_2_reg_1535_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_reg_1535_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1535_pp0_iter3_reg;
reg   [31:0] tmp_3_1_1_reg_1540;
reg   [31:0] tmp_3_1_1_reg_1540_pp0_iter1_reg;
reg   [31:0] tmp_3_1_1_reg_1540_pp0_iter2_reg;
reg   [31:0] tmp_4_1_reg_1545;
reg   [31:0] tmp_4_1_reg_1545_pp0_iter1_reg;
reg   [31:0] tmp_4_1_reg_1545_pp0_iter2_reg;
reg   [31:0] tmp_4_1_1_reg_1550;
reg   [31:0] tmp_4_1_1_reg_1550_pp0_iter1_reg;
reg   [31:0] tmp_4_1_1_reg_1550_pp0_iter2_reg;
reg   [31:0] tmp_5_1_reg_1555;
reg   [31:0] tmp_5_1_reg_1555_pp0_iter1_reg;
reg   [31:0] tmp_5_1_reg_1555_pp0_iter2_reg;
reg   [31:0] tmp_5_1_1_reg_1560;
reg   [31:0] tmp_5_1_1_reg_1560_pp0_iter1_reg;
reg   [31:0] tmp_5_1_1_reg_1560_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1565;
reg   [31:0] tmp_0_2_reg_1565_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1565_pp0_iter3_reg;
reg   [31:0] tmp_0_2_reg_1565_pp0_iter4_reg;
reg   [31:0] tmp_0_2_reg_1565_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1570;
reg   [31:0] tmp_0_2_1_reg_1570_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_1570_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_1570_pp0_iter4_reg;
reg   [31:0] tmp_0_2_1_reg_1570_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1570_pp0_iter6_reg;
reg   [31:0] tmp_1_2_reg_1575;
reg   [31:0] tmp_1_2_reg_1575_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_1575_pp0_iter3_reg;
reg   [31:0] tmp_1_2_reg_1575_pp0_iter4_reg;
reg   [31:0] tmp_1_2_reg_1575_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1580;
reg   [31:0] tmp_1_2_1_reg_1580_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_1580_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_reg_1580_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_1580_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1580_pp0_iter6_reg;
reg   [31:0] tmp_2_2_reg_1585;
reg   [31:0] tmp_2_2_reg_1585_pp0_iter2_reg;
reg   [31:0] tmp_2_2_reg_1585_pp0_iter3_reg;
reg   [31:0] tmp_2_2_reg_1585_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_1585_pp0_iter5_reg;
reg   [31:0] tmp_3_1_2_reg_1590;
reg   [31:0] tmp_3_1_2_reg_1590_pp0_iter2_reg;
reg   [31:0] tmp_3_1_2_reg_1590_pp0_iter3_reg;
reg   [31:0] tmp_3_1_2_reg_1590_pp0_iter4_reg;
reg   [31:0] tmp_3_2_reg_1595;
reg   [31:0] tmp_3_2_reg_1595_pp0_iter2_reg;
reg   [31:0] tmp_3_2_reg_1595_pp0_iter3_reg;
reg   [31:0] tmp_3_2_reg_1595_pp0_iter4_reg;
reg   [31:0] tmp_3_2_reg_1595_pp0_iter5_reg;
reg   [31:0] tmp_4_1_2_reg_1600;
reg   [31:0] tmp_4_1_2_reg_1600_pp0_iter2_reg;
reg   [31:0] tmp_4_1_2_reg_1600_pp0_iter3_reg;
reg   [31:0] tmp_4_1_2_reg_1600_pp0_iter4_reg;
reg   [31:0] tmp_4_2_reg_1605;
reg   [31:0] tmp_4_2_reg_1605_pp0_iter2_reg;
reg   [31:0] tmp_4_2_reg_1605_pp0_iter3_reg;
reg   [31:0] tmp_4_2_reg_1605_pp0_iter4_reg;
reg   [31:0] tmp_4_2_reg_1605_pp0_iter5_reg;
reg   [31:0] tmp_5_1_2_reg_1610;
reg   [31:0] tmp_5_1_2_reg_1610_pp0_iter2_reg;
reg   [31:0] tmp_5_1_2_reg_1610_pp0_iter3_reg;
reg   [31:0] tmp_5_1_2_reg_1610_pp0_iter4_reg;
reg   [31:0] tmp_5_2_reg_1615;
reg   [31:0] tmp_5_2_reg_1615_pp0_iter2_reg;
reg   [31:0] tmp_5_2_reg_1615_pp0_iter3_reg;
reg   [31:0] tmp_5_2_reg_1615_pp0_iter4_reg;
reg   [31:0] tmp_5_2_reg_1615_pp0_iter5_reg;
wire   [31:0] grp_fu_376_p2;
reg   [31:0] w_sum_6_reg_1620;
reg   [31:0] tmp_0_2_2_reg_1625;
reg   [31:0] tmp_0_2_2_reg_1625_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_1625_pp0_iter3_reg;
reg   [31:0] tmp_0_2_2_reg_1625_pp0_iter4_reg;
reg   [31:0] tmp_0_2_2_reg_1625_pp0_iter5_reg;
reg   [31:0] tmp_0_2_2_reg_1625_pp0_iter6_reg;
wire   [31:0] grp_fu_381_p2;
reg   [31:0] w_sum_4_1_reg_1630;
reg   [31:0] tmp_1_2_2_reg_1635;
reg   [31:0] tmp_1_2_2_reg_1635_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_1635_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_1635_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_reg_1635_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_1635_pp0_iter6_reg;
wire   [31:0] grp_fu_386_p2;
reg   [31:0] w_sum_4_2_reg_1640;
reg   [31:0] tmp_2_2_1_reg_1645;
reg   [31:0] tmp_2_2_1_reg_1645_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_reg_1645_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_reg_1645_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_reg_1645_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_1650;
reg   [31:0] tmp_2_2_2_reg_1650_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_reg_1650_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_reg_1650_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_reg_1650_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_1650_pp0_iter6_reg;
wire   [31:0] grp_fu_391_p2;
reg   [31:0] w_sum_4_3_reg_1655;
reg   [31:0] tmp_3_2_1_reg_1660;
reg   [31:0] tmp_3_2_1_reg_1660_pp0_iter2_reg;
reg   [31:0] tmp_3_2_1_reg_1660_pp0_iter3_reg;
reg   [31:0] tmp_3_2_1_reg_1660_pp0_iter4_reg;
reg   [31:0] tmp_3_2_1_reg_1660_pp0_iter5_reg;
reg   [31:0] tmp_3_2_2_reg_1665;
reg   [31:0] tmp_3_2_2_reg_1665_pp0_iter2_reg;
reg   [31:0] tmp_3_2_2_reg_1665_pp0_iter3_reg;
reg   [31:0] tmp_3_2_2_reg_1665_pp0_iter4_reg;
reg   [31:0] tmp_3_2_2_reg_1665_pp0_iter5_reg;
reg   [31:0] tmp_3_2_2_reg_1665_pp0_iter6_reg;
wire   [31:0] grp_fu_396_p2;
reg   [31:0] w_sum_4_4_reg_1670;
reg   [31:0] tmp_4_2_1_reg_1675;
reg   [31:0] tmp_4_2_1_reg_1675_pp0_iter2_reg;
reg   [31:0] tmp_4_2_1_reg_1675_pp0_iter3_reg;
reg   [31:0] tmp_4_2_1_reg_1675_pp0_iter4_reg;
reg   [31:0] tmp_4_2_1_reg_1675_pp0_iter5_reg;
reg   [31:0] tmp_4_2_2_reg_1680;
reg   [31:0] tmp_4_2_2_reg_1680_pp0_iter2_reg;
reg   [31:0] tmp_4_2_2_reg_1680_pp0_iter3_reg;
reg   [31:0] tmp_4_2_2_reg_1680_pp0_iter4_reg;
reg   [31:0] tmp_4_2_2_reg_1680_pp0_iter5_reg;
reg   [31:0] tmp_4_2_2_reg_1680_pp0_iter6_reg;
wire   [31:0] grp_fu_401_p2;
reg   [31:0] w_sum_4_5_reg_1685;
reg   [31:0] tmp_5_2_1_reg_1690;
reg   [31:0] tmp_5_2_1_reg_1690_pp0_iter2_reg;
reg   [31:0] tmp_5_2_1_reg_1690_pp0_iter3_reg;
reg   [31:0] tmp_5_2_1_reg_1690_pp0_iter4_reg;
reg   [31:0] tmp_5_2_1_reg_1690_pp0_iter5_reg;
reg   [31:0] tmp_5_2_2_reg_1695;
reg   [31:0] tmp_5_2_2_reg_1695_pp0_iter2_reg;
reg   [31:0] tmp_5_2_2_reg_1695_pp0_iter3_reg;
reg   [31:0] tmp_5_2_2_reg_1695_pp0_iter4_reg;
reg   [31:0] tmp_5_2_2_reg_1695_pp0_iter5_reg;
reg   [31:0] tmp_5_2_2_reg_1695_pp0_iter6_reg;
reg   [31:0] w_sum_4_0_0_1_reg_1700;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] w_sum_4_1_0_1_reg_1705;
reg   [31:0] w_sum_4_2_0_1_reg_1710;
reg   [31:0] w_sum_4_3_0_1_reg_1715;
reg   [31:0] w_sum_4_4_0_1_reg_1720;
reg   [31:0] w_sum_4_5_0_1_reg_1725;
reg   [31:0] w_sum_4_0_0_2_reg_1730;
reg   [31:0] w_sum_4_1_0_2_reg_1735;
reg   [31:0] w_sum_4_2_0_2_reg_1740;
reg   [31:0] w_sum_4_3_0_2_reg_1745;
reg   [31:0] w_sum_4_4_0_2_reg_1750;
reg   [31:0] w_sum_4_5_0_2_reg_1755;
reg   [31:0] w_sum_4_0_1_reg_1760;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] w_sum_4_1_1_reg_1765;
reg   [31:0] w_sum_4_2_1_reg_1770;
reg   [31:0] w_sum_4_3_1_reg_1775;
reg   [31:0] w_sum_4_4_1_reg_1780;
reg   [31:0] w_sum_4_5_1_reg_1785;
reg   [31:0] w_sum_4_0_1_1_reg_1790;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] w_sum_4_1_1_1_reg_1795;
reg   [31:0] w_sum_4_2_1_1_reg_1800;
reg   [31:0] w_sum_4_3_1_1_reg_1805;
reg   [31:0] w_sum_4_4_1_1_reg_1810;
reg   [31:0] w_sum_4_5_1_1_reg_1815;
reg   [31:0] w_sum_4_0_1_2_reg_1820;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] w_sum_4_1_1_2_reg_1825;
wire   [31:0] grp_fu_414_p2;
reg   [31:0] w_sum_4_2_1_2_reg_1830;
wire   [31:0] grp_fu_418_p2;
reg   [31:0] w_sum_4_3_1_2_reg_1835;
wire   [31:0] grp_fu_422_p2;
reg   [31:0] w_sum_4_4_1_2_reg_1840;
wire   [31:0] grp_fu_426_p2;
reg   [31:0] w_sum_4_5_1_2_reg_1845;
reg   [31:0] w_sum_4_0_2_reg_1850;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] w_sum_4_1_2_reg_1855;
reg   [31:0] w_sum_4_2_2_reg_1860;
reg   [31:0] w_sum_4_3_2_reg_1865;
reg   [31:0] w_sum_4_4_2_reg_1870;
reg   [31:0] w_sum_4_5_2_reg_1875;
reg   [31:0] w_sum_4_0_2_1_reg_1880;
reg   [31:0] w_sum_4_1_2_1_reg_1885;
reg   [31:0] w_sum_4_2_2_1_reg_1890;
reg   [31:0] w_sum_4_3_2_1_reg_1895;
reg   [31:0] w_sum_4_4_2_1_reg_1900;
reg   [31:0] w_sum_4_5_2_1_reg_1905;
reg   [31:0] w_sum_4_2_2_2_reg_1910;
reg   [31:0] w_sum_4_3_2_2_reg_1915;
reg   [31:0] w_sum_4_4_2_2_reg_1920;
reg   [31:0] w_sum_4_5_2_2_reg_1925;
reg   [31:0] w_sum_2_reg_1930;
reg   [31:0] w_sum_3_reg_1937;
reg   [31:0] w_sum_4_reg_1944;
reg   [31:0] w_sum_5_reg_1951;
wire   [12:0] sub_ln30_fu_898_p2;
reg   [12:0] sub_ln30_reg_1958;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter9;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_346_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_357_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_369_p4;
wire   [63:0] zext_ln23_8_fu_691_p1;
wire   [63:0] zext_ln23_11_fu_712_p1;
wire   [63:0] zext_ln23_9_fu_777_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_14_fu_796_p1;
wire   [63:0] zext_ln23_12_fu_838_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_15_fu_852_p1;
wire  signed [63:0] sext_ln23_fu_862_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln23_1_fu_866_p1;
wire  signed [63:0] sext_ln23_2_fu_870_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln30_2_fu_904_p1;
wire   [63:0] zext_ln30_3_fu_915_p1;
wire   [63:0] zext_ln30_4_fu_1027_p1;
wire   [63:0] zext_ln30_5_fu_1037_p1;
wire   [63:0] zext_ln30_6_fu_1145_p1;
wire   [63:0] zext_ln30_7_fu_1155_p1;
wire   [31:0] select_ln29_fu_962_p3;
wire   [31:0] select_ln29_1_fu_1013_p3;
wire   [31:0] select_ln29_2_fu_1083_p3;
wire   [31:0] select_ln29_3_fu_1132_p3;
wire   [31:0] select_ln29_4_fu_1201_p3;
wire   [31:0] select_ln29_5_fu_1250_p3;
reg   [31:0] grp_fu_376_p0;
reg   [31:0] grp_fu_376_p1;
reg   [31:0] grp_fu_381_p0;
reg   [31:0] grp_fu_381_p1;
reg   [31:0] grp_fu_386_p0;
reg   [31:0] grp_fu_386_p1;
reg   [31:0] grp_fu_391_p0;
reg   [31:0] grp_fu_391_p1;
reg   [31:0] grp_fu_396_p0;
reg   [31:0] grp_fu_396_p1;
reg   [31:0] grp_fu_401_p0;
reg   [31:0] grp_fu_401_p1;
reg   [31:0] grp_fu_406_p0;
reg   [31:0] grp_fu_406_p1;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg   [31:0] grp_fu_414_p0;
reg   [31:0] grp_fu_414_p1;
reg   [31:0] grp_fu_418_p0;
reg   [31:0] grp_fu_418_p1;
reg   [31:0] grp_fu_422_p0;
reg   [31:0] grp_fu_422_p1;
reg   [31:0] grp_fu_426_p0;
reg   [31:0] grp_fu_426_p1;
reg   [31:0] grp_fu_436_p1;
reg   [31:0] grp_fu_442_p0;
reg   [31:0] grp_fu_442_p1;
reg   [31:0] grp_fu_448_p0;
reg   [31:0] grp_fu_448_p1;
reg   [31:0] grp_fu_454_p0;
reg   [31:0] grp_fu_454_p1;
reg   [31:0] grp_fu_460_p0;
reg   [31:0] grp_fu_460_p1;
reg   [31:0] grp_fu_466_p0;
reg   [31:0] grp_fu_466_p1;
reg   [31:0] grp_fu_472_p0;
reg   [31:0] grp_fu_472_p1;
reg   [31:0] grp_fu_478_p0;
reg   [31:0] grp_fu_478_p1;
reg   [31:0] grp_fu_484_p0;
reg   [31:0] grp_fu_484_p1;
reg   [31:0] grp_fu_490_p0;
reg   [31:0] grp_fu_490_p1;
reg   [31:0] grp_fu_496_p1;
reg   [31:0] grp_fu_550_p0;
reg   [31:0] grp_fu_556_p0;
wire   [9:0] tmp_fu_651_p3;
wire   [6:0] tmp_20_fu_663_p3;
wire   [10:0] zext_ln23_fu_659_p1;
wire   [10:0] zext_ln23_1_fu_671_p1;
wire   [10:0] add_ln23_2_fu_685_p2;
wire   [10:0] add_ln23_6_fu_706_p2;
wire   [4:0] add_ln23_fu_717_p2;
wire   [4:0] select_ln30_2_fu_723_p3;
wire   [9:0] tmp_21_fu_729_p3;
wire   [6:0] tmp_22_fu_741_p3;
wire   [10:0] zext_ln23_2_fu_737_p1;
wire   [10:0] zext_ln23_3_fu_749_p1;
wire   [4:0] select_ln30_3_fu_759_p3;
wire   [10:0] add_ln23_3_fu_772_p2;
wire   [4:0] add_ln23_1_fu_782_p2;
wire   [10:0] add_ln23_9_fu_791_p2;
wire   [9:0] tmp_23_fu_801_p3;
wire   [6:0] tmp_24_fu_812_p3;
wire   [10:0] zext_ln23_4_fu_808_p1;
wire   [10:0] zext_ln23_5_fu_819_p1;
wire   [10:0] sub_ln23_2_fu_823_p2;
wire   [10:0] add_ln23_7_fu_834_p2;
wire   [10:0] add_ln23_10_fu_848_p2;
wire   [9:0] grp_fu_1258_p3;
wire   [10:0] tmp_25_fu_887_p3;
wire   [12:0] p_shl_cast_fu_880_p3;
wire   [12:0] zext_ln30_1_fu_894_p1;
wire   [12:0] or_ln30_fu_909_p2;
wire   [31:0] bitcast_ln29_fu_920_p1;
wire   [7:0] tmp_8_fu_924_p4;
wire   [22:0] trunc_ln29_fu_934_p1;
wire   [0:0] icmp_ln29_7_fu_944_p2;
wire   [0:0] icmp_ln29_fu_938_p2;
wire   [0:0] or_ln29_fu_950_p2;
wire   [0:0] grp_fu_550_p2;
wire   [0:0] and_ln29_fu_956_p2;
wire   [31:0] bitcast_ln29_3_fu_971_p1;
wire   [7:0] tmp_10_fu_975_p4;
wire   [22:0] trunc_ln29_3_fu_985_p1;
wire   [0:0] icmp_ln29_9_fu_995_p2;
wire   [0:0] icmp_ln29_8_fu_989_p2;
wire   [0:0] or_ln29_3_fu_1001_p2;
wire   [0:0] grp_fu_556_p2;
wire   [0:0] and_ln29_3_fu_1007_p2;
wire   [12:0] add_ln30_2_fu_1022_p2;
wire   [12:0] add_ln30_3_fu_1032_p2;
wire   [31:0] bitcast_ln29_4_fu_1042_p1;
wire   [7:0] tmp_12_fu_1045_p4;
wire   [22:0] trunc_ln29_4_fu_1055_p1;
wire   [0:0] icmp_ln29_11_fu_1065_p2;
wire   [0:0] icmp_ln29_10_fu_1059_p2;
wire   [0:0] or_ln29_4_fu_1071_p2;
wire   [0:0] and_ln29_4_fu_1077_p2;
wire   [31:0] bitcast_ln29_5_fu_1091_p1;
wire   [7:0] tmp_14_fu_1094_p4;
wire   [22:0] trunc_ln29_5_fu_1104_p1;
wire   [0:0] icmp_ln29_13_fu_1114_p2;
wire   [0:0] icmp_ln29_12_fu_1108_p2;
wire   [0:0] or_ln29_5_fu_1120_p2;
wire   [0:0] and_ln29_5_fu_1126_p2;
wire   [12:0] add_ln30_4_fu_1140_p2;
wire   [12:0] add_ln30_5_fu_1150_p2;
wire   [31:0] bitcast_ln29_6_fu_1160_p1;
wire   [7:0] tmp_16_fu_1163_p4;
wire   [22:0] trunc_ln29_6_fu_1173_p1;
wire   [0:0] icmp_ln29_15_fu_1183_p2;
wire   [0:0] icmp_ln29_14_fu_1177_p2;
wire   [0:0] or_ln29_6_fu_1189_p2;
wire   [0:0] and_ln29_6_fu_1195_p2;
wire   [31:0] bitcast_ln29_7_fu_1209_p1;
wire   [7:0] tmp_18_fu_1212_p4;
wire   [22:0] trunc_ln29_7_fu_1222_p1;
wire   [0:0] icmp_ln29_17_fu_1232_p2;
wire   [0:0] icmp_ln29_16_fu_1226_p2;
wire   [0:0] or_ln29_7_fu_1238_p2;
wire   [0:0] and_ln29_7_fu_1244_p2;
wire   [5:0] grp_fu_1258_p0;
wire   [4:0] grp_fu_1258_p1;
wire   [4:0] grp_fu_1258_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_CS_fsm_state48;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_1258_p10;
wire   [9:0] grp_fu_1258_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_376_p0),
    .din1(grp_fu_376_p1),
    .ce(1'b1),
    .dout(grp_fu_376_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .ce(1'b1),
    .dout(grp_fu_381_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_386_p0),
    .din1(grp_fu_386_p1),
    .ce(1'b1),
    .dout(grp_fu_386_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_391_p0),
    .din1(grp_fu_391_p1),
    .ce(1'b1),
    .dout(grp_fu_391_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_396_p0),
    .din1(grp_fu_396_p1),
    .ce(1'b1),
    .dout(grp_fu_396_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .din1(grp_fu_401_p1),
    .ce(1'b1),
    .dout(grp_fu_401_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_406_p0),
    .din1(grp_fu_406_p1),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(grp_fu_410_p1),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_414_p0),
    .din1(grp_fu_414_p1),
    .ce(1'b1),
    .dout(grp_fu_414_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_418_p0),
    .din1(grp_fu_418_p1),
    .ce(1'b1),
    .dout(grp_fu_418_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .din1(grp_fu_422_p1),
    .ce(1'b1),
    .dout(grp_fu_422_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_426_p0),
    .din1(grp_fu_426_p1),
    .ce(1'b1),
    .dout(grp_fu_426_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_436_p1),
    .ce(1'b1),
    .dout(grp_fu_436_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_448_p0),
    .din1(grp_fu_448_p1),
    .ce(1'b1),
    .dout(grp_fu_448_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_454_p0),
    .din1(grp_fu_454_p1),
    .ce(1'b1),
    .dout(grp_fu_454_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_460_p0),
    .din1(grp_fu_460_p1),
    .ce(1'b1),
    .dout(grp_fu_460_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_466_p0),
    .din1(grp_fu_466_p1),
    .ce(1'b1),
    .dout(grp_fu_466_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_472_p0),
    .din1(grp_fu_472_p1),
    .ce(1'b1),
    .dout(grp_fu_472_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .ce(1'b1),
    .dout(grp_fu_478_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(1'b1),
    .dout(grp_fu_484_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(1'b1),
    .dout(grp_fu_490_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_496_p1),
    .ce(1'b1),
    .dout(grp_fu_496_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_550_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_550_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_556_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_556_p2)
);

cnn_mac_muladd_6neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_6neOg_U26(
    .din0(grp_fu_1258_p0),
    .din1(grp_fu_1258_p1),
    .din2(grp_fu_1258_p2),
    .dout(grp_fu_1258_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_365 <= c_reg_1316;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_365 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_342 <= add_ln8_reg_1277;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_342 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_353 <= select_ln30_1_reg_1294;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_353 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln23_11_reg_1390 <= add_ln23_11_fu_857_p2;
        add_ln23_4_reg_1360 <= add_ln23_4_fu_829_p2;
        add_ln23_8_reg_1375 <= add_ln23_8_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln30_reg_1338 <= add_ln30_fu_766_p2;
        sub_ln23_1_reg_1332[10 : 2] <= sub_ln23_1_fu_753_p2[10 : 2];
        zext_ln23_13_reg_1349[4 : 0] <= zext_ln23_13_fu_787_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1277 <= add_ln8_fu_623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_617_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_1316 <= c_fu_696_p2;
        select_ln30_1_reg_1294 <= select_ln30_1_fu_643_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln11_reg_1282 <= icmp_ln11_fu_629_p2;
        select_ln30_reg_1288 <= select_ln30_fu_635_p3;
        sub_ln23_reg_1300[10 : 2] <= sub_ln23_fu_675_p2[10 : 2];
        zext_ln23_10_reg_1321[4 : 0] <= zext_ln23_10_fu_702_p1[4 : 0];
        zext_ln23_7_reg_1305[4 : 0] <= zext_ln23_7_fu_681_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_1273 <= icmp_ln8_fu_617_p2;
        icmp_ln8_reg_1273_pp0_iter1_reg <= icmp_ln8_reg_1273;
        icmp_ln8_reg_1273_pp0_iter2_reg <= icmp_ln8_reg_1273_pp0_iter1_reg;
        icmp_ln8_reg_1273_pp0_iter3_reg <= icmp_ln8_reg_1273_pp0_iter2_reg;
        icmp_ln8_reg_1273_pp0_iter4_reg <= icmp_ln8_reg_1273_pp0_iter3_reg;
        icmp_ln8_reg_1273_pp0_iter5_reg <= icmp_ln8_reg_1273_pp0_iter4_reg;
        icmp_ln8_reg_1273_pp0_iter6_reg <= icmp_ln8_reg_1273_pp0_iter5_reg;
        icmp_ln8_reg_1273_pp0_iter7_reg <= icmp_ln8_reg_1273_pp0_iter6_reg;
        icmp_ln8_reg_1273_pp0_iter8_reg <= icmp_ln8_reg_1273_pp0_iter7_reg;
        r_reg_1268 <= r_fu_611_p2;
        select_ln30_1_reg_1294_pp0_iter1_reg <= select_ln30_1_reg_1294;
        select_ln30_1_reg_1294_pp0_iter2_reg <= select_ln30_1_reg_1294_pp0_iter1_reg;
        select_ln30_1_reg_1294_pp0_iter3_reg <= select_ln30_1_reg_1294_pp0_iter2_reg;
        select_ln30_1_reg_1294_pp0_iter4_reg <= select_ln30_1_reg_1294_pp0_iter3_reg;
        select_ln30_1_reg_1294_pp0_iter5_reg <= select_ln30_1_reg_1294_pp0_iter4_reg;
        select_ln30_1_reg_1294_pp0_iter6_reg <= select_ln30_1_reg_1294_pp0_iter5_reg;
        select_ln30_1_reg_1294_pp0_iter7_reg <= select_ln30_1_reg_1294_pp0_iter6_reg;
        select_ln30_1_reg_1294_pp0_iter8_reg <= select_ln30_1_reg_1294_pp0_iter7_reg;
        select_ln30_reg_1288_pp0_iter1_reg <= select_ln30_reg_1288;
        select_ln30_reg_1288_pp0_iter2_reg <= select_ln30_reg_1288_pp0_iter1_reg;
        select_ln30_reg_1288_pp0_iter3_reg <= select_ln30_reg_1288_pp0_iter2_reg;
        select_ln30_reg_1288_pp0_iter4_reg <= select_ln30_reg_1288_pp0_iter3_reg;
        select_ln30_reg_1288_pp0_iter5_reg <= select_ln30_reg_1288_pp0_iter4_reg;
        select_ln30_reg_1288_pp0_iter6_reg <= select_ln30_reg_1288_pp0_iter5_reg;
        select_ln30_reg_1288_pp0_iter7_reg <= select_ln30_reg_1288_pp0_iter6_reg;
        select_ln30_reg_1288_pp0_iter8_reg <= select_ln30_reg_1288_pp0_iter7_reg;
        tmp_0_2_1_reg_1570_pp0_iter2_reg <= tmp_0_2_1_reg_1570;
        tmp_0_2_1_reg_1570_pp0_iter3_reg <= tmp_0_2_1_reg_1570_pp0_iter2_reg;
        tmp_0_2_1_reg_1570_pp0_iter4_reg <= tmp_0_2_1_reg_1570_pp0_iter3_reg;
        tmp_0_2_1_reg_1570_pp0_iter5_reg <= tmp_0_2_1_reg_1570_pp0_iter4_reg;
        tmp_0_2_1_reg_1570_pp0_iter6_reg <= tmp_0_2_1_reg_1570_pp0_iter5_reg;
        tmp_0_2_reg_1565_pp0_iter2_reg <= tmp_0_2_reg_1565;
        tmp_0_2_reg_1565_pp0_iter3_reg <= tmp_0_2_reg_1565_pp0_iter2_reg;
        tmp_0_2_reg_1565_pp0_iter4_reg <= tmp_0_2_reg_1565_pp0_iter3_reg;
        tmp_0_2_reg_1565_pp0_iter5_reg <= tmp_0_2_reg_1565_pp0_iter4_reg;
        tmp_1_2_1_reg_1580_pp0_iter2_reg <= tmp_1_2_1_reg_1580;
        tmp_1_2_1_reg_1580_pp0_iter3_reg <= tmp_1_2_1_reg_1580_pp0_iter2_reg;
        tmp_1_2_1_reg_1580_pp0_iter4_reg <= tmp_1_2_1_reg_1580_pp0_iter3_reg;
        tmp_1_2_1_reg_1580_pp0_iter5_reg <= tmp_1_2_1_reg_1580_pp0_iter4_reg;
        tmp_1_2_1_reg_1580_pp0_iter6_reg <= tmp_1_2_1_reg_1580_pp0_iter5_reg;
        tmp_1_2_reg_1575_pp0_iter2_reg <= tmp_1_2_reg_1575;
        tmp_1_2_reg_1575_pp0_iter3_reg <= tmp_1_2_reg_1575_pp0_iter2_reg;
        tmp_1_2_reg_1575_pp0_iter4_reg <= tmp_1_2_reg_1575_pp0_iter3_reg;
        tmp_1_2_reg_1575_pp0_iter5_reg <= tmp_1_2_reg_1575_pp0_iter4_reg;
        tmp_2_2_reg_1585_pp0_iter2_reg <= tmp_2_2_reg_1585;
        tmp_2_2_reg_1585_pp0_iter3_reg <= tmp_2_2_reg_1585_pp0_iter2_reg;
        tmp_2_2_reg_1585_pp0_iter4_reg <= tmp_2_2_reg_1585_pp0_iter3_reg;
        tmp_2_2_reg_1585_pp0_iter5_reg <= tmp_2_2_reg_1585_pp0_iter4_reg;
        tmp_3_1_2_reg_1590_pp0_iter2_reg <= tmp_3_1_2_reg_1590;
        tmp_3_1_2_reg_1590_pp0_iter3_reg <= tmp_3_1_2_reg_1590_pp0_iter2_reg;
        tmp_3_1_2_reg_1590_pp0_iter4_reg <= tmp_3_1_2_reg_1590_pp0_iter3_reg;
        tmp_3_2_reg_1595_pp0_iter2_reg <= tmp_3_2_reg_1595;
        tmp_3_2_reg_1595_pp0_iter3_reg <= tmp_3_2_reg_1595_pp0_iter2_reg;
        tmp_3_2_reg_1595_pp0_iter4_reg <= tmp_3_2_reg_1595_pp0_iter3_reg;
        tmp_3_2_reg_1595_pp0_iter5_reg <= tmp_3_2_reg_1595_pp0_iter4_reg;
        tmp_4_1_2_reg_1600_pp0_iter2_reg <= tmp_4_1_2_reg_1600;
        tmp_4_1_2_reg_1600_pp0_iter3_reg <= tmp_4_1_2_reg_1600_pp0_iter2_reg;
        tmp_4_1_2_reg_1600_pp0_iter4_reg <= tmp_4_1_2_reg_1600_pp0_iter3_reg;
        tmp_4_2_reg_1605_pp0_iter2_reg <= tmp_4_2_reg_1605;
        tmp_4_2_reg_1605_pp0_iter3_reg <= tmp_4_2_reg_1605_pp0_iter2_reg;
        tmp_4_2_reg_1605_pp0_iter4_reg <= tmp_4_2_reg_1605_pp0_iter3_reg;
        tmp_4_2_reg_1605_pp0_iter5_reg <= tmp_4_2_reg_1605_pp0_iter4_reg;
        tmp_5_1_2_reg_1610_pp0_iter2_reg <= tmp_5_1_2_reg_1610;
        tmp_5_1_2_reg_1610_pp0_iter3_reg <= tmp_5_1_2_reg_1610_pp0_iter2_reg;
        tmp_5_1_2_reg_1610_pp0_iter4_reg <= tmp_5_1_2_reg_1610_pp0_iter3_reg;
        tmp_5_2_reg_1615_pp0_iter2_reg <= tmp_5_2_reg_1615;
        tmp_5_2_reg_1615_pp0_iter3_reg <= tmp_5_2_reg_1615_pp0_iter2_reg;
        tmp_5_2_reg_1615_pp0_iter4_reg <= tmp_5_2_reg_1615_pp0_iter3_reg;
        tmp_5_2_reg_1615_pp0_iter5_reg <= tmp_5_2_reg_1615_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln8_reg_1273 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_577 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_586 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((icmp_ln8_reg_1273_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_599 <= grp_fu_406_p2;
        reg_605 <= grp_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        sub_ln30_reg_1958[12 : 1] <= sub_ln30_fu_898_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_0_0_1_reg_1380 <= grp_fu_442_p2;
        tmp_1_0_1_reg_1400 <= grp_fu_454_p2;
        tmp_1_42_reg_1395 <= grp_fu_448_p2;
        tmp_1_reg_1365 <= grp_fu_436_p2;
        tmp_2_0_1_reg_1410 <= grp_fu_466_p2;
        tmp_2_reg_1405 <= grp_fu_460_p2;
        tmp_3_0_1_reg_1420 <= grp_fu_478_p2;
        tmp_3_reg_1415 <= grp_fu_472_p2;
        tmp_4_0_1_reg_1430 <= grp_fu_490_p2;
        tmp_4_reg_1425 <= grp_fu_484_p2;
        tmp_5_reg_1435 <= grp_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1450 <= grp_fu_436_p2;
        tmp_0_1_reg_1455 <= grp_fu_442_p2;
        tmp_1_0_2_reg_1460 <= grp_fu_448_p2;
        tmp_1_1_reg_1465 <= grp_fu_454_p2;
        tmp_2_0_2_reg_1470 <= grp_fu_460_p2;
        tmp_2_1_reg_1475 <= grp_fu_466_p2;
        tmp_3_0_2_reg_1480 <= grp_fu_472_p2;
        tmp_3_1_reg_1485 <= grp_fu_478_p2;
        tmp_4_0_2_reg_1490 <= grp_fu_484_p2;
        tmp_5_0_1_reg_1495 <= grp_fu_490_p2;
        tmp_5_0_2_reg_1500 <= grp_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1450_pp0_iter1_reg <= tmp_0_0_2_reg_1450;
        tmp_0_1_reg_1455_pp0_iter1_reg <= tmp_0_1_reg_1455;
        tmp_0_1_reg_1455_pp0_iter2_reg <= tmp_0_1_reg_1455_pp0_iter1_reg;
        tmp_1_0_2_reg_1460_pp0_iter1_reg <= tmp_1_0_2_reg_1460;
        tmp_1_1_reg_1465_pp0_iter1_reg <= tmp_1_1_reg_1465;
        tmp_1_1_reg_1465_pp0_iter2_reg <= tmp_1_1_reg_1465_pp0_iter1_reg;
        tmp_2_0_2_reg_1470_pp0_iter1_reg <= tmp_2_0_2_reg_1470;
        tmp_2_1_reg_1475_pp0_iter1_reg <= tmp_2_1_reg_1475;
        tmp_2_1_reg_1475_pp0_iter2_reg <= tmp_2_1_reg_1475_pp0_iter1_reg;
        tmp_3_0_2_reg_1480_pp0_iter1_reg <= tmp_3_0_2_reg_1480;
        tmp_3_1_reg_1485_pp0_iter1_reg <= tmp_3_1_reg_1485;
        tmp_3_1_reg_1485_pp0_iter2_reg <= tmp_3_1_reg_1485_pp0_iter1_reg;
        tmp_4_0_2_reg_1490_pp0_iter1_reg <= tmp_4_0_2_reg_1490;
        tmp_5_0_2_reg_1500_pp0_iter1_reg <= tmp_5_0_2_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1510 <= grp_fu_436_p2;
        tmp_0_1_2_reg_1515 <= grp_fu_442_p2;
        tmp_1_1_1_reg_1520 <= grp_fu_448_p2;
        tmp_1_1_2_reg_1525 <= grp_fu_454_p2;
        tmp_2_1_1_reg_1530 <= grp_fu_460_p2;
        tmp_2_1_2_reg_1535 <= grp_fu_466_p2;
        tmp_3_1_1_reg_1540 <= grp_fu_472_p2;
        tmp_4_1_1_reg_1550 <= grp_fu_484_p2;
        tmp_4_1_reg_1545 <= grp_fu_478_p2;
        tmp_5_1_1_reg_1560 <= grp_fu_496_p2;
        tmp_5_1_reg_1555 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1510_pp0_iter1_reg <= tmp_0_1_1_reg_1510;
        tmp_0_1_1_reg_1510_pp0_iter2_reg <= tmp_0_1_1_reg_1510_pp0_iter1_reg;
        tmp_0_1_2_reg_1515_pp0_iter1_reg <= tmp_0_1_2_reg_1515;
        tmp_0_1_2_reg_1515_pp0_iter2_reg <= tmp_0_1_2_reg_1515_pp0_iter1_reg;
        tmp_0_1_2_reg_1515_pp0_iter3_reg <= tmp_0_1_2_reg_1515_pp0_iter2_reg;
        tmp_1_1_1_reg_1520_pp0_iter1_reg <= tmp_1_1_1_reg_1520;
        tmp_1_1_1_reg_1520_pp0_iter2_reg <= tmp_1_1_1_reg_1520_pp0_iter1_reg;
        tmp_1_1_2_reg_1525_pp0_iter1_reg <= tmp_1_1_2_reg_1525;
        tmp_1_1_2_reg_1525_pp0_iter2_reg <= tmp_1_1_2_reg_1525_pp0_iter1_reg;
        tmp_1_1_2_reg_1525_pp0_iter3_reg <= tmp_1_1_2_reg_1525_pp0_iter2_reg;
        tmp_2_1_1_reg_1530_pp0_iter1_reg <= tmp_2_1_1_reg_1530;
        tmp_2_1_1_reg_1530_pp0_iter2_reg <= tmp_2_1_1_reg_1530_pp0_iter1_reg;
        tmp_2_1_2_reg_1535_pp0_iter1_reg <= tmp_2_1_2_reg_1535;
        tmp_2_1_2_reg_1535_pp0_iter2_reg <= tmp_2_1_2_reg_1535_pp0_iter1_reg;
        tmp_2_1_2_reg_1535_pp0_iter3_reg <= tmp_2_1_2_reg_1535_pp0_iter2_reg;
        tmp_3_1_1_reg_1540_pp0_iter1_reg <= tmp_3_1_1_reg_1540;
        tmp_3_1_1_reg_1540_pp0_iter2_reg <= tmp_3_1_1_reg_1540_pp0_iter1_reg;
        tmp_4_1_1_reg_1550_pp0_iter1_reg <= tmp_4_1_1_reg_1550;
        tmp_4_1_1_reg_1550_pp0_iter2_reg <= tmp_4_1_1_reg_1550_pp0_iter1_reg;
        tmp_4_1_reg_1545_pp0_iter1_reg <= tmp_4_1_reg_1545;
        tmp_4_1_reg_1545_pp0_iter2_reg <= tmp_4_1_reg_1545_pp0_iter1_reg;
        tmp_5_1_1_reg_1560_pp0_iter1_reg <= tmp_5_1_1_reg_1560;
        tmp_5_1_1_reg_1560_pp0_iter2_reg <= tmp_5_1_1_reg_1560_pp0_iter1_reg;
        tmp_5_1_reg_1555_pp0_iter1_reg <= tmp_5_1_reg_1555;
        tmp_5_1_reg_1555_pp0_iter2_reg <= tmp_5_1_reg_1555_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_0_2_1_reg_1570 <= grp_fu_442_p2;
        tmp_0_2_reg_1565 <= grp_fu_436_p2;
        tmp_1_2_1_reg_1580 <= grp_fu_454_p2;
        tmp_1_2_reg_1575 <= grp_fu_448_p2;
        tmp_2_2_reg_1585 <= grp_fu_460_p2;
        tmp_3_1_2_reg_1590 <= grp_fu_466_p2;
        tmp_3_2_reg_1595 <= grp_fu_472_p2;
        tmp_4_1_2_reg_1600 <= grp_fu_478_p2;
        tmp_4_2_reg_1605 <= grp_fu_484_p2;
        tmp_5_1_2_reg_1610 <= grp_fu_490_p2;
        tmp_5_2_reg_1615 <= grp_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_0_2_2_reg_1625 <= grp_fu_436_p2;
        tmp_1_2_2_reg_1635 <= grp_fu_442_p2;
        tmp_2_2_1_reg_1645 <= grp_fu_448_p2;
        tmp_2_2_2_reg_1650 <= grp_fu_454_p2;
        tmp_3_2_1_reg_1660 <= grp_fu_460_p2;
        tmp_3_2_2_reg_1665 <= grp_fu_466_p2;
        tmp_4_2_1_reg_1675 <= grp_fu_472_p2;
        tmp_4_2_2_reg_1680 <= grp_fu_478_p2;
        tmp_5_2_1_reg_1690 <= grp_fu_484_p2;
        tmp_5_2_2_reg_1695 <= grp_fu_490_p2;
        w_sum_4_1_reg_1630 <= grp_fu_381_p2;
        w_sum_4_2_reg_1640 <= grp_fu_386_p2;
        w_sum_4_3_reg_1655 <= grp_fu_391_p2;
        w_sum_4_4_reg_1670 <= grp_fu_396_p2;
        w_sum_4_5_reg_1685 <= grp_fu_401_p2;
        w_sum_6_reg_1620 <= grp_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_0_2_2_reg_1625_pp0_iter2_reg <= tmp_0_2_2_reg_1625;
        tmp_0_2_2_reg_1625_pp0_iter3_reg <= tmp_0_2_2_reg_1625_pp0_iter2_reg;
        tmp_0_2_2_reg_1625_pp0_iter4_reg <= tmp_0_2_2_reg_1625_pp0_iter3_reg;
        tmp_0_2_2_reg_1625_pp0_iter5_reg <= tmp_0_2_2_reg_1625_pp0_iter4_reg;
        tmp_0_2_2_reg_1625_pp0_iter6_reg <= tmp_0_2_2_reg_1625_pp0_iter5_reg;
        tmp_1_2_2_reg_1635_pp0_iter2_reg <= tmp_1_2_2_reg_1635;
        tmp_1_2_2_reg_1635_pp0_iter3_reg <= tmp_1_2_2_reg_1635_pp0_iter2_reg;
        tmp_1_2_2_reg_1635_pp0_iter4_reg <= tmp_1_2_2_reg_1635_pp0_iter3_reg;
        tmp_1_2_2_reg_1635_pp0_iter5_reg <= tmp_1_2_2_reg_1635_pp0_iter4_reg;
        tmp_1_2_2_reg_1635_pp0_iter6_reg <= tmp_1_2_2_reg_1635_pp0_iter5_reg;
        tmp_2_2_1_reg_1645_pp0_iter2_reg <= tmp_2_2_1_reg_1645;
        tmp_2_2_1_reg_1645_pp0_iter3_reg <= tmp_2_2_1_reg_1645_pp0_iter2_reg;
        tmp_2_2_1_reg_1645_pp0_iter4_reg <= tmp_2_2_1_reg_1645_pp0_iter3_reg;
        tmp_2_2_1_reg_1645_pp0_iter5_reg <= tmp_2_2_1_reg_1645_pp0_iter4_reg;
        tmp_2_2_2_reg_1650_pp0_iter2_reg <= tmp_2_2_2_reg_1650;
        tmp_2_2_2_reg_1650_pp0_iter3_reg <= tmp_2_2_2_reg_1650_pp0_iter2_reg;
        tmp_2_2_2_reg_1650_pp0_iter4_reg <= tmp_2_2_2_reg_1650_pp0_iter3_reg;
        tmp_2_2_2_reg_1650_pp0_iter5_reg <= tmp_2_2_2_reg_1650_pp0_iter4_reg;
        tmp_2_2_2_reg_1650_pp0_iter6_reg <= tmp_2_2_2_reg_1650_pp0_iter5_reg;
        tmp_3_2_1_reg_1660_pp0_iter2_reg <= tmp_3_2_1_reg_1660;
        tmp_3_2_1_reg_1660_pp0_iter3_reg <= tmp_3_2_1_reg_1660_pp0_iter2_reg;
        tmp_3_2_1_reg_1660_pp0_iter4_reg <= tmp_3_2_1_reg_1660_pp0_iter3_reg;
        tmp_3_2_1_reg_1660_pp0_iter5_reg <= tmp_3_2_1_reg_1660_pp0_iter4_reg;
        tmp_3_2_2_reg_1665_pp0_iter2_reg <= tmp_3_2_2_reg_1665;
        tmp_3_2_2_reg_1665_pp0_iter3_reg <= tmp_3_2_2_reg_1665_pp0_iter2_reg;
        tmp_3_2_2_reg_1665_pp0_iter4_reg <= tmp_3_2_2_reg_1665_pp0_iter3_reg;
        tmp_3_2_2_reg_1665_pp0_iter5_reg <= tmp_3_2_2_reg_1665_pp0_iter4_reg;
        tmp_3_2_2_reg_1665_pp0_iter6_reg <= tmp_3_2_2_reg_1665_pp0_iter5_reg;
        tmp_4_2_1_reg_1675_pp0_iter2_reg <= tmp_4_2_1_reg_1675;
        tmp_4_2_1_reg_1675_pp0_iter3_reg <= tmp_4_2_1_reg_1675_pp0_iter2_reg;
        tmp_4_2_1_reg_1675_pp0_iter4_reg <= tmp_4_2_1_reg_1675_pp0_iter3_reg;
        tmp_4_2_1_reg_1675_pp0_iter5_reg <= tmp_4_2_1_reg_1675_pp0_iter4_reg;
        tmp_4_2_2_reg_1680_pp0_iter2_reg <= tmp_4_2_2_reg_1680;
        tmp_4_2_2_reg_1680_pp0_iter3_reg <= tmp_4_2_2_reg_1680_pp0_iter2_reg;
        tmp_4_2_2_reg_1680_pp0_iter4_reg <= tmp_4_2_2_reg_1680_pp0_iter3_reg;
        tmp_4_2_2_reg_1680_pp0_iter5_reg <= tmp_4_2_2_reg_1680_pp0_iter4_reg;
        tmp_4_2_2_reg_1680_pp0_iter6_reg <= tmp_4_2_2_reg_1680_pp0_iter5_reg;
        tmp_5_2_1_reg_1690_pp0_iter2_reg <= tmp_5_2_1_reg_1690;
        tmp_5_2_1_reg_1690_pp0_iter3_reg <= tmp_5_2_1_reg_1690_pp0_iter2_reg;
        tmp_5_2_1_reg_1690_pp0_iter4_reg <= tmp_5_2_1_reg_1690_pp0_iter3_reg;
        tmp_5_2_1_reg_1690_pp0_iter5_reg <= tmp_5_2_1_reg_1690_pp0_iter4_reg;
        tmp_5_2_2_reg_1695_pp0_iter2_reg <= tmp_5_2_2_reg_1695;
        tmp_5_2_2_reg_1695_pp0_iter3_reg <= tmp_5_2_2_reg_1695_pp0_iter2_reg;
        tmp_5_2_2_reg_1695_pp0_iter4_reg <= tmp_5_2_2_reg_1695_pp0_iter3_reg;
        tmp_5_2_2_reg_1695_pp0_iter5_reg <= tmp_5_2_2_reg_1695_pp0_iter4_reg;
        tmp_5_2_2_reg_1695_pp0_iter6_reg <= tmp_5_2_2_reg_1695_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        w_sum_2_reg_1930 <= grp_fu_414_p2;
        w_sum_3_reg_1937 <= grp_fu_418_p2;
        w_sum_4_reg_1944 <= grp_fu_422_p2;
        w_sum_5_reg_1951 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_0_0_1_reg_1700 <= grp_fu_376_p2;
        w_sum_4_1_0_1_reg_1705 <= grp_fu_381_p2;
        w_sum_4_2_0_1_reg_1710 <= grp_fu_386_p2;
        w_sum_4_3_0_1_reg_1715 <= grp_fu_391_p2;
        w_sum_4_4_0_1_reg_1720 <= grp_fu_396_p2;
        w_sum_4_5_0_1_reg_1725 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_0_0_2_reg_1730 <= grp_fu_376_p2;
        w_sum_4_1_0_2_reg_1735 <= grp_fu_381_p2;
        w_sum_4_2_0_2_reg_1740 <= grp_fu_386_p2;
        w_sum_4_3_0_2_reg_1745 <= grp_fu_391_p2;
        w_sum_4_4_0_2_reg_1750 <= grp_fu_396_p2;
        w_sum_4_5_0_2_reg_1755 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1273_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_sum_4_0_1_1_reg_1790 <= grp_fu_376_p2;
        w_sum_4_1_1_1_reg_1795 <= grp_fu_381_p2;
        w_sum_4_2_1_1_reg_1800 <= grp_fu_386_p2;
        w_sum_4_3_1_1_reg_1805 <= grp_fu_391_p2;
        w_sum_4_4_1_1_reg_1810 <= grp_fu_396_p2;
        w_sum_4_5_1_1_reg_1815 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_0_1_2_reg_1820 <= grp_fu_406_p2;
        w_sum_4_1_1_2_reg_1825 <= grp_fu_410_p2;
        w_sum_4_2_1_2_reg_1830 <= grp_fu_414_p2;
        w_sum_4_3_1_2_reg_1835 <= grp_fu_418_p2;
        w_sum_4_4_1_2_reg_1840 <= grp_fu_422_p2;
        w_sum_4_5_1_2_reg_1845 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_0_1_reg_1760 <= grp_fu_376_p2;
        w_sum_4_1_1_reg_1765 <= grp_fu_381_p2;
        w_sum_4_2_1_reg_1770 <= grp_fu_386_p2;
        w_sum_4_3_1_reg_1775 <= grp_fu_391_p2;
        w_sum_4_4_1_reg_1780 <= grp_fu_396_p2;
        w_sum_4_5_1_reg_1785 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_0_2_1_reg_1880 <= grp_fu_406_p2;
        w_sum_4_1_2_1_reg_1885 <= grp_fu_410_p2;
        w_sum_4_2_2_1_reg_1890 <= grp_fu_414_p2;
        w_sum_4_3_2_1_reg_1895 <= grp_fu_418_p2;
        w_sum_4_4_2_1_reg_1900 <= grp_fu_422_p2;
        w_sum_4_5_2_1_reg_1905 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_0_2_reg_1850 <= grp_fu_406_p2;
        w_sum_4_1_2_reg_1855 <= grp_fu_410_p2;
        w_sum_4_2_2_reg_1860 <= grp_fu_414_p2;
        w_sum_4_3_2_reg_1865 <= grp_fu_418_p2;
        w_sum_4_4_2_reg_1870 <= grp_fu_422_p2;
        w_sum_4_5_2_reg_1875 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1273_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_2_2_2_reg_1910 <= grp_fu_414_p2;
        w_sum_4_3_2_2_reg_1915 <= grp_fu_418_p2;
        w_sum_4_4_2_2_reg_1920 <= grp_fu_422_p2;
        w_sum_4_5_2_2_reg_1925 <= grp_fu_426_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_617_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_369_p4 = c_reg_1316;
    end else begin
        ap_phi_mux_c_0_phi_fu_369_p4 = c_0_reg_365;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_346_p4 = add_ln8_reg_1277;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_346_p4 = indvar_flatten_reg_342;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1273 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_357_p4 = select_ln30_1_reg_1294;
    end else begin
        ap_phi_mux_r_0_phi_fu_357_p4 = r_0_reg_353;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_address0 = zext_ln30_6_fu_1145_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_address0 = zext_ln30_4_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_address0 = zext_ln30_2_fu_904_p1;
    end else begin
        conv_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_address1 = zext_ln30_7_fu_1155_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_address1 = zext_ln30_5_fu_1037_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_address1 = zext_ln30_3_fu_915_p1;
    end else begin
        conv_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_ce1 = 1'b1;
    end else begin
        conv_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_d0 = select_ln29_4_fu_1201_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_d0 = select_ln29_2_fu_1083_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_d0 = select_ln29_fu_962_p3;
    end else begin
        conv_out_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_d1 = select_ln29_5_fu_1250_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_d1 = select_ln29_3_fu_1132_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_d1 = select_ln29_1_fu_1013_p3;
    end else begin
        conv_out_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln8_reg_1273_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_we1 = 1'b1;
    end else begin
        conv_out_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_376_p0 = w_sum_4_0_1_reg_1760;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_376_p0 = w_sum_4_0_0_2_reg_1730;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_376_p0 = w_sum_4_0_0_1_reg_1700;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_376_p0 = w_sum_6_reg_1620;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_376_p0 = tmp_1_reg_1365;
    end else begin
        grp_fu_376_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_376_p1 = tmp_0_1_1_reg_1510_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_376_p1 = tmp_0_1_reg_1455_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_376_p1 = tmp_0_0_2_reg_1450_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_376_p1 = tmp_0_0_1_reg_1380;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_376_p1 = 32'd0;
    end else begin
        grp_fu_376_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_381_p0 = w_sum_4_1_1_reg_1765;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_381_p0 = w_sum_4_1_0_2_reg_1735;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_381_p0 = w_sum_4_1_0_1_reg_1705;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_381_p0 = w_sum_4_1_reg_1630;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_381_p0 = tmp_1_42_reg_1395;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_381_p1 = tmp_1_1_1_reg_1520_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_381_p1 = tmp_1_1_reg_1465_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_381_p1 = tmp_1_0_2_reg_1460_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_381_p1 = tmp_1_0_1_reg_1400;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_381_p1 = 32'd0;
    end else begin
        grp_fu_381_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_386_p0 = w_sum_4_2_1_reg_1770;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_386_p0 = w_sum_4_2_0_2_reg_1740;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_386_p0 = w_sum_4_2_0_1_reg_1710;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_386_p0 = w_sum_4_2_reg_1640;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_386_p0 = tmp_2_reg_1405;
    end else begin
        grp_fu_386_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_386_p1 = tmp_2_1_1_reg_1530_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_386_p1 = tmp_2_1_reg_1475_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_386_p1 = tmp_2_0_2_reg_1470_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_386_p1 = tmp_2_0_1_reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_386_p1 = 32'd0;
    end else begin
        grp_fu_386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_391_p0 = w_sum_4_3_1_reg_1775;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_391_p0 = w_sum_4_3_0_2_reg_1745;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_391_p0 = w_sum_4_3_0_1_reg_1715;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_391_p0 = w_sum_4_3_reg_1655;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_391_p0 = tmp_3_reg_1415;
    end else begin
        grp_fu_391_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_391_p1 = tmp_3_1_1_reg_1540_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_391_p1 = tmp_3_1_reg_1485_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_391_p1 = tmp_3_0_2_reg_1480_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_391_p1 = tmp_3_0_1_reg_1420;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_391_p1 = 32'd0;
    end else begin
        grp_fu_391_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_396_p0 = w_sum_4_4_1_reg_1780;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_396_p0 = w_sum_4_4_0_2_reg_1750;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_396_p0 = w_sum_4_4_0_1_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_396_p0 = w_sum_4_4_reg_1670;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_396_p0 = tmp_4_reg_1425;
    end else begin
        grp_fu_396_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_396_p1 = tmp_4_1_1_reg_1550_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_396_p1 = tmp_4_1_reg_1545_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_396_p1 = tmp_4_0_2_reg_1490_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_396_p1 = tmp_4_0_1_reg_1430;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_396_p1 = 32'd0;
    end else begin
        grp_fu_396_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_401_p0 = w_sum_4_5_1_reg_1785;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_401_p0 = w_sum_4_5_0_2_reg_1755;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_401_p0 = w_sum_4_5_0_1_reg_1725;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_401_p0 = w_sum_4_5_reg_1685;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_401_p0 = tmp_5_reg_1435;
    end else begin
        grp_fu_401_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_401_p1 = tmp_5_1_1_reg_1560_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_401_p1 = tmp_5_1_reg_1555_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_401_p1 = tmp_5_0_2_reg_1500_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_401_p1 = tmp_5_0_1_reg_1495;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_401_p1 = 32'd0;
    end else begin
        grp_fu_401_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_406_p0 = reg_599;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_406_p0 = w_sum_4_0_2_1_reg_1880;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_406_p0 = w_sum_4_0_2_reg_1850;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_406_p0 = w_sum_4_0_1_2_reg_1820;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_406_p0 = w_sum_4_0_1_1_reg_1790;
    end else begin
        grp_fu_406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_406_p1 = 32'd3154313640;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_406_p1 = tmp_0_2_2_reg_1625_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_406_p1 = tmp_0_2_1_reg_1570_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_406_p1 = tmp_0_2_reg_1565_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_406_p1 = tmp_0_1_2_reg_1515_pp0_iter3_reg;
    end else begin
        grp_fu_406_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_410_p0 = reg_605;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_410_p0 = w_sum_4_1_2_1_reg_1885;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_410_p0 = w_sum_4_1_2_reg_1855;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_410_p0 = w_sum_4_1_1_2_reg_1825;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_410_p0 = w_sum_4_1_1_1_reg_1795;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_410_p1 = 32'd3150112625;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_410_p1 = tmp_1_2_2_reg_1635_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_410_p1 = tmp_1_2_1_reg_1580_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_410_p1 = tmp_1_2_reg_1575_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_410_p1 = tmp_1_1_2_reg_1525_pp0_iter3_reg;
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_414_p0 = w_sum_4_2_2_2_reg_1910;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_414_p0 = w_sum_4_2_2_1_reg_1890;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_414_p0 = w_sum_4_2_2_reg_1860;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_414_p0 = w_sum_4_2_1_2_reg_1830;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_414_p0 = w_sum_4_2_1_1_reg_1800;
    end else begin
        grp_fu_414_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_414_p1 = 32'd3140547196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_414_p1 = tmp_2_2_2_reg_1650_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_414_p1 = tmp_2_2_1_reg_1645_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_414_p1 = tmp_2_2_reg_1585_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_414_p1 = tmp_2_1_2_reg_1535_pp0_iter3_reg;
    end else begin
        grp_fu_414_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_418_p0 = w_sum_4_3_2_2_reg_1915;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_418_p0 = w_sum_4_3_2_1_reg_1895;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_418_p0 = w_sum_4_3_2_reg_1865;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_418_p0 = w_sum_4_3_1_2_reg_1835;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_418_p0 = w_sum_4_3_1_1_reg_1805;
    end else begin
        grp_fu_418_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_418_p1 = 32'd3117253977;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_418_p1 = tmp_3_2_2_reg_1665_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_418_p1 = tmp_3_2_1_reg_1660_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_418_p1 = tmp_3_2_reg_1595_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_418_p1 = tmp_3_1_2_reg_1590_pp0_iter4_reg;
    end else begin
        grp_fu_418_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_422_p0 = w_sum_4_4_2_2_reg_1920;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_422_p0 = w_sum_4_4_2_1_reg_1900;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_422_p0 = w_sum_4_4_2_reg_1870;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_422_p0 = w_sum_4_4_1_2_reg_1840;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_422_p0 = w_sum_4_4_1_1_reg_1810;
    end else begin
        grp_fu_422_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_422_p1 = 32'd1044236204;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_422_p1 = tmp_4_2_2_reg_1680_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_422_p1 = tmp_4_2_1_reg_1675_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_422_p1 = tmp_4_2_reg_1605_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_422_p1 = tmp_4_1_2_reg_1600_pp0_iter4_reg;
    end else begin
        grp_fu_422_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_426_p0 = w_sum_4_5_2_2_reg_1925;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_426_p0 = w_sum_4_5_2_1_reg_1905;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_426_p0 = w_sum_4_5_2_reg_1875;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_426_p0 = w_sum_4_5_1_2_reg_1845;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_426_p0 = w_sum_4_5_1_1_reg_1815;
    end else begin
        grp_fu_426_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_426_p1 = 32'd3166862997;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_426_p1 = tmp_5_2_2_reg_1695_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_426_p1 = tmp_5_2_1_reg_1690_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_426_p1 = tmp_5_2_reg_1615_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_426_p1 = tmp_5_1_2_reg_1610_pp0_iter4_reg;
    end else begin
        grp_fu_426_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_436_p1 = 32'd1051824505;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_436_p1 = 32'd1049661150;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_436_p1 = 32'd1045583683;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_436_p1 = 32'd3199575079;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_436_p1 = 32'd1032027357;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_442_p0 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_442_p0 = input_r_q1;
    end else begin
        grp_fu_442_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_442_p1 = 32'd3203407867;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_442_p1 = 32'd1058281586;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_442_p1 = 32'd1035707070;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_442_p1 = 32'd3190825761;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_442_p1 = 32'd1039772793;
    end else begin
        grp_fu_442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_448_p0 = input_r_q0;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p1 = 32'd1033032513;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_448_p1 = 32'd3205092468;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_448_p1 = 32'd3172495310;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_448_p1 = 32'd1058225567;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_448_p1 = 32'd1053009748;
    end else begin
        grp_fu_448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_454_p0 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_454_p0 = input_r_q1;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_454_p1 = 32'd1049850968;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_454_p1 = 32'd3201854800;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_454_p1 = 32'd3142634550;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_454_p1 = 32'd1043712017;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_454_p1 = 32'd1052747219;
    end else begin
        grp_fu_454_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_460_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_460_p0 = input_r_q0;
    end else begin
        grp_fu_460_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_460_p1 = 32'd1058153811;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_460_p1 = 32'd1033944389;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_460_p1 = 32'd1036440704;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_460_p1 = 32'd1057621872;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_460_p1 = 32'd1044510679;
    end else begin
        grp_fu_460_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_466_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_466_p0 = reg_577;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_466_p0 = input_r_q1;
    end else begin
        grp_fu_466_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_466_p1 = 32'd3184347272;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_466_p1 = 32'd3208356005;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_466_p1 = 32'd1054282300;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_466_p1 = 32'd1052059084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_466_p1 = 32'd3180876133;
    end else begin
        grp_fu_466_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_472_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_472_p0 = input_r_q0;
    end else begin
        grp_fu_472_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_472_p1 = 32'd3207242367;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_472_p1 = 32'd1057663832;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_472_p1 = 32'd1032355653;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_472_p1 = 32'd3203760759;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_472_p1 = 32'd3143424824;
    end else begin
        grp_fu_472_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_478_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_478_p0 = reg_577;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_478_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_478_p0 = input_r_q1;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_478_p1 = 32'd3209615387;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_478_p1 = 32'd1034589439;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_478_p1 = 32'd3208122986;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_478_p1 = 32'd1059101421;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_478_p1 = 32'd3183848385;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_484_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_484_p0 = input_r_q0;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_484_p1 = 32'd3181294356;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_484_p1 = 32'd3204182740;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_484_p1 = 32'd1030397819;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_484_p1 = 32'd1050695097;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_484_p1 = 32'd1019509272;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_490_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_490_p0 = reg_577;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_490_p0 = input_r_q1;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_p1 = 32'd1048690488;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_490_p1 = 32'd1054682907;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_490_p1 = 32'd3206628740;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_490_p1 = 32'd1050608996;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_490_p1 = 32'd1053512796;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_496_p1 = 32'd3205836084;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_496_p1 = 32'd3197261098;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_496_p1 = 32'd1054916882;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_496_p1 = 32'd1027053650;
        end else begin
            grp_fu_496_p1 = 'bx;
        end
    end else begin
        grp_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_550_p0 = w_sum_4_reg_1944;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_550_p0 = w_sum_2_reg_1930;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_550_p0 = grp_fu_406_p2;
        end else begin
            grp_fu_550_p0 = 'bx;
        end
    end else begin
        grp_fu_550_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_556_p0 = w_sum_5_reg_1951;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_556_p0 = w_sum_3_reg_1937;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_556_p0 = grp_fu_410_p2;
        end else begin
            grp_fu_556_p0 = 'bx;
        end
    end else begin
        grp_fu_556_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = sext_ln23_2_fu_870_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = sext_ln23_fu_862_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln23_12_fu_838_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln23_14_fu_796_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln23_8_fu_691_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = sext_ln23_1_fu_866_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln23_15_fu_852_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln23_9_fu_777_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln23_11_fu_712_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln8_fu_617_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln8_fu_617_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_10_fu_848_p2 = (sub_ln23_1_reg_1332 + zext_ln23_13_reg_1349);

assign add_ln23_11_fu_857_p2 = (sub_ln23_2_fu_823_p2 + zext_ln23_13_reg_1349);

assign add_ln23_1_fu_782_p2 = (5'd2 + select_ln30_reg_1288);

assign add_ln23_2_fu_685_p2 = (sub_ln23_fu_675_p2 + zext_ln23_7_fu_681_p1);

assign add_ln23_3_fu_772_p2 = (sub_ln23_1_fu_753_p2 + zext_ln23_7_reg_1305);

assign add_ln23_4_fu_829_p2 = (sub_ln23_2_fu_823_p2 + zext_ln23_7_reg_1305);

assign add_ln23_6_fu_706_p2 = (sub_ln23_fu_675_p2 + zext_ln23_10_fu_702_p1);

assign add_ln23_7_fu_834_p2 = (sub_ln23_1_reg_1332 + zext_ln23_10_reg_1321);

assign add_ln23_8_fu_843_p2 = (sub_ln23_2_fu_823_p2 + zext_ln23_10_reg_1321);

assign add_ln23_9_fu_791_p2 = (sub_ln23_reg_1300 + zext_ln23_13_fu_787_p1);

assign add_ln23_fu_717_p2 = (5'd2 + r_0_reg_353);

assign add_ln30_2_fu_1022_p2 = (13'd2 + sub_ln30_reg_1958);

assign add_ln30_3_fu_1032_p2 = (13'd3 + sub_ln30_reg_1958);

assign add_ln30_4_fu_1140_p2 = (13'd4 + sub_ln30_reg_1958);

assign add_ln30_5_fu_1150_p2 = (13'd5 + sub_ln30_reg_1958);

assign add_ln30_fu_766_p2 = (r_0_reg_353 + select_ln30_3_fu_759_p3);

assign add_ln8_fu_623_p2 = (ap_phi_mux_indvar_flatten_phi_fu_346_p4 + 10'd1);

assign and_ln29_3_fu_1007_p2 = (or_ln29_3_fu_1001_p2 & grp_fu_556_p2);

assign and_ln29_4_fu_1077_p2 = (or_ln29_4_fu_1071_p2 & grp_fu_550_p2);

assign and_ln29_5_fu_1126_p2 = (or_ln29_5_fu_1120_p2 & grp_fu_556_p2);

assign and_ln29_6_fu_1195_p2 = (or_ln29_6_fu_1189_p2 & grp_fu_550_p2);

assign and_ln29_7_fu_1244_p2 = (or_ln29_7_fu_1238_p2 & grp_fu_556_p2);

assign and_ln29_fu_956_p2 = (or_ln29_fu_950_p2 & grp_fu_550_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_3_fu_971_p1 = reg_605;

assign bitcast_ln29_4_fu_1042_p1 = w_sum_2_reg_1930;

assign bitcast_ln29_5_fu_1091_p1 = w_sum_3_reg_1937;

assign bitcast_ln29_6_fu_1160_p1 = w_sum_4_reg_1944;

assign bitcast_ln29_7_fu_1209_p1 = w_sum_5_reg_1951;

assign bitcast_ln29_fu_920_p1 = reg_599;

assign c_fu_696_p2 = (5'd1 + select_ln30_fu_635_p3);

assign grp_fu_1258_p0 = 10'd26;

assign grp_fu_1258_p1 = grp_fu_1258_p10;

assign grp_fu_1258_p10 = select_ln30_1_reg_1294_pp0_iter8_reg;

assign grp_fu_1258_p2 = grp_fu_1258_p20;

assign grp_fu_1258_p20 = select_ln30_reg_1288_pp0_iter8_reg;

assign icmp_ln11_fu_629_p2 = ((ap_phi_mux_c_0_phi_fu_369_p4 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_1059_p2 = ((tmp_12_fu_1045_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_1065_p2 = ((trunc_ln29_4_fu_1055_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_1108_p2 = ((tmp_14_fu_1094_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_1114_p2 = ((trunc_ln29_5_fu_1104_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_1177_p2 = ((tmp_16_fu_1163_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_1183_p2 = ((trunc_ln29_6_fu_1173_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_1226_p2 = ((tmp_18_fu_1212_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_1232_p2 = ((trunc_ln29_7_fu_1222_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_944_p2 = ((trunc_ln29_fu_934_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_989_p2 = ((tmp_10_fu_975_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_995_p2 = ((trunc_ln29_3_fu_985_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_938_p2 = ((tmp_8_fu_924_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_617_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_346_p4 == 10'd676) ? 1'b1 : 1'b0);

assign or_ln29_3_fu_1001_p2 = (icmp_ln29_9_fu_995_p2 | icmp_ln29_8_fu_989_p2);

assign or_ln29_4_fu_1071_p2 = (icmp_ln29_11_fu_1065_p2 | icmp_ln29_10_fu_1059_p2);

assign or_ln29_5_fu_1120_p2 = (icmp_ln29_13_fu_1114_p2 | icmp_ln29_12_fu_1108_p2);

assign or_ln29_6_fu_1189_p2 = (icmp_ln29_15_fu_1183_p2 | icmp_ln29_14_fu_1177_p2);

assign or_ln29_7_fu_1238_p2 = (icmp_ln29_17_fu_1232_p2 | icmp_ln29_16_fu_1226_p2);

assign or_ln29_fu_950_p2 = (icmp_ln29_fu_938_p2 | icmp_ln29_7_fu_944_p2);

assign or_ln30_fu_909_p2 = (sub_ln30_fu_898_p2 | 13'd1);

assign p_shl_cast_fu_880_p3 = {{grp_fu_1258_p3}, {3'd0}};

assign r_fu_611_p2 = (ap_phi_mux_r_0_phi_fu_357_p4 + 5'd1);

assign select_ln29_1_fu_1013_p3 = ((and_ln29_3_fu_1007_p2[0:0] === 1'b1) ? reg_605 : 32'd0);

assign select_ln29_2_fu_1083_p3 = ((and_ln29_4_fu_1077_p2[0:0] === 1'b1) ? w_sum_2_reg_1930 : 32'd0);

assign select_ln29_3_fu_1132_p3 = ((and_ln29_5_fu_1126_p2[0:0] === 1'b1) ? w_sum_3_reg_1937 : 32'd0);

assign select_ln29_4_fu_1201_p3 = ((and_ln29_6_fu_1195_p2[0:0] === 1'b1) ? w_sum_4_reg_1944 : 32'd0);

assign select_ln29_5_fu_1250_p3 = ((and_ln29_7_fu_1244_p2[0:0] === 1'b1) ? w_sum_5_reg_1951 : 32'd0);

assign select_ln29_fu_962_p3 = ((and_ln29_fu_956_p2[0:0] === 1'b1) ? reg_599 : 32'd0);

assign select_ln30_1_fu_643_p3 = ((icmp_ln11_fu_629_p2[0:0] === 1'b1) ? r_fu_611_p2 : ap_phi_mux_r_0_phi_fu_357_p4);

assign select_ln30_2_fu_723_p3 = ((icmp_ln11_reg_1282[0:0] === 1'b1) ? add_ln23_fu_717_p2 : r_reg_1268);

assign select_ln30_3_fu_759_p3 = ((icmp_ln11_reg_1282[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_fu_635_p3 = ((icmp_ln11_fu_629_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_369_p4);

assign sext_ln23_1_fu_866_p1 = $signed(add_ln23_8_reg_1375);

assign sext_ln23_2_fu_870_p1 = $signed(add_ln23_11_reg_1390);

assign sext_ln23_fu_862_p1 = $signed(add_ln23_4_reg_1360);

assign sub_ln23_1_fu_753_p2 = (zext_ln23_2_fu_737_p1 - zext_ln23_3_fu_749_p1);

assign sub_ln23_2_fu_823_p2 = (zext_ln23_4_fu_808_p1 - zext_ln23_5_fu_819_p1);

assign sub_ln23_fu_675_p2 = (zext_ln23_fu_659_p1 - zext_ln23_1_fu_671_p1);

assign sub_ln30_fu_898_p2 = (p_shl_cast_fu_880_p3 - zext_ln30_1_fu_894_p1);

assign tmp_10_fu_975_p4 = {{bitcast_ln29_3_fu_971_p1[30:23]}};

assign tmp_12_fu_1045_p4 = {{bitcast_ln29_4_fu_1042_p1[30:23]}};

assign tmp_14_fu_1094_p4 = {{bitcast_ln29_5_fu_1091_p1[30:23]}};

assign tmp_16_fu_1163_p4 = {{bitcast_ln29_6_fu_1160_p1[30:23]}};

assign tmp_18_fu_1212_p4 = {{bitcast_ln29_7_fu_1209_p1[30:23]}};

assign tmp_20_fu_663_p3 = {{select_ln30_1_fu_643_p3}, {2'd0}};

assign tmp_21_fu_729_p3 = {{select_ln30_2_fu_723_p3}, {5'd0}};

assign tmp_22_fu_741_p3 = {{select_ln30_2_fu_723_p3}, {2'd0}};

assign tmp_23_fu_801_p3 = {{add_ln30_reg_1338}, {5'd0}};

assign tmp_24_fu_812_p3 = {{add_ln30_reg_1338}, {2'd0}};

assign tmp_25_fu_887_p3 = {{grp_fu_1258_p3}, {1'd0}};

assign tmp_8_fu_924_p4 = {{bitcast_ln29_fu_920_p1[30:23]}};

assign tmp_fu_651_p3 = {{select_ln30_1_fu_643_p3}, {5'd0}};

assign trunc_ln29_3_fu_985_p1 = bitcast_ln29_3_fu_971_p1[22:0];

assign trunc_ln29_4_fu_1055_p1 = bitcast_ln29_4_fu_1042_p1[22:0];

assign trunc_ln29_5_fu_1104_p1 = bitcast_ln29_5_fu_1091_p1[22:0];

assign trunc_ln29_6_fu_1173_p1 = bitcast_ln29_6_fu_1160_p1[22:0];

assign trunc_ln29_7_fu_1222_p1 = bitcast_ln29_7_fu_1209_p1[22:0];

assign trunc_ln29_fu_934_p1 = bitcast_ln29_fu_920_p1[22:0];

assign zext_ln23_10_fu_702_p1 = c_fu_696_p2;

assign zext_ln23_11_fu_712_p1 = add_ln23_6_fu_706_p2;

assign zext_ln23_12_fu_838_p1 = add_ln23_7_fu_834_p2;

assign zext_ln23_13_fu_787_p1 = add_ln23_1_fu_782_p2;

assign zext_ln23_14_fu_796_p1 = add_ln23_9_fu_791_p2;

assign zext_ln23_15_fu_852_p1 = add_ln23_10_fu_848_p2;

assign zext_ln23_1_fu_671_p1 = tmp_20_fu_663_p3;

assign zext_ln23_2_fu_737_p1 = tmp_21_fu_729_p3;

assign zext_ln23_3_fu_749_p1 = tmp_22_fu_741_p3;

assign zext_ln23_4_fu_808_p1 = tmp_23_fu_801_p3;

assign zext_ln23_5_fu_819_p1 = tmp_24_fu_812_p3;

assign zext_ln23_7_fu_681_p1 = select_ln30_fu_635_p3;

assign zext_ln23_8_fu_691_p1 = add_ln23_2_fu_685_p2;

assign zext_ln23_9_fu_777_p1 = add_ln23_3_fu_772_p2;

assign zext_ln23_fu_659_p1 = tmp_fu_651_p3;

assign zext_ln30_1_fu_894_p1 = tmp_25_fu_887_p3;

assign zext_ln30_2_fu_904_p1 = sub_ln30_fu_898_p2;

assign zext_ln30_3_fu_915_p1 = or_ln30_fu_909_p2;

assign zext_ln30_4_fu_1027_p1 = add_ln30_2_fu_1022_p2;

assign zext_ln30_5_fu_1037_p1 = add_ln30_3_fu_1032_p2;

assign zext_ln30_6_fu_1145_p1 = add_ln30_4_fu_1140_p2;

assign zext_ln30_7_fu_1155_p1 = add_ln30_5_fu_1150_p2;

always @ (posedge ap_clk) begin
    sub_ln23_reg_1300[1:0] <= 2'b00;
    zext_ln23_7_reg_1305[10:5] <= 6'b000000;
    zext_ln23_10_reg_1321[10:5] <= 6'b000000;
    sub_ln23_1_reg_1332[1:0] <= 2'b00;
    zext_ln23_13_reg_1349[10:5] <= 6'b000000;
    sub_ln30_reg_1958[0] <= 1'b0;
end

endmodule //conv_1
