// Seed: 303217701
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  wire id_7;
  wor  id_8;
  id_9 :
  assert property (@(id_8) 1 < id_8)
    if ("") begin
      id_2 = 1;
      id_9 = id_9;
    end
  wire id_10, id_11 = id_11, id_12;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri void id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    output tri0 id_7
);
  module_0(
      id_2, id_5, id_6, id_0, id_6, id_4
  );
endmodule
