

================================================================
== Vitis HLS Report for 'push_out'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       17|      145|  85.000 ns|  0.725 us|   17|  145|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58  |push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        2|      130|  10.000 ns|  0.650 us|    2|  130|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     334|     500|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     121|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     455|     617|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_71_1_1_U317                                        |mul_8ns_8ns_71_1_1                                   |        0|   0|    0|   40|    0|
    |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58  |push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        0|   0|  228|  419|    0|
    |udiv_8ns_8ns_8_12_seq_1_U316                                   |udiv_8ns_8ns_8_12_seq_1                              |        0|   0|  106|   41|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  334|  500|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_95_p2  |         +|   0|  0|  16|           9|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  18|          10|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  81|         17|    1|         17|
    |ap_done       |   9|          2|    1|          2|
    |out_st_write  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  99|         21|    3|         21|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  16|   0|   16|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |bound_reg_146                                                               |  71|   0|   71|          0|
    |div_reg_134                                                                 |   8|   0|    8|          0|
    |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |p_cast4_reg_129                                                             |   8|   0|    8|          0|
    |p_cast_reg_124                                                              |   8|   0|    8|          0|
    |tmp_reg_141                                                                 |   8|   0|    8|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 121|   0|  121|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|O_address0             |  out|   12|   ap_memory|             O|         array|
|O_ce0                  |  out|    1|   ap_memory|             O|         array|
|O_q0                   |   in|   32|   ap_memory|             O|         array|
|O_address1             |  out|   12|   ap_memory|             O|         array|
|O_ce1                  |  out|    1|   ap_memory|             O|         array|
|O_q1                   |   in|   32|   ap_memory|             O|         array|
|out_st_din             |  out|   64|     ap_fifo|        out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_full_n          |   in|    1|     ap_fifo|        out_st|       pointer|
|out_st_write           |  out|    1|     ap_fifo|        out_st|       pointer|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

