
*** Running vivado
    with args -log FIR_interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_interface.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIR_interface.tcl -notrace
Command: synth_design -top FIR_interface -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 417.621 ; gain = 106.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_interface' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:55]
INFO: [Synth 8-3491] module 'RAM_2048_16bit' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:59' bound to instance 'U_RAM' of component 'RAM_2048_16bit' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:158]
INFO: [Synth 8-638] synthesizing module 'RAM_2048_16bit' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:70]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM_2048_16bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.6745 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'RAM_2048_16bit' (9#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:70]
	Parameter G_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_0' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/synth/ROM_1024_16bit_0.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_0' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_0' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/synth/ROM_1024_16bit_0.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_0.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/synth/ROM_1024_16bit_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_0' (11#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/synth/ROM_1024_16bit_0.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-638] synthesizing module 'Multiplier_s16_s16' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Multiplier_s16_s16' (17#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:68]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-638] synthesizing module 'Accu_s43' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_OUT_WIDTH bound to: 43 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_12' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_12' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Accu_s43' (24#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter' (25#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized1' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_1' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/synth/ROM_1024_16bit_1.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_1' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_1' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/synth/ROM_1024_16bit_1.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_1.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/synth/ROM_1024_16bit_1.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_1' (26#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/synth/ROM_1024_16bit_1.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized1' (26#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized3' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/synth/ROM_1024_16bit_2.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_2' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/synth/ROM_1024_16bit_2.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_2.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/synth/ROM_1024_16bit_2.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_2' (27#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/synth/ROM_1024_16bit_2.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized3' (27#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized5' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_3' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/synth/ROM_1024_16bit_3.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_3' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:221]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_3' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/synth/ROM_1024_16bit_3.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_3.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/synth/ROM_1024_16bit_3.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_3' (28#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/synth/ROM_1024_16bit_3.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized5' (28#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized7' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_4' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/synth/ROM_1024_16bit_4.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_4' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:229]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_4' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/synth/ROM_1024_16bit_4.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_4.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/synth/ROM_1024_16bit_4.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_4' (29#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/synth/ROM_1024_16bit_4.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized7' (29#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized9' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_5' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/synth/ROM_1024_16bit_5.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_5' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_5' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/synth/ROM_1024_16bit_5.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_5.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_5.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/synth/ROM_1024_16bit_5.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_5' (30#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/synth/ROM_1024_16bit_5.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized9' (30#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized11' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_6' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_6/synth/ROM_1024_16bit_6.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_6' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_6' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_6/synth/ROM_1024_16bit_6.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_6.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_6.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_6/synth/ROM_1024_16bit_6.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_6' (31#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_6/synth/ROM_1024_16bit_6.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized11' (31#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized13' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_7' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/synth/ROM_1024_16bit_7.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_7' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:253]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_7' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/synth/ROM_1024_16bit_7.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_7.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_7.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/synth/ROM_1024_16bit_7.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_7' (32#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/synth/ROM_1024_16bit_7.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized13' (32#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIR_filter' declared at 'C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:31' bound to instance 'U_FIR_filter' of component 'FIR_filter' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIR_filter__parameterized15' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
	Parameter G_SELECT bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ROM_1024_16bit_8' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_8/synth/ROM_1024_16bit_8.vhd:59' bound to instance 'U_ROM' of component 'ROM_1024_16bit_8' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ROM_1024_16bit_8' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_8/synth/ROM_1024_16bit_8.vhd:68]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_1024_16bit_8.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_1024_16bit_8.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3548 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_8/synth/ROM_1024_16bit_8.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_1024_16bit_8' (33#1) [c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_8/synth/ROM_1024_16bit_8.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult' of component 'Multiplier_s16_s16' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:302]
INFO: [Synth 8-3491] module 'Accu_s43' declared at 'c:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_s43/synth/Accu_s43.vhd:59' bound to instance 'U_Accu' of component 'Accu_s43' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter__parameterized15' (33#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FIR_interface' (34#1) [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:16 ; elapsed = 00:06:23 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:17 ; elapsed = 00:06:23 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:17 ; elapsed = 00:06:23 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/FIR_interface/new/FIR_interface_ooc.xdc]
Finished Parsing XDC File [C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/FIR_interface/new/FIR_interface_ooc.xdc]
Parsing XDC File [C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1475.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E => DSP48E1: 9 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1475.297 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1475.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:32 ; elapsed = 00:06:40 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:32 ; elapsed = 00:06:40 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \GEN_FILTER[7].U_FIR_filter /\ROM7.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[6].U_FIR_filter /\ROM6.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[5].U_FIR_filter /\ROM5.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[4].U_FIR_filter /\ROM4.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[3].U_FIR_filter /\ROM3.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[2].U_FIR_filter /\ROM2.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[1].U_FIR_filter /\ROM1.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[0].U_FIR_filter /\ROM0.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[0].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[1].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[2].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[3].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[4].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[5].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[6].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[7].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[8].U_FIR_filter /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[0].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[1].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[2].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[3].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[4].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[5].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[6].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[7].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[8].U_FIR_filter /U_Mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_FILTER[8].U_FIR_filter /\ROM8.U_ROM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:32 ; elapsed = 00:06:40 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_interface.vhd:250]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FIR_interface'
INFO: [Synth 8-5546] ROM "cnt_coef_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_coef_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               fir_reset |                          0000001 |                              000
                fir_idle |                          0000010 |                              001
               fir_begin |                          0000100 |                              010
                fir_acc1 |                          0001000 |                              011
                fir_acc2 |                          0010000 |                              100
                 fir_end |                          0100000 |                              101
               fir_store |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'FIR_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:33 ; elapsed = 00:06:42 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'GEN_FILTER[1].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[1].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:207]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[2].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[2].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:215]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[3].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[3].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:223]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[4].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[4].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:231]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[5].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[5].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:239]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[6].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[6].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:247]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[7].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[7].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:255]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[8].U_FIR_filter/mult_opA_reg[15:0]' into 'GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:304]
INFO: [Synth 8-4471] merging register 'GEN_FILTER[8].U_FIR_filter/ROM_addr_reg[9:0]' into 'GEN_FILTER[0].U_FIR_filter/ROM_addr_reg[9:0]' [C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/FIR/FIR_filter.vhd:263]
INFO: [Synth 8-5546] ROM "cnt_coef_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_coef_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[0]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[1]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[2]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[3]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[4]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[5]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[1].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[2].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[3].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[4].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[5].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[6].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[6]' (FDC) to 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[7].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_FILTER[8].U_FIR_filter/FIR_en_d_reg[7]' (FDC) to 'GEN_FILTER[0].U_FIR_filter/FIR_en_d_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:35 ; elapsed = 00:06:44 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:45 ; elapsed = 00:06:54 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:45 ; elapsed = 00:06:54 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:46 ; elapsed = 00:06:54 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:46 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:46 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:46 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:46 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:47 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:47 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DSP48E_bbox_0    |     1|
|2     |DSP48E_bbox_0__1 |     1|
|3     |DSP48E_bbox_0__2 |     1|
|4     |DSP48E_bbox_0__3 |     1|
|5     |DSP48E_bbox_0__4 |     1|
|6     |DSP48E_bbox_0__5 |     1|
|7     |DSP48E_bbox_0__6 |     1|
|8     |DSP48E_bbox_0__7 |     1|
|9     |DSP48E_bbox_0__8 |     1|
|10    |CARRY4           |     3|
|11    |DSP48E1          |     9|
|12    |LUT1             |     4|
|13    |LUT2             |    27|
|14    |LUT3             |    55|
|15    |LUT4             |    37|
|16    |LUT5             |    30|
|17    |LUT6             |    87|
|18    |MUXF7            |     1|
|19    |RAMB18E1         |     1|
|20    |RAMB18E1_1       |     1|
|21    |RAMB18E1_2       |     1|
|22    |RAMB18E1_3       |     1|
|23    |RAMB18E1_4       |     1|
|24    |RAMB18E1_5       |     1|
|25    |RAMB18E1_6       |     1|
|26    |RAMB18E1_7       |     1|
|27    |RAMB18E1_8       |     1|
|28    |RAMB36E1         |     1|
|29    |FDCE             |   335|
|30    |FDPE             |     1|
|31    |FDRE             |   488|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:47 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1801 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:06:41 . Memory (MB): peak = 1475.297 ; gain = 1163.984
Synthesis Optimization Complete : Time (s): cpu = 00:06:47 ; elapsed = 00:06:55 . Memory (MB): peak = 1475.297 ; gain = 1163.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1475.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E => DSP48E1: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:55 ; elapsed = 00:07:05 . Memory (MB): peak = 1475.297 ; gain = 1176.164
INFO: [Coretcl 2-1174] Renamed 178 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1475.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/FIR_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_interface_utilization_synth.rpt -pb FIR_interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 12:45:08 2020...
