<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>ll<hr>
(THREAD)
path:-main<br>
Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v3</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v5</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v6</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v8</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v9</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v10</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v11</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r4_main_v17</td><td>int:32</td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>reg_t14</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t16</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t17</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t18</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t19</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t20</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t21</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t22</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t23</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t24</td><td>int:32</td> </tr>
</table>State Machine: 12states<br>area:8,  latency:1000 1000MHz<table border=1>
 <tr><th></th>
<th>branch:1<br>area:1</th><th>assign:3<br>area:1<br>shared</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2<br>area:1</th><th>eq:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2<br>area:1<br>shared</th><th>add:8<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32<br>area:1</th><th>selector:11<br>area:1<br>shared</th><th>sram_if:12<br>area:1</th><th>add:14<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32<br>area:1</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)( latency:1000)  </th><td>next:<br>93<br>id:10<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>id:158<br></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s93( latency:1000)  </th><td>next:<br>6<br>id:160<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v17<br>id:159<br></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s6( latency:1000)  </th><td>inputs:<br>wire:wire_t16<br>next:<br>65<br>65<br>id:13<br></td><td>inputs:<br>wire:wire_t16<br>outputs:<br>var:reg_t2<br>id:162<br></td><td>inputs:<br>const:1<br>var:r4_main_v17<br>outputs:<br>wire:wire_t16<br>id:82<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s15( latency:1000)  </th><td>next:<br>15<br>id:132<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s65( latency:1000)  </th><td>inputs:<br>wire:wire_t17<br>next:<br>69<br>72<br>id:94<br></td><td>inputs:<br>wire:wire_t17<br>outputs:<br>var:reg_t14<br>id:163<br></td><td></td><td>inputs:<br>var:r4_main_v17<br>const:1<br>outputs:<br>wire:wire_t17<br>id:93<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s69( latency:1000)  </th><td>next:<br>89<br>id:99<br></td><td>inputs:<br>const:1<br>outputs:<br>var:r1_main<br>id:98<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:146<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s72( latency:1000)  </th><td>next:<br>77<br>id:103<br></td><td>inputs:<br>const:0<br>outputs:<br>var:r3_main<br>id:102<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2<br>id:150<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t6_v9<br>id:105<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t14<br>id:153<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t7_v11<br>id:108<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:156<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s77( latency:1000)  </th><td>inputs:<br>wire:wire_t22<br>next:<br>82<br>88<br>id:110<br></td><td>inputs:<br>wire:wire_t19<br>outputs:<br>var:reg_t5_v3<br>id:164<br><hr>inputs:<br>wire:wire_t20<br>outputs:<br>var:r1_main<br>id:165<br><hr>inputs:<br>wire:wire_t21<br>outputs:<br>var:reg_t7_v5<br>id:166<br><hr>inputs:<br>wire:wire_t22<br>outputs:<br>var:reg_t2<br>id:167<br></td><td>inputs:<br>var:r4_main_v17<br>wire:wire_t21<br>outputs:<br>wire:wire_t22<br>id:113<br></td><td></td><td></td><td>inputs:<br>var:reg_t5_v6<br>var:r3_main<br>var:reg_t2<br>outputs:<br>wire:wire_t19<br>id:151<br><hr>inputs:<br>var:reg_t6_v8<br>var:reg_t6_v9<br>var:reg_t14<br>outputs:<br>wire:wire_t20<br>id:154<br><hr>inputs:<br>var:reg_t7_v10<br>var:reg_t7_v11<br>var:reg_t9<br>outputs:<br>wire:wire_t21<br>id:157<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s82( latency:1000)  </th><td>next:<br>77<br>id:119<br></td><td>inputs:<br>wire:wire_t23<br>outputs:<br>var:reg_t6_v8<br>id:120<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t14<br>id:152<br><hr>inputs:<br>wire:wire_t23<br>outputs:<br>var:reg_t5_v6<br>id:122<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:155<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t2<br>id:149<br><hr>inputs:<br>wire:wire_t23<br>outputs:<br>var:r3_main<br>id:168<br><hr>inputs:<br>wire:wire_t24<br>outputs:<br>var:reg_t7_v10<br>id:169<br></td><td></td><td></td><td>inputs:<br>var:reg_t5_v3<br>var:r1_main<br>outputs:<br>wire:wire_t23<br>id:118<br></td><td></td><td></td><td>inputs:<br>var:reg_t7_v5<br>const:1<br>outputs:<br>wire:wire_t24<br>id:124<br></td><td></td> </tr>
 <tr class=odd>
  <th>s88( latency:1000)  </th><td>next:<br>89<br>id:129<br></td><td>inputs:<br>var:r1_main<br>outputs:<br>var:r3_main<br>id:128<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:147<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s89( latency:1000)  </th><td>next:<br>91<br>id:130<br></td><td>inputs:<br>wire:wire_t18<br>outputs:<br>var:reg_t6_v8<br>id:170<br></td><td></td><td></td><td></td><td>inputs:<br>var:r1_main<br>var:r3_main<br>var:reg_t9<br>outputs:<br>wire:wire_t18<br>id:148<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s91( latency:1000)  </th><td>next:<br>15<br>id:136<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:1<br>var:reg_t6_v8<br>id:161<br></td><td></td><td></td> </tr>
</table><hr></body></html>
