// Seed: 3663154171
module module_0 #(
    parameter id_4 = 32'd69
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri1 id_2;
  output tri id_1;
  parameter id_4 = 1;
  wire [id_4 : -1] id_5;
  assign id_3 = id_4;
  assign id_1 = id_5 == -1 < id_5;
  logic [1 : -1  -  1] id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    input wire id_3
);
  assign id_1 = 1'h0;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
