// Seed: 267802348
module module_0 ();
  wire id_1;
  always @* begin : LABEL_0
    fork
      id_2(id_1);
    join_any
  end
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri   id_2
);
  integer id_4 = 1 != id_0, id_5;
  wand id_6 = 1'b0 < id_4;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  final begin : LABEL_0
    id_4 <= "" == id_4;
  end
  tri0 id_9;
  wire id_10;
  assign id_4 = id_9 ? 1 & id_9 : 1;
  wire id_11;
endmodule
