{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701363500131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701363500132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 13:58:19 2023 " "Processing started: Thu Nov 30 13:58:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701363500132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363500132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAGraphics -c FPGAGraphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAGraphics -c FPGAGraphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363500132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701363500365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "VGA_Ctrl.v" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50/PLL75_50_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50/PLL75_50_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50_0002 " "Found entity 1: PLL75_50_0002" {  } { { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50 " "Found entity 1: PLL75_50" {  } { { "PLL75_50.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGAGraphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGAGraphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAGraphics " "Found entity 1: FPGAGraphics" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PixelClock.sv 1 1 " "Found 1 design units, including 1 entities, in source file PixelClock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "PixelClock.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/PixelClock.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DRIVER.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_DRIVER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_480p.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_480p " "Found entity 1: simple_480p" {  } { { "simple_480p.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/simple_480p.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50 " "Found entity 1: PLL75_50" {  } { { "PLL75_50.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50/PLL75_50_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50/PLL75_50_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50_0002 " "Found entity 1: PLL75_50_0002" {  } { { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701363507639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363507639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAGraphics " "Elaborating entity \"FPGAGraphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701363507673 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk_pix_locked 0 FPGAGraphics.sv(24) " "Net \"clk_pix_locked\" at FPGAGraphics.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701363507674 "|FPGAGraphics"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] FPGAGraphics.sv(14) " "Output port \"LEDR\[8..3\]\" at FPGAGraphics.sv(14) has no driver" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701363507674 "|FPGAGraphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:vga_inst " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:vga_inst\"" {  } { { "FPGAGraphics.sv" "vga_inst" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701363507674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Address VGA_DRIVER.sv(20) " "Verilog HDL or VHDL warning at VGA_DRIVER.sv(20): object \"Address\" assigned a value but never read" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701363507675 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_DRIVER.sv(44) " "Verilog HDL assignment warning at VGA_DRIVER.sv(44): truncated value with size 32 to match size of target (22)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363507675 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_DRIVER.sv(45) " "Verilog HDL assignment warning at VGA_DRIVER.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363507675 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_DRIVER.sv(46) " "Verilog HDL assignment warning at VGA_DRIVER.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701363507675 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701363508010 "|FPGAGraphics|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701363508010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701363508081 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL75_50 16 " "Ignored 16 assignments for entity \"PLL75_50\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701363508235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701363508235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL75_50 -sip PLL75_50.sip -library lib_PLL75_50 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701363508235 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701363508235 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL75_50_0002 317 " "Ignored 317 assignments for entity \"PLL75_50_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701363508235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701363508319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701363508319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701363508346 "|FPGAGraphics|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701363508346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701363508347 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701363508347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701363508347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701363508347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701363508353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 13:58:28 2023 " "Processing ended: Thu Nov 30 13:58:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701363508353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701363508353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701363508353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701363508353 ""}
