// Seed: 2251772557
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    output tri1 module_0,
    input wand id_6
    , id_8
);
  wire id_9;
  assign id_2 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output uwire id_2,
    output uwire id_3
);
  case (id_1)
    id_1: begin : id_5
      tri0 id_6 = 1;
    end
    default:
    begin : id_7
      genvar id_8;
    end
  endcase
  module_0(
      id_2, id_2, id_3, id_2, id_1, id_3, id_1
  );
endmodule
