<root><simulation><result_generated_time />2023-05-16 15:03:51<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 100352, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />70</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [392, 1, 1], 'O': [392, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 14), ('OY', 2)]], [[('C', 2), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('OY', 7), ('C', 2)], [('OX', 14), ('OY', 2)]], [], []]<O />[[[('C', 2)], []], [[('OY', 7), ('K', 2)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 4)], [('C', 16), ('K', 4), ('K', 16), ('C', 4)], []]<I />[[('K', 4), ('C', 4), ('C', 16), ('K', 4), ('K', 16)], [('C', 4)], []]<O />[[('K', 4), ('C', 4), ('C', 16)], [('K', 4), ('K', 16), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [2.0, 256.0, 1.0, 1.0], 'O': [2.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 2097152, 2097152], 'I': [512, 802816, 802816], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.25, 0.06, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.06, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.11, 0.0], 'I': [1.0, 0.11, 0.0], 'O': [0.06, 0.11, 0.0]}<effective_mem_size_bit />{'W': [32, 131072, 2097152], 'I': [512, 200704, 802816], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [784, 4, 1, 1], 'I': [784, 392, 1, 1], 'O': [784, 392, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [392, 392, 1, 1], 'O': [392, 392, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[262144, 262144], [262144, 262144], [262144, 0]]<I />[[6422528, 100352], [100352, 100352], [100352, 0]]<O />[[(25589760, 25690112), (401408, 301056)], [(301056, 401408), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(25589760, 25690112), (401408, 301056)], [(301056, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[32768, 32768], [4096, 4096], [1024, 0]]<I />[[802816, 12544], [1568, 1568], [392, 0]]<O />[[(3198720, 3211264), (50176, 37632)], [(4704, 6272), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([3198720, 3211264], [50176, 37632]), ([4704, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />15728640</mac_count></basic_info><energy><total_energy />113110948.6<mem_energy_breakdown><W />[23.0, 811.8, 1363.8]<I />[274.3, 310.8, 522.1]<O />[2276.1, 1243.0, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />786432.0<total />113103601.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7007<utilization_without_data_loading />0.7609<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9152<mac_utilize_temporal_without_data_loading />0.9938</mac_array_utilization><latency><latency_cycle_with_data_loading />71610<latency_cycle_without_data_loading />65944<ideal_computing_cycle />65536<data_loading><load_cycle_total />5666<load_cycle_individual />{'W': [2, 4096, 0], 'I': [393, 1568, 0]}<load_cycle_combined />{'W': 4096, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />408<mem_stall_cycle_individual />{'W': [[-65535], [-57330, -61425], [-65536, -65536]], 'I': [[-65535], [-744, 408], [-65536, -65536]], 'O': [[-65536], [-65536, -59392], [-63968, -65144]]}<mem_stall_cycle_shared />{'W': [[-65535], [-57330, 408], [0, 0]], 'I': [[-65535], [-744, 408], [0, 0]], 'O': [[-65536], [-65536, -59392], [-63968, -65144]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 2097152, 2097152], 'I': [512, 802816, 802816], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [512, 2097152, 2097152], 'I': [200704, 802816, 802816], 'O': [12544, 802816, 802816]}<loop_cycles_each_level />{'W': [16, 65536, 65536], 'I': [16384, 65536, 65536], 'O': [256, 65536, 65536]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [64, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.0], [12.2, 12.2], [12.2, 12.2]], 'O': [[8.0, 0.1], [49.0, 12.2], [12.2, 12.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 2.0], [784.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [3136.0, 49.0], [49.0, 12.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 2.0], [784.0, 12.2], [12.2, 0]], 'O': [[8.0, 0.1], [49.0, 12.2], [12.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [877.2, 93.2], [44.2, 12.2]], 'I': [[8.0, 2.0], [877.2, 93.2], [44.2, 12.2]], 'O': [[8.0, 0.1], [877.2, 93.2], [44.2, 12.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 65536], [16, 16, 4096], [65536, 65536, 1]], 'I': [[1, 1, 65536], [256, 16384, 4], [65536, 65536, 1]], 'O': [[1, 1, 65536], [256, 256, 256], [65536, 65536, 1]]}<trans_time_real />{'W': [[0, 1, 65536], [[2, 16, 4096], [1, 16, 4096]], [[4096, 65536, 1], [1024, 65536, 1]]], 'I': [[0, 1, 65536], [[8, 16384, 4], [392, 16384, 4]], [[1568, 65536, 1], [392, 65536, 1]]], 'O': [[0, 1, 65536], [[0, 256, 256], [24, 256, 256]], [[1568, 65536, 1], [392, 65536, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -15], [-61440, -64512]], 'I': [[-1], [-248, 136], [-63968, -65144]], 'O': [[-1], [-256, -232], [-63968, -65144]]}<single_stall_count />{'W': [65535, 4095, 0], 'I': [65535, 3, 0], 'O': [65536, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [8190, 0], 'I': [768, 0], 'O': [6144, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-65536, -65536], [-63968, -65536]], 1: [[-50434, -65536], [-59392, -63968]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.8<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>