[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SubmoduleWhenTester|PassthroughModule",
    "duplicate":"~SubmoduleWhenTester|SubmoduleWhenTester/children_0:PassthroughModule",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SubmoduleWhenTester|PassthroughMultiIOModule",
    "duplicate":"~SubmoduleWhenTester|SubmoduleWhenTester/children_1:PassthroughModule",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/SubmoduleWhenTester/202203291518465928453287022947506"
  }
]