[INF:CM0023] Creating log file ../../build/regression/InterfaceElab/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<148> s<147> l<2:1> el<1:2>
n<> u<1> t<Interface> p<29> s<3> l<2:1> el<2:10>
n<REG_BUS> u<2> t<StringConst> p<3> l<2:11> el<2:18>
n<> u<3> t<Interface_identifier> p<29> c<2> s<19> l<2:11> el<2:18>
n<> u<4> t<IntegerAtomType_Int> p<5> l<4:13> el<4:16>
n<> u<5> t<Data_type> p<6> c<4> l<4:13> el<4:16>
n<> u<6> t<Data_type_or_implicit> p<17> c<5> s<16> l<4:13> el<4:16>
n<ADDR_WIDTH> u<7> t<StringConst> p<15> s<14> l<4:17> el<4:27>
n<1> u<8> t<IntConst> p<9> l<4:31> el<4:32>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:31> el<4:32>
n<> u<10> t<Constant_primary> p<12> c<9> l<4:31> el<4:32>
n<> u<11> t<Unary_Minus> p<12> s<10> l<4:30> el<4:31>
n<> u<12> t<Constant_expression> p<13> c<11> l<4:30> el<4:32>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<4:30> el<4:32>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<4:30> el<4:32>
n<> u<15> t<Param_assignment> p<16> c<7> l<4:17> el<4:32>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<4:17> el<4:32>
n<> u<17> t<Parameter_declaration> p<18> c<6> l<4:3> el<4:32>
n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<4:3> el<4:32>
n<> u<19> t<Parameter_port_list> p<29> c<18> s<28> l<2:19> el<5:2>
n<> u<20> t<PortDir_Inp> p<25> s<24> l<6:3> el<6:8>
n<> u<21> t<IntVec_TypeLogic> p<22> l<6:9> el<6:14>
n<> u<22> t<Data_type> p<23> c<21> l<6:9> el<6:14>
n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<6:9> el<6:14>
n<> u<24> t<Net_port_type> p<25> c<23> l<6:9> el<6:14>
n<> u<25> t<Net_port_header> p<27> c<20> s<26> l<6:3> el<6:14>
n<clk_i> u<26> t<StringConst> p<27> l<6:15> el<6:20>
n<> u<27> t<Ansi_port_declaration> p<28> c<25> l<6:3> el<6:20>
n<> u<28> t<List_of_port_declarations> p<29> c<27> l<5:2> el<7:2>
n<> u<29> t<Interface_ansi_header> p<68> c<1> s<57> l<2:1> el<7:3>
n<> u<30> t<IntVec_TypeLogic> p<47> s<46> l<9:3> el<9:8>
n<ADDR_WIDTH> u<31> t<StringConst> p<32> l<9:10> el<9:20>
n<> u<32> t<Primary_literal> p<33> c<31> l<9:10> el<9:20>
n<> u<33> t<Constant_primary> p<34> c<32> l<9:10> el<9:20>
n<> u<34> t<Constant_expression> p<40> c<33> s<39> l<9:10> el<9:20>
n<1> u<35> t<IntConst> p<36> l<9:21> el<9:22>
n<> u<36> t<Primary_literal> p<37> c<35> l<9:21> el<9:22>
n<> u<37> t<Constant_primary> p<38> c<36> l<9:21> el<9:22>
n<> u<38> t<Constant_expression> p<40> c<37> l<9:21> el<9:22>
n<> u<39> t<BinOp_Minus> p<40> s<38> l<9:20> el<9:21>
n<> u<40> t<Constant_expression> p<45> c<34> s<44> l<9:10> el<9:22>
n<0> u<41> t<IntConst> p<42> l<9:23> el<9:24>
n<> u<42> t<Primary_literal> p<43> c<41> l<9:23> el<9:24>
n<> u<43> t<Constant_primary> p<44> c<42> l<9:23> el<9:24>
n<> u<44> t<Constant_expression> p<45> c<43> l<9:23> el<9:24>
n<> u<45> t<Constant_range> p<46> c<40> l<9:10> el<9:24>
n<> u<46> t<Packed_dimension> p<47> c<45> l<9:9> el<9:25>
n<> u<47> t<Data_type> p<51> c<30> s<50> l<9:3> el<9:25>
n<addr> u<48> t<StringConst> p<49> l<9:28> el<9:32>
n<> u<49> t<Variable_decl_assignment> p<50> c<48> l<9:28> el<9:32>
n<> u<50> t<List_of_variable_decl_assignments> p<51> c<49> l<9:28> el<9:32>
n<> u<51> t<Variable_declaration> p<52> c<47> l<9:3> el<9:33>
n<> u<52> t<Data_declaration> p<53> c<51> l<9:3> el<9:33>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<9:3> el<9:33>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<9:3> el<9:33>
n<> u<55> t<Module_common_item> p<56> c<54> l<9:3> el<9:33>
n<> u<56> t<Interface_or_generate_item> p<57> c<55> l<9:3> el<9:33>
n<> u<57> t<Non_port_interface_item> p<68> c<56> s<66> l<9:3> el<9:33>
n<out> u<58> t<StringConst> p<64> s<63> l<11:11> el<11:14>
n<> u<59> t<PortDir_Out> p<62> s<61> l<11:16> el<11:22>
n<addr> u<60> t<StringConst> p<61> l<11:23> el<11:27>
n<> u<61> t<Modport_simple_port> p<62> c<60> l<11:23> el<11:27>
n<> u<62> t<Modport_simple_ports_declaration> p<63> c<59> l<11:16> el<11:27>
n<> u<63> t<Modport_ports_declaration> p<64> c<62> l<11:16> el<11:27>
n<> u<64> t<Modport_item> p<65> c<58> l<11:11> el<11:28>
n<> u<65> t<Interface_or_generate_item> p<66> c<64> l<11:3> el<11:29>
n<> u<66> t<Non_port_interface_item> p<68> c<65> s<67> l<11:3> el<11:29>
n<> u<67> t<Endinterface> p<68> l<13:1> el<13:13>
n<> u<68> t<Interface_declaration> p<69> c<29> l<2:1> el<13:13>
n<> u<69> t<Description> p<147> c<68> s<81> l<2:1> el<13:13>
n<> u<70> t<Module_keyword> p<79> s<71> l<15:1> el<15:7>
n<apb_to_reg> u<71> t<StringConst> p<79> s<78> l<15:8> el<15:18>
n<REG_BUS> u<72> t<StringConst> p<74> s<73> l<16:3> el<16:10>
n<out> u<73> t<StringConst> p<74> l<16:11> el<16:14>
n<> u<74> t<Interface_identifier> p<75> c<72> l<16:3> el<16:14>
n<> u<75> t<Interface_port_header> p<77> c<74> s<76> l<16:3> el<16:14>
n<reg_o> u<76> t<StringConst> p<77> l<16:16> el<16:21>
n<> u<77> t<Ansi_port_declaration> p<78> c<75> l<16:3> el<16:21>
n<> u<78> t<List_of_port_declarations> p<79> c<77> l<15:19> el<17:2>
n<> u<79> t<Module_ansi_header> p<80> c<70> l<15:1> el<17:3>
n<> u<80> t<Module_declaration> p<81> c<79> l<15:1> el<19:10>
n<> u<81> t<Description> p<147> c<80> s<129> l<15:1> el<19:10>
n<> u<82> t<Module_keyword> p<86> s<83> l<21:1> el<21:7>
n<peripherals> u<83> t<StringConst> p<86> s<85> l<21:8> el<21:19>
n<> u<84> t<Port> p<85> l<21:21> el<21:21>
n<> u<85> t<List_of_ports> p<86> c<84> l<21:20> el<21:22>
n<> u<86> t<Module_nonansi_header> p<128> c<82> s<110> l<21:1> el<21:23>
n<REG_BUS> u<87> t<StringConst> p<107> s<97> l<23:4> el<23:11>
n<ADDR_WIDTH> u<88> t<StringConst> p<95> s<94> l<24:10> el<24:20>
n<32> u<89> t<IntConst> p<90> l<24:23> el<24:25>
n<> u<90> t<Primary_literal> p<91> c<89> l<24:23> el<24:25>
n<> u<91> t<Primary> p<92> c<90> l<24:23> el<24:25>
n<> u<92> t<Expression> p<93> c<91> l<24:23> el<24:25>
n<> u<93> t<Mintypmax_expression> p<94> c<92> l<24:23> el<24:25>
n<> u<94> t<Param_expression> p<95> c<93> l<24:23> el<24:25>
n<> u<95> t<Named_parameter_assignment> p<96> c<88> l<24:9> el<24:27>
n<> u<96> t<List_of_parameter_assignments> p<97> c<95> l<24:9> el<24:27>
n<> u<97> t<Parameter_value_assignment> p<107> c<96> s<106> l<23:12> el<25:6>
n<reg_bus> u<98> t<StringConst> p<99> l<25:7> el<25:14>
n<> u<99> t<Name_of_instance> p<106> c<98> s<105> l<25:7> el<25:14>
n<clk_i> u<100> t<StringConst> p<101> l<25:16> el<25:21>
n<> u<101> t<Primary_literal> p<102> c<100> l<25:16> el<25:21>
n<> u<102> t<Primary> p<103> c<101> l<25:16> el<25:21>
n<> u<103> t<Expression> p<104> c<102> l<25:16> el<25:21>
n<> u<104> t<Ordered_port_connection> p<105> c<103> l<25:16> el<25:21>
n<> u<105> t<List_of_port_connections> p<106> c<104> l<25:16> el<25:21>
n<> u<106> t<Hierarchical_instance> p<107> c<99> l<25:7> el<25:22>
n<> u<107> t<Module_instantiation> p<108> c<87> l<23:4> el<25:23>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<23:4> el<25:23>
n<> u<109> t<Non_port_module_item> p<110> c<108> l<23:4> el<25:23>
n<> u<110> t<Module_item> p<128> c<109> s<127> l<23:4> el<25:23>
n<apb_to_reg> u<111> t<StringConst> p<124> s<123> l<27:1> el<27:11>
n<i_apb_to_reg> u<112> t<StringConst> p<113> l<27:12> el<27:24>
n<> u<113> t<Name_of_instance> p<123> c<112> s<122> l<27:12> el<27:24>
n<reg_o> u<114> t<StringConst> p<121> s<119> l<27:27> el<27:32>
n<reg_bus> u<115> t<StringConst> p<116> l<27:34> el<27:41>
n<> u<116> t<Primary_literal> p<117> c<115> l<27:34> el<27:41>
n<> u<117> t<Primary> p<118> c<116> l<27:34> el<27:41>
n<> u<118> t<Expression> p<121> c<117> s<120> l<27:34> el<27:41>
n<> u<119> t<OpenParens> p<121> s<118> l<27:32> el<27:33>
n<> u<120> t<CloseParens> p<121> l<27:41> el<27:42>
n<> u<121> t<Named_port_connection> p<122> c<114> l<27:26> el<27:42>
n<> u<122> t<List_of_port_connections> p<123> c<121> l<27:26> el<27:42>
n<> u<123> t<Hierarchical_instance> p<124> c<113> l<27:12> el<27:43>
n<> u<124> t<Module_instantiation> p<125> c<111> l<27:1> el<27:44>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<27:1> el<27:44>
n<> u<126> t<Non_port_module_item> p<127> c<125> l<27:1> el<27:44>
n<> u<127> t<Module_item> p<128> c<126> l<27:1> el<27:44>
n<> u<128> t<Module_declaration> p<129> c<86> l<21:1> el<29:10>
n<> u<129> t<Description> p<147> c<128> s<146> l<21:1> el<29:10>
n<> u<130> t<Module_keyword> p<134> s<131> l<32:1> el<32:7>
n<testharness> u<131> t<StringConst> p<134> s<133> l<32:8> el<32:19>
n<> u<132> t<Port> p<133> l<32:20> el<32:20>
n<> u<133> t<List_of_ports> p<134> c<132> l<32:19> el<32:21>
n<> u<134> t<Module_nonansi_header> p<145> c<130> s<144> l<32:1> el<32:22>
n<peripherals> u<135> t<StringConst> p<141> s<140> l<34:3> el<34:14>
n<i_peripherals> u<136> t<StringConst> p<137> l<34:16> el<34:29>
n<> u<137> t<Name_of_instance> p<140> c<136> s<139> l<34:16> el<34:29>
n<> u<138> t<Ordered_port_connection> p<139> l<34:31> el<34:31>
n<> u<139> t<List_of_port_connections> p<140> c<138> l<34:31> el<34:31>
n<> u<140> t<Hierarchical_instance> p<141> c<137> l<34:16> el<34:32>
n<> u<141> t<Module_instantiation> p<142> c<135> l<34:3> el<34:33>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<34:3> el<34:33>
n<> u<143> t<Non_port_module_item> p<144> c<142> l<34:3> el<34:33>
n<> u<144> t<Module_item> p<145> c<143> l<34:3> el<34:33>
n<> u<145> t<Module_declaration> p<146> c<134> l<32:1> el<36:10>
n<> u<146> t<Description> p<147> c<145> l<32:1> el<36:10>
n<> u<147> t<Source_text> p<148> c<69> l<2:1> el<36:10>
n<> u<148> t<Top_level_rule> l<2:1> el<37:1>
[WRN:PA0205] dut.sv:2: No timescale set for "REG_BUS".

[WRN:PA0205] dut.sv:15: No timescale set for "apb_to_reg".

[WRN:PA0205] dut.sv:21: No timescale set for "peripherals".

[WRN:PA0205] dut.sv:32: No timescale set for "testharness".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:2: Compile interface "work@REG_BUS".

[INF:CP0303] dut.sv:15: Compile module "work@apb_to_reg".

[INF:CP0303] dut.sv:21: Compile module "work@peripherals".

[INF:CP0303] dut.sv:32: Compile module "work@testharness".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:32: Top level module "work@testharness".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/InterfaceElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InterfaceElab/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InterfaceElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@testharness)
|vpiElaborated:1
|vpiName:work@testharness
|uhdmallInterfaces:
\_interface: work@REG_BUS (work@REG_BUS) dut.sv:2:1: , endln:13:13, parent:work@testharness
  |vpiFullName:work@REG_BUS
  |vpiParameter:
  \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27, parent:work@REG_BUS
    |vpiTypespec:
    \_int_typespec: , line:4:13, endln:4:16, parent:work@REG_BUS.ADDR_WIDTH
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@REG_BUS.ADDR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:32, parent:work@REG_BUS
    |vpiRhs:
    \_operation: , line:4:30, endln:4:32
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:4:31, endln:4:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:27, parent:work@REG_BUS
  |vpiDefName:work@REG_BUS
  |vpiNet:
  \_logic_net: (work@REG_BUS.clk_i), line:6:15, endln:6:20, parent:work@REG_BUS
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@REG_BUS.addr), line:9:28, endln:9:32, parent:work@REG_BUS
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiNetType:36
  |vpiModport:
  \_modport: (out), line:11:11, endln:11:14, parent:work@REG_BUS
    |vpiName:out
    |vpiIODecl:
    \_io_decl: (addr), line:11:23, endln:11:27
      |vpiDirection:2
      |vpiName:addr
  |vpiPort:
  \_port: (clk_i), line:6:15, endln:6:20, parent:work@REG_BUS
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@REG_BUS.clk_i), line:6:15, endln:6:20, parent:work@REG_BUS
|uhdmallModules:
\_module: work@apb_to_reg (work@apb_to_reg) dut.sv:15:1: , endln:19:10, parent:work@testharness
  |vpiFullName:work@apb_to_reg
  |vpiDefName:work@apb_to_reg
  |vpiNet:
  \_logic_net: (work@apb_to_reg.reg_o), line:16:16, endln:16:21, parent:work@apb_to_reg
    |vpiName:reg_o
    |vpiFullName:work@apb_to_reg.reg_o
  |vpiPort:
  \_port: (reg_o), line:16:16, endln:16:21, parent:work@apb_to_reg
    |vpiName:reg_o
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (out), line:11:11, endln:11:14, parent:work@REG_BUS
|uhdmallModules:
\_module: work@peripherals (work@peripherals) dut.sv:21:1: , endln:29:10, parent:work@testharness
  |vpiFullName:work@peripherals
  |vpiDefName:work@peripherals
|uhdmallModules:
\_module: work@testharness (work@testharness) dut.sv:32:1: , endln:36:10, parent:work@testharness
  |vpiFullName:work@testharness
  |vpiDefName:work@testharness
|uhdmtopModules:
\_module: work@testharness (work@testharness) dut.sv:32:1: , endln:36:10
  |vpiName:work@testharness
  |vpiDefName:work@testharness
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@peripherals (work@testharness.i_peripherals) dut.sv:34:3: , endln:34:33, parent:work@testharness
    |vpiName:i_peripherals
    |vpiFullName:work@testharness.i_peripherals
    |vpiDefName:work@peripherals
    |vpiDefFile:dut.sv
    |vpiDefLineNo:21
    |vpiNet:
    \_logic_net: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21, parent:work@testharness.i_peripherals
      |vpiName:clk_i
      |vpiFullName:work@testharness.i_peripherals.clk_i
      |vpiNetType:1
    |vpiInstance:
    \_module: work@testharness (work@testharness) dut.sv:32:1: , endln:36:10
    |vpiInterface:
    \_interface: work@REG_BUS (work@testharness.i_peripherals.reg_bus) dut.sv:23:4: , endln:25:23, parent:work@testharness.i_peripherals
      |vpiName:reg_bus
      |vpiFullName:work@testharness.i_peripherals.reg_bus
      |vpiVariables:
      \_logic_var: (work@testharness.i_peripherals.reg_bus.addr), line:9:28, endln:9:32, parent:work@testharness.i_peripherals.reg_bus
        |vpiTypespec:
        \_logic_typespec: , line:9:3, endln:9:8
          |vpiRange:
          \_range: , line:9:10, endln:9:24
            |vpiLeftRange:
            \_constant: , line:9:10, endln:9:20
              |vpiDecompile:31
              |vpiSize:64
              |INT:31
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:9:23, endln:9:24
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:addr
        |vpiFullName:work@testharness.i_peripherals.reg_bus.addr
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:9:10, endln:9:24
          |vpiLeftRange:
          \_constant: , line:9:10, endln:9:20
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:9:23, endln:9:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiParameter:
      \_parameter: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH), line:4:17, endln:4:27, parent:work@testharness.i_peripherals.reg_bus
        |vpiTypespec:
        \_int_typespec: , line:4:13, endln:4:16, parent:work@testharness.i_peripherals.reg_bus.ADDR_WIDTH
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:ADDR_WIDTH
        |vpiFullName:work@testharness.i_peripherals.reg_bus.ADDR_WIDTH
      |vpiParamAssign:
      \_param_assign: , line:4:17, endln:4:32, parent:work@testharness.i_peripherals.reg_bus
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:4:30, endln:4:32
          |vpiDecompile:32
          |vpiSize:32
          |UINT:32
          |vpiTypespec:
          \_int_typespec: , line:4:13, endln:4:16, parent:work@REG_BUS.ADDR_WIDTH
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testharness.i_peripherals.reg_bus.ADDR_WIDTH), line:4:17, endln:4:27, parent:work@testharness.i_peripherals.reg_bus
      |vpiDefName:work@REG_BUS
      |vpiDefFile:dut.sv
      |vpiDefLineNo:2
      |vpiNet:
      \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20, parent:work@testharness.i_peripherals.reg_bus
        |vpiTypespec:
        \_logic_typespec: , line:6:9, endln:6:14
        |vpiName:clk_i
        |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
        |vpiNetType:36
      |vpiInstance:
      \_module: work@peripherals (work@testharness.i_peripherals) dut.sv:34:3: , endln:34:33, parent:work@testharness
      |vpiModport:
      \_modport: (out), line:11:11, endln:11:14, parent:work@testharness.i_peripherals.reg_bus
        |vpiName:out
        |vpiIODecl:
        \_io_decl: (addr), line:11:23, endln:11:27, parent:out
          |vpiDirection:2
          |vpiName:addr
        |vpiInterface:
        \_interface: work@REG_BUS (work@testharness.i_peripherals.reg_bus) dut.sv:23:4: , endln:25:23, parent:work@testharness.i_peripherals
      |vpiPort:
      \_port: (clk_i), line:6:15, endln:6:20, parent:work@testharness.i_peripherals.reg_bus
        |vpiName:clk_i
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21
          |vpiName:clk_i
          |vpiFullName:work@testharness.i_peripherals.clk_i
          |vpiActual:
          \_logic_net: (work@testharness.i_peripherals.clk_i), line:25:16, endln:25:21, parent:work@testharness.i_peripherals
        |vpiLowConn:
        \_ref_obj: (work@testharness.i_peripherals.reg_bus.clk_i), line:25:16, endln:25:21
          |vpiName:clk_i
          |vpiFullName:work@testharness.i_peripherals.reg_bus.clk_i
          |vpiActual:
          \_logic_net: (work@testharness.i_peripherals.reg_bus.clk_i), line:6:15, endln:6:20, parent:work@testharness.i_peripherals.reg_bus
        |vpiTypedef:
        \_logic_typespec: , line:6:9, endln:6:14
    |vpiModule:
    \_module: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg) dut.sv:27:1: , endln:27:44, parent:work@testharness.i_peripherals
      |vpiName:i_apb_to_reg
      |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg
      |vpiDefName:work@apb_to_reg
      |vpiDefFile:dut.sv
      |vpiDefLineNo:15
      |vpiInstance:
      \_module: work@peripherals (work@testharness.i_peripherals) dut.sv:34:3: , endln:34:33, parent:work@testharness
      |vpiPort:
      \_port: (reg_o), line:16:16, endln:16:21, parent:work@testharness.i_peripherals.i_apb_to_reg
        |vpiName:reg_o
        |vpiDirection:3
        |vpiHighConn:
        \_ref_obj: (work@testharness.i_peripherals.reg_bus), line:27:34, endln:27:41, parent:reg_o
          |vpiName:reg_bus
          |vpiFullName:work@testharness.i_peripherals.reg_bus
          |vpiActual:
          \_interface: work@REG_BUS (work@testharness.i_peripherals.reg_bus) dut.sv:23:4: , endln:25:23, parent:work@testharness.i_peripherals
        |vpiLowConn:
        \_ref_obj: (work@testharness.i_peripherals.i_apb_to_reg.reg_o), line:27:27, endln:27:32, parent:reg_o
          |vpiFullName:work@testharness.i_peripherals.i_apb_to_reg.reg_o
          |vpiActual:
          \_modport: (out), line:11:11, endln:11:14, parent:reg_o
            |vpiName:out
            |vpiIODecl:
            \_io_decl: (addr), line:11:23, endln:11:27
              |vpiDirection:2
              |vpiName:addr
              |vpiExpr:
              \_logic_var: (addr), line:9:28, endln:9:32
                |vpiTypespec:
                \_logic_typespec: , line:9:3, endln:9:8
                  |vpiRange:
                  \_range: , line:9:10, endln:9:24
                    |vpiLeftRange:
                    \_constant: , line:9:10, endln:9:20
                      |vpiDecompile:31
                      |vpiSize:64
                      |INT:31
                      |vpiConstType:7
                    |vpiRightRange:
                    \_constant: , line:9:23, endln:9:24
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiName:addr
                |vpiVisibility:1
                |vpiRange:
                \_range: , line:9:10, endln:9:24
                  |vpiLeftRange:
                  \_constant: , line:9:10, endln:9:20
                    |vpiDecompile:31
                    |vpiSize:64
                    |INT:31
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:9:23, endln:9:24
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiInterface:
            \_interface: work@REG_BUS (reg_o) dut.sv:27: 
        |vpiInstance:
        \_module: work@apb_to_reg (work@testharness.i_peripherals.i_apb_to_reg) dut.sv:27:1: , endln:27:44, parent:work@testharness.i_peripherals
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfaceElab/dut.sv | ${SURELOG_DIR}/build/regression/InterfaceElab/roundtrip/dut_000.sv | 11 | 36 | 

