/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Thu Mar  7 10:13:19 2024 GMT
#Timing report of worst 63 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : I13.Q.D[0] (dffre at (49,42) clocked by clk4)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                            0.066     0.874
$abc$1488$li0_li0.in[0] (.names at (49,42))                        0.000     0.874
| (primitive '.names' combinational delay)                         0.154     1.029
$abc$1488$li0_li0.out[0] (.names at (49,42))                       0.000     1.029
| (intra 'clb' routing)                                            0.000     1.029
I13.Q.D[0] (dffre at (49,42))                                      0.000     1.029
data arrival time                                                            1.029

clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.029
----------------------------------------------------------------------------------
slack (MET)                                                                  0.278


#Path 2
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : I12.Q.D[0] (dffre at (50,42) clocked by clk3)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                            0.066     0.874
$abc$1502$li0_li0.in[0] (.names at (50,42))                        0.000     0.874
| (primitive '.names' combinational delay)                         0.154     1.029
$abc$1502$li0_li0.out[0] (.names at (50,42))                       0.000     1.029
| (intra 'clb' routing)                                            0.000     1.029
I12.Q.D[0] (dffre at (50,42))                                      0.000     1.029
data arrival time                                                            1.029

clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.029
----------------------------------------------------------------------------------
slack (MET)                                                                  0.278


#Path 3
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : I1.Q.D[0] (dffre at (50,43) clocked by clk2)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                            0.066     0.874
$abc$1513$li0_li0.in[1] (.names at (50,43))                        0.000     0.874
| (primitive '.names' combinational delay)                         0.154     1.029
$abc$1513$li0_li0.out[0] (.names at (50,43))                       0.000     1.029
| (intra 'clb' routing)                                            0.000     1.029
I1.Q.D[0] (dffre at (50,43))                                       0.000     1.029
data arrival time                                                            1.029

clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.029
----------------------------------------------------------------------------------
slack (MET)                                                                  0.278


#Path 4
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : I0.Q.D[0] (dffre at (48,42) clocked by clk1)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                            0.066     0.874
$abc$1508$li0_li0.in[0] (.names at (48,42))                        0.000     0.874
| (primitive '.names' combinational delay)                         0.154     1.029
$abc$1508$li0_li0.out[0] (.names at (48,42))                       0.000     1.029
| (intra 'clb' routing)                                            0.000     1.029
I0.Q.D[0] (dffre at (48,42))                                       0.000     1.029
data arrival time                                                            1.029

clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.029
----------------------------------------------------------------------------------
slack (MET)                                                                  0.278


#Path 5
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I0.Q.R[0] (dffre at (48,42) clocked by clk1)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (IPIN:802389 side: (RIGHT,) (48,42,0)0))                       0.101     0.999
| (intra 'clb' routing)                                          0.066     1.065
I0.Q.R[0] (dffre at (48,42))                                     0.000     1.065
data arrival time                                                          1.065

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.065
--------------------------------------------------------------------------------
slack (MET)                                                                0.314


#Path 6
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I14.Q.R[0] (dffre at (48,43) clocked by clk5)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324625 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (IPIN:816000 side: (RIGHT,) (48,43,0)0))                       0.101     0.999
| (intra 'clb' routing)                                          0.066     1.065
I14.Q.R[0] (dffre at (48,43))                                    0.000     1.065
data arrival time                                                          1.065

clock clk5 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk5.inpad[0] (.input at (48,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.065
--------------------------------------------------------------------------------
slack (MET)                                                                0.314


#Path 7
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I14.Q.D[0] (dffre at (48,43) clocked by clk5)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (IPIN:815977 side: (RIGHT,) (48,43,0)0))                         0.101     0.999
| (intra 'clb' routing)                                            0.066     1.065
$abc$1469$li0_li0.in[1] (.names at (48,43))                        0.000     1.065
| (primitive '.names' combinational delay)                         0.101     1.166
$abc$1469$li0_li0.out[0] (.names at (48,43))                       0.000     1.166
| (intra 'clb' routing)                                            0.000     1.166
I14.Q.D[0] (dffre at (48,43))                                      0.000     1.166
data arrival time                                                            1.166

clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.166
----------------------------------------------------------------------------------
slack (MET)                                                                  0.415


#Path 8
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I1.Q.R[0] (dffre at (50,43) clocked by clk2)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.017
| (IPIN:816274 side: (TOP,) (50,43,0)0))                         0.101     1.118
| (intra 'clb' routing)                                          0.066     1.184
I1.Q.R[0] (dffre at (50,43))                                     0.000     1.184
data arrival time                                                          1.184

clock clk2 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk2.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.184
--------------------------------------------------------------------------------
slack (MET)                                                                0.433


#Path 9
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I75.Q.R[0] (dffre at (49,43) clocked by clk6)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.017
| (IPIN:816122 side: (TOP,) (49,43,0)0))                         0.101     1.118
| (intra 'clb' routing)                                          0.066     1.184
I75.Q.R[0] (dffre at (49,43))                                    0.000     1.184
data arrival time                                                          1.184

clock clk6 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk6.inpad[0] (.input at (48,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.184
--------------------------------------------------------------------------------
slack (MET)                                                                0.433


#Path 10
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I0.Q.D[0] (dffre at (48,42) clocked by clk1)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (CHANX:1173069 L1 length:1 (48,42,0)-> (48,42,0))                0.061     0.959
| (IPIN:802353 side: (TOP,) (48,42,0)0))                           0.101     1.060
| (intra 'clb' routing)                                            0.066     1.126
$abc$1508$li0_li0.in[1] (.names at (48,42))                        0.000     1.126
| (primitive '.names' combinational delay)                         0.099     1.225
$abc$1508$li0_li0.out[0] (.names at (48,42))                       0.000     1.225
| (intra 'clb' routing)                                            0.000     1.225
I0.Q.D[0] (dffre at (48,42))                                       0.000     1.225
data arrival time                                                            1.225

clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.225
----------------------------------------------------------------------------------
slack (MET)                                                                  0.474


#Path 11
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I13.Q.D[0] (dffre at (49,42) clocked by clk4)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (CHANX:1173132 L1 length:1 (49,42,0)-> (49,42,0))                0.061     0.959
| (IPIN:802504 side: (TOP,) (49,42,0)0))                           0.101     1.060
| (intra 'clb' routing)                                            0.066     1.126
$abc$1488$li0_li0.in[1] (.names at (49,42))                        0.000     1.126
| (primitive '.names' combinational delay)                         0.099     1.225
$abc$1488$li0_li0.out[0] (.names at (49,42))                       0.000     1.225
| (intra 'clb' routing)                                            0.000     1.225
I13.Q.D[0] (dffre at (49,42))                                      0.000     1.225
data arrival time                                                            1.225

clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.225
----------------------------------------------------------------------------------
slack (MET)                                                                  0.474


#Path 12
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : I14.Q.D[0] (dffre at (48,43) clocked by clk5)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                            0.287     1.095
$abc$1469$li0_li0.in[0] (.names at (48,43))                        0.000     1.095
| (primitive '.names' combinational delay)                         0.144     1.239
$abc$1469$li0_li0.out[0] (.names at (48,43))                       0.000     1.239
| (intra 'clb' routing)                                            0.000     1.239
I14.Q.D[0] (dffre at (48,43))                                      0.000     1.239
data arrival time                                                            1.239

clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.239
----------------------------------------------------------------------------------
slack (MET)                                                                  0.488


#Path 13
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I13.Q.R[0] (dffre at (49,42) clocked by clk4)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324625 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (CHANX:1169092 L1 length:1 (49,41,0)-> (49,41,0))              0.061     0.959
| (CHANY:1327596 L4 length:3 (49,42,0)-> (49,44,0))              0.119     1.078
| (IPIN:802538 side: (RIGHT,) (49,42,0)0))                       0.101     1.179
| (intra 'clb' routing)                                          0.066     1.245
I13.Q.R[0] (dffre at (49,42))                                    0.000     1.245
data arrival time                                                          1.245

clock clk4 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk4.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.245
--------------------------------------------------------------------------------
slack (MET)                                                                0.494


#Path 14
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : I75.Q.D[0] (dffre at (49,43) clocked by clk6)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                      0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                            0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                         0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                           0.101     1.031
| (intra 'clb' routing)                                            0.066     1.097
$abc$1442$li0_li0.in[0] (.names at (49,43))                        0.000     1.097
| (primitive '.names' combinational delay)                         0.154     1.251
$abc$1442$li0_li0.out[0] (.names at (49,43))                       0.000     1.251
| (intra 'clb' routing)                                            0.000     1.251
I75.Q.D[0] (dffre at (49,43))                                      0.000     1.251
data arrival time                                                            1.251

clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.251
----------------------------------------------------------------------------------
slack (MET)                                                                  0.501


#Path 15
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I1.Q.D[0] (dffre at (50,43) clocked by clk2)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (CHANX:1177254 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.017
| (IPIN:816262 side: (TOP,) (50,43,0)0))                           0.101     1.118
| (intra 'clb' routing)                                            0.066     1.184
$abc$1513$li0_li0.in[0] (.names at (50,43))                        0.000     1.184
| (primitive '.names' combinational delay)                         0.099     1.283
$abc$1513$li0_li0.out[0] (.names at (50,43))                       0.000     1.283
| (intra 'clb' routing)                                            0.000     1.283
I1.Q.D[0] (dffre at (50,43))                                       0.000     1.283
data arrival time                                                            1.283

clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.283
----------------------------------------------------------------------------------
slack (MET)                                                                  0.532


#Path 16
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I12.Q.R[0] (dffre at (50,42) clocked by clk3)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.779
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     0.898
| (CHANX:1173178 L4 length:4 (49,42,0)-> (52,42,0))              0.119     1.017
| (CHANY:1330337 L4 length:4 (50,42,0)-> (50,39,0))              0.119     1.136
| (IPIN:802689 side: (RIGHT,) (50,42,0)0))                       0.101     1.237
| (intra 'clb' routing)                                          0.066     1.303
I12.Q.R[0] (dffre at (50,42))                                    0.000     1.303
data arrival time                                                          1.303

clock clk3 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk3.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.303
--------------------------------------------------------------------------------
slack (MET)                                                                0.552


#Path 17
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I75.Q.D[0] (dffre at (49,43) clocked by clk6)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (CHANX:1173128 L1 length:1 (49,42,0)-> (49,42,0))                0.061     0.959
| (CHANY:1327624 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.020
| (IPIN:816126 side: (RIGHT,) (49,43,0)0))                         0.101     1.121
| (intra 'clb' routing)                                            0.066     1.187
$abc$1442$li0_li0.in[1] (.names at (49,43))                        0.000     1.187
| (primitive '.names' combinational delay)                         0.144     1.331
$abc$1442$li0_li0.out[0] (.names at (49,43))                       0.000     1.331
| (intra 'clb' routing)                                            0.000     1.331
I75.Q.D[0] (dffre at (49,43))                                      0.000     1.331
data arrival time                                                            1.331

clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.331
----------------------------------------------------------------------------------
slack (MET)                                                                  0.580


#Path 18
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I12.Q.D[0] (dffre at (50,42) clocked by clk3)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     0.898
| (CHANX:1169118 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.017
| (CHANY:1330476 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.078
| (CHANX:1173199 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.139
| (IPIN:802656 side: (TOP,) (50,42,0)0))                           0.101     1.240
| (intra 'clb' routing)                                            0.066     1.306
$abc$1502$li0_li0.in[1] (.names at (50,42))                        0.000     1.306
| (primitive '.names' combinational delay)                         0.099     1.405
$abc$1502$li0_li0.out[0] (.names at (50,42))                       0.000     1.405
| (intra 'clb' routing)                                            0.000     1.405
I12.Q.D[0] (dffre at (50,42))                                      0.000     1.405
data arrival time                                                            1.405

clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'clb' routing)                                            0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                    -0.028     0.751
data required time                                                           0.751
----------------------------------------------------------------------------------
data required time                                                          -0.751
data arrival time                                                            1.405
----------------------------------------------------------------------------------
slack (MET)                                                                  0.654


#Path 19
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[11].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.065     1.133
mux_out[11].out[0] (.names at (49,43))                               0.000     1.133
| (intra 'clb' routing)                                              0.000     1.133
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.133
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.252
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.313
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.414
| (intra 'io' routing)                                               0.516     1.929
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     1.929
data arrival time                                                              1.929

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              1.929
------------------------------------------------------------------------------------
slack (MET)                                                                    1.929


#Path 20
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.031
| (intra 'clb' routing)                                              0.066     1.097
mux_out[11].in[0] (.names at (49,43))                                0.000     1.097
| (primitive '.names' combinational delay)                           0.101     1.198
mux_out[11].out[0] (.names at (49,43))                               0.000     1.198
| (intra 'clb' routing)                                              0.000     1.198
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.198
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.317
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.378
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.479
| (intra 'io' routing)                                               0.516     1.994
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     1.994
data arrival time                                                              1.994

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              1.994
------------------------------------------------------------------------------------
slack (MET)                                                                    1.994


#Path 21
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     0.808
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     0.927
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.028
| (intra 'clb' routing)                                             0.066     1.094
mux_out[6].in[0] (.names at (48,43))                                0.000     1.094
| (primitive '.names' combinational delay)                          0.065     1.159
mux_out[6].out[0] (.names at (48,43))                               0.000     1.159
| (intra 'clb' routing)                                             0.000     1.159
| (OPIN:815924 side: (TOP,) (48,43,0)0))                            0.000     1.159
| (CHANX:1177136 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.220
| (CHANY:1324719 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.281
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.342
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.461
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                          0.101     1.561
| (intra 'io' routing)                                              0.516     2.077
out:mux_out[6].outpad[0] (.output at (49,44))                       0.000     2.077
data arrival time                                                             2.077

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.077
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.077


#Path 22
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[2].in[1] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.101     1.227
mux_out[2].out[0] (.names at (48,43))                               0.000     1.227
| (intra 'clb' routing)                                             0.000     1.227
| (OPIN:815932 side: (RIGHT,) (48,43,0)0))                          0.000     1.227
| (CHANY:1324713 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.288
| (CHANX:1173130 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.349
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.468
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                          0.101     1.569
| (intra 'io' routing)                                              0.516     2.084
out:mux_out[2].outpad[0] (.output at (49,44))                       0.000     2.084
data arrival time                                                             2.084

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.084
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.084


#Path 23
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[10].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.065     1.133
mux_out[10].out[0] (.names at (49,43))                               0.000     1.133
| (intra 'clb' routing)                                              0.000     1.133
| (OPIN:816080 side: (TOP,) (49,43,0)0))                             0.000     1.133
| (CHANX:1177211 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.194
| (CHANY:1324563 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.313
| (CHANX:1173158 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.374
| (CHANY:1327658 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.493
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                           0.101     1.593
| (intra 'io' routing)                                               0.516     2.109
out:mux_out[10].outpad[0] (.output at (49,44))                       0.000     2.109
data arrival time                                                              2.109

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.109
------------------------------------------------------------------------------------
slack (MET)                                                                    2.109


#Path 24
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[19].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.065     1.133
mux_out[19].out[0] (.names at (49,43))                               0.000     1.133
| (intra 'clb' routing)                                              0.000     1.133
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.133
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.194
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.313
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.374
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.493
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.593
| (intra 'io' routing)                                               0.516     2.109
out:mux_out[19].outpad[0] (.output at (51,44))                       0.000     2.109
data arrival time                                                              2.109

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.109
------------------------------------------------------------------------------------
slack (MET)                                                                    2.109


#Path 25
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     0.898
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     0.959
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[6].in[2] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.099     1.225
mux_out[6].out[0] (.names at (48,43))                               0.000     1.225
| (intra 'clb' routing)                                             0.000     1.225
| (OPIN:815924 side: (TOP,) (48,43,0)0))                            0.000     1.225
| (CHANX:1177136 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.286
| (CHANY:1324719 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.347
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.408
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.527
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                          0.101     1.628
| (intra 'io' routing)                                              0.516     2.143
out:mux_out[6].outpad[0] (.output at (49,44))                       0.000     2.143
data arrival time                                                             2.143

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.143
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.143


#Path 26
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk3 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk3.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802613 side: (TOP,) (50,42,0)0))                             0.000     0.808
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                  0.119     0.927
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.988
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816116 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[11].in[2] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.144     1.360
mux_out[11].out[0] (.names at (49,43))                               0.000     1.360
| (intra 'clb' routing)                                              0.000     1.360
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.360
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.478
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.539
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.640
| (intra 'io' routing)                                               0.516     2.156
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     2.156
data arrival time                                                              2.156

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.156
------------------------------------------------------------------------------------
slack (MET)                                                                    2.156


#Path 27
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     0.808
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     0.927
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.028
| (intra 'clb' routing)                                              0.066     1.094
mux_out[19].in[0] (.names at (49,43))                                0.000     1.094
| (primitive '.names' combinational delay)                           0.099     1.193
mux_out[19].out[0] (.names at (49,43))                               0.000     1.193
| (intra 'clb' routing)                                              0.000     1.193
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.193
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.254
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.373
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.434
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.553
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.653
| (intra 'io' routing)                                               0.516     2.169
out:mux_out[19].outpad[0] (.output at (51,44))                       0.000     2.169
data arrival time                                                              2.169

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.169
------------------------------------------------------------------------------------
slack (MET)                                                                    2.169


#Path 28
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                            0.101     1.002
| (intra 'clb' routing)                                             0.066     1.068
mux_out[7].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                          0.065     1.133
mux_out[7].out[0] (.names at (49,43))                               0.000     1.133
| (intra 'clb' routing)                                             0.000     1.133
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.133
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.194
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.313
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.374
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.493
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.554
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     1.654
| (intra 'io' routing)                                              0.516     2.170
out:mux_out[7].outpad[0] (.output at (49,44))                       0.000     2.170
data arrival time                                                             2.170

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.170
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.170


#Path 29
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.031
| (intra 'clb' routing)                                              0.066     1.097
mux_out[19].in[2] (.names at (49,43))                                0.000     1.097
| (primitive '.names' combinational delay)                           0.101     1.198
mux_out[19].out[0] (.names at (49,43))                               0.000     1.198
| (intra 'clb' routing)                                              0.000     1.198
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.198
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.259
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.378
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.439
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.558
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.659
| (intra 'io' routing)                                               0.516     2.174
out:mux_out[19].outpad[0] (.output at (51,44))                       0.000     2.174
data arrival time                                                              2.174

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.174
------------------------------------------------------------------------------------
slack (MET)                                                                    2.174


#Path 30
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk6 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk6.inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                          0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                            0.101     1.031
| (intra 'clb' routing)                                             0.066     1.097
mux_out[3].in[2] (.names at (49,43))                                0.000     1.097
| (primitive '.names' combinational delay)                          0.065     1.162
mux_out[3].out[0] (.names at (49,43))                               0.000     1.162
| (intra 'clb' routing)                                             0.000     1.162
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.162
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.223
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.284
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.403
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.464
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.583
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     1.683
| (intra 'io' routing)                                              0.516     2.199
out:mux_out[3].outpad[0] (.output at (49,44))                      -0.000     2.199
data arrival time                                                             2.199

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.199
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.199


#Path 31
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     0.808
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     0.869
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     0.988
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.049
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.150
| (intra 'clb' routing)                                             0.066     1.216
mux_out[2].in[0] (.names at (48,43))                                0.000     1.216
| (primitive '.names' combinational delay)                          0.154     1.370
mux_out[2].out[0] (.names at (48,43))                               0.000     1.370
| (intra 'clb' routing)                                             0.000     1.370
| (OPIN:815932 side: (RIGHT,) (48,43,0)0))                          0.000     1.370
| (CHANY:1324713 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.431
| (CHANX:1173130 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.492
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.611
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                          0.101     1.712
| (intra 'io' routing)                                              0.516     2.228
out:mux_out[2].outpad[0] (.output at (49,44))                       0.000     2.228
data arrival time                                                             2.228

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.228
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.228


#Path 32
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     0.808
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     0.927
| (IPIN:816111 side: (TOP,) (49,43,0)0))                            0.101     1.028
| (intra 'clb' routing)                                             0.066     1.094
mux_out[7].in[2] (.names at (49,43))                                0.000     1.094
| (primitive '.names' combinational delay)                          0.099     1.193
mux_out[7].out[0] (.names at (49,43))                               0.000     1.193
| (intra 'clb' routing)                                             0.000     1.193
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.193
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.254
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.373
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.434
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.553
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.614
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     1.714
| (intra 'io' routing)                                              0.516     2.230
out:mux_out[7].outpad[0] (.output at (49,44))                       0.000     2.230
data arrival time                                                             2.230

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.230
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.230


#Path 33
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.031
| (intra 'clb' routing)                                              0.066     1.097
mux_out[15].in[2] (.names at (49,43))                                0.000     1.097
| (primitive '.names' combinational delay)                           0.065     1.162
mux_out[15].out[0] (.names at (49,43))                               0.000     1.162
| (intra 'clb' routing)                                              0.000     1.162
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.162
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.281
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.342
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.403
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     1.522
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.641
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     1.741
| (intra 'io' routing)                                               0.516     2.257
out:mux_out[15].outpad[0] (.output at (49,44))                       0.000     2.257
data arrival time                                                              2.257

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.257
------------------------------------------------------------------------------------
slack (MET)                                                                    2.257


#Path 34
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.959
| (IPIN:816103 side: (TOP,) (49,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[3].in[3] (.names at (49,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.101     1.227
mux_out[3].out[0] (.names at (49,43))                               0.000     1.227
| (intra 'clb' routing)                                             0.000     1.227
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.227
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.288
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.349
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.468
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.529
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.648
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     1.749
| (intra 'io' routing)                                              0.516     2.264
out:mux_out[3].outpad[0] (.output at (49,44))                      -0.000     2.264
data arrival time                                                             2.264

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.264
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.264


#Path 35
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[18].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.101     1.169
mux_out[18].out[0] (.names at (49,43))                               0.000     1.169
| (intra 'clb' routing)                                              0.000     1.169
| (OPIN:816075 side: (TOP,) (49,43,0)0))                             0.000     1.169
| (CHANX:1177200 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.230
| (CHANY:1327631 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.291
| (CHANX:1173200 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.352
| (CHANY:1330479 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.413
| (CHANX:1169200 L1 length:1 (51,41,0)-> (51,41,0))                  0.061     1.474
| (CHANY:1333440 L4 length:3 (51,42,0)-> (51,44,0))                  0.119     1.593
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.654
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                           0.101     1.755
| (intra 'io' routing)                                               0.516     2.270
out:mux_out[18].outpad[0] (.output at (51,44))                       0.000     2.270
data arrival time                                                              2.270

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.270
------------------------------------------------------------------------------------
slack (MET)                                                                    2.270


#Path 36
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.959
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.060
| (intra 'clb' routing)                                              0.066     1.126
mux_out[14].in[2] (.names at (49,43))                                0.000     1.126
| (primitive '.names' combinational delay)                           0.065     1.191
mux_out[14].out[0] (.names at (49,43))                               0.000     1.191
| (intra 'clb' routing)                                              0.000     1.191
| (OPIN:816071 side: (TOP,) (49,43,0)0))                             0.000     1.191
| (CHANX:1177049 L4 length:4 (49,43,0)-> (46,43,0))                  0.119     1.310
| (CHANY:1324569 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.429
| (CHANX:1173176 L4 length:4 (49,42,0)-> (52,42,0))                  0.119     1.548
| (CHANY:1327672 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.667
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                           0.101     1.767
| (intra 'io' routing)                                               0.516     2.283
out:mux_out[14].outpad[0] (.output at (49,44))                       0.000     2.283
data arrival time                                                              2.283

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.283
------------------------------------------------------------------------------------
slack (MET)                                                                    2.283


#Path 37
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk6 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk6.inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I75.Q.C[0] (dffre at (49,43))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                          0.000     0.808
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.869
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.930
| (IPIN:816109 side: (TOP,) (49,43,0)0))                            0.101     1.031
| (intra 'clb' routing)                                             0.066     1.097
mux_out[7].in[0] (.names at (49,43))                                0.000     1.097
| (primitive '.names' combinational delay)                          0.154     1.251
mux_out[7].out[0] (.names at (49,43))                               0.000     1.251
| (intra 'clb' routing)                                             0.000     1.251
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.251
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.312
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.431
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.492
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.611
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.672
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     1.773
| (intra 'io' routing)                                              0.516     2.289
out:mux_out[7].outpad[0] (.output at (49,44))                       0.000     2.289
data arrival time                                                             2.289

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.289
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.289


#Path 38
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk3 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk3.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802613 side: (TOP,) (50,42,0)0))                             0.000     0.808
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                  0.119     0.927
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.988
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816116 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[10].in[0] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.099     1.315
mux_out[10].out[0] (.names at (49,43))                               0.000     1.315
| (intra 'clb' routing)                                              0.000     1.315
| (OPIN:816080 side: (TOP,) (49,43,0)0))                             0.000     1.315
| (CHANX:1177211 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.376
| (CHANY:1324563 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.495
| (CHANX:1173158 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.556
| (CHANY:1327658 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.675
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                           0.101     1.775
| (intra 'io' routing)                                               0.516     2.291
out:mux_out[10].outpad[0] (.output at (49,44))                       0.000     2.291
data arrival time                                                              2.291

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.291
------------------------------------------------------------------------------------
slack (MET)                                                                    2.291


#Path 39
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     0.808
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     0.927
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.028
| (intra 'clb' routing)                                              0.066     1.094
mux_out[18].in[0] (.names at (49,43))                                0.000     1.094
| (primitive '.names' combinational delay)                           0.099     1.193
mux_out[18].out[0] (.names at (49,43))                               0.000     1.193
| (intra 'clb' routing)                                              0.000     1.193
| (OPIN:816075 side: (TOP,) (49,43,0)0))                             0.000     1.193
| (CHANX:1177200 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.254
| (CHANY:1327631 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.315
| (CHANX:1173200 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.376
| (CHANY:1330479 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.437
| (CHANX:1169200 L1 length:1 (51,41,0)-> (51,41,0))                  0.061     1.498
| (CHANY:1333440 L4 length:3 (51,42,0)-> (51,44,0))                  0.119     1.617
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.678
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                           0.101     1.778
| (intra 'io' routing)                                               0.516     2.294
out:mux_out[18].outpad[0] (.output at (51,44))                       0.000     2.294
data arrival time                                                              2.294

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.294
------------------------------------------------------------------------------------
slack (MET)                                                                    2.294


#Path 40
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.959
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.060
| (intra 'clb' routing)                                              0.066     1.126
mux_out[15].in[3] (.names at (49,43))                                0.000     1.126
| (primitive '.names' combinational delay)                           0.101     1.227
mux_out[15].out[0] (.names at (49,43))                               0.000     1.227
| (intra 'clb' routing)                                              0.000     1.227
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.227
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.346
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.407
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.468
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     1.587
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.706
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     1.806
| (intra 'io' routing)                                               0.516     2.322
out:mux_out[15].outpad[0] (.output at (49,44))                       0.000     2.322
data arrival time                                                              2.322

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.322
------------------------------------------------------------------------------------
slack (MET)                                                                    2.322


#Path 41
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     0.808
| (CHANX:1173118 L4 length:4 (48,42,0)-> (51,42,0))                 0.119     0.927
| (CHANY:1327628 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.988
| (IPIN:816128 side: (RIGHT,) (49,43,0)0))                          0.101     1.089
| (intra 'clb' routing)                                             0.066     1.155
mux_out[3].in[0] (.names at (49,43))                                0.000     1.155
| (primitive '.names' combinational delay)                          0.144     1.299
mux_out[3].out[0] (.names at (49,43))                               0.000     1.299
| (intra 'clb' routing)                                             0.000     1.299
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.299
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.360
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.421
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.539
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.600
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.719
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     1.820
| (intra 'io' routing)                                              0.516     2.336
out:mux_out[3].outpad[0] (.output at (49,44))                      -0.000     2.336
data arrival time                                                             2.336

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.336
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.336


#Path 42
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                            0.101     1.002
| (intra 'clb' routing)                                             0.066     1.068
mux_out[10].in[1] (.names at (49,43))                               0.000     1.068
| (primitive '.names' combinational delay)                          0.065     1.133
mux_out[10].out[0] (.names at (49,43))                              0.000     1.133
| (intra 'clb' routing)                                             0.066     1.199
mux_out[8].in[0] (.names at (49,43))                                0.000     1.199
| (primitive '.names' combinational delay)                          0.101     1.300
mux_out[8].out[0] (.names at (49,43))                               0.000     1.300
| (intra 'clb' routing)                                             0.000     1.300
| (OPIN:816077 side: (TOP,) (49,43,0)0))                            0.000     1.300
| (CHANX:1177061 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.419
| (CHANY:1324733 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.480
| (CHANX:1173150 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.541
| (CHANY:1327666 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.660
| (CHANY:1327718 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.721
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                          0.101     1.822
| (intra 'io' routing)                                              0.516     2.338
out:mux_out[8].outpad[0] (.output at (49,44))                      -0.000     2.338
data arrival time                                                             2.338

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.338
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.338


#Path 43
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[18].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.101     1.169
mux_out[18].out[0] (.names at (49,43))                               0.000     1.169
| (intra 'clb' routing)                                              0.066     1.236
mux_out[17].in[0] (.names at (49,43))                                0.000     1.236
| (primitive '.names' combinational delay)                           0.144     1.379
mux_out[17].out[0] (.names at (49,43))                               0.000     1.379
| (intra 'clb' routing)                                              0.000     1.379
| (OPIN:816074 side: (TOP,) (49,43,0)0))                             0.000     1.379
| (CHANX:1177199 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.440
| (CHANY:1324780 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     1.501
| (CHANX:1181312 L4 length:4 (49,44,0)-> (52,44,0))                  0.119     1.620
| (CHANY:1333491 L4 length:2 (51,44,0)-> (51,43,0))                  0.119     1.739
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                           0.101     1.840
| (intra 'io' routing)                                               0.516     2.355
out:mux_out[17].outpad[0] (.output at (51,44))                       0.000     2.355
data arrival time                                                              2.355

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.355
------------------------------------------------------------------------------------
slack (MET)                                                                    2.355


#Path 44
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                             0.101     1.002
| (intra 'clb' routing)                                              0.066     1.068
mux_out[18].in[1] (.names at (49,43))                                0.000     1.068
| (primitive '.names' combinational delay)                           0.101     1.169
mux_out[18].out[0] (.names at (49,43))                               0.000     1.169
| (intra 'clb' routing)                                              0.066     1.236
mux_out[16].in[0] (.names at (49,43))                                0.000     1.236
| (primitive '.names' combinational delay)                           0.144     1.379
mux_out[16].out[0] (.names at (49,43))                               0.000     1.379
| (intra 'clb' routing)                                              0.000     1.379
| (OPIN:816072 side: (TOP,) (49,43,0)0))                             0.000     1.379
| (CHANX:1177194 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.440
| (CHANY:1327750 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.559
| (CHANX:1181356 L4 length:4 (50,44,0)-> (53,44,0))                  0.119     1.678
| (CHANY:1333527 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.739
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                           0.101     1.840
| (intra 'io' routing)                                               0.516     2.355
out:mux_out[16].outpad[0] (.output at (51,44))                       0.000     2.355
data arrival time                                                              2.355

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.355
------------------------------------------------------------------------------------
slack (MET)                                                                    2.355


#Path 45
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     0.808
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     0.927
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.028
| (intra 'clb' routing)                                              0.066     1.094
mux_out[18].in[0] (.names at (49,43))                                0.000     1.094
| (primitive '.names' combinational delay)                           0.099     1.193
mux_out[18].out[0] (.names at (49,43))                               0.000     1.193
| (intra 'clb' routing)                                              0.066     1.259
mux_out[17].in[0] (.names at (49,43))                                0.000     1.259
| (primitive '.names' combinational delay)                           0.144     1.403
mux_out[17].out[0] (.names at (49,43))                               0.000     1.403
| (intra 'clb' routing)                                              0.000     1.403
| (OPIN:816074 side: (TOP,) (49,43,0)0))                             0.000     1.403
| (CHANX:1177199 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.464
| (CHANY:1324780 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     1.525
| (CHANX:1181312 L4 length:4 (49,44,0)-> (52,44,0))                  0.119     1.644
| (CHANY:1333491 L4 length:2 (51,44,0)-> (51,43,0))                  0.119     1.763
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                           0.101     1.863
| (intra 'io' routing)                                               0.516     2.379
out:mux_out[17].outpad[0] (.output at (51,44))                       0.000     2.379
data arrival time                                                              2.379

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.379
------------------------------------------------------------------------------------
slack (MET)                                                                    2.379


#Path 46
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     0.808
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     0.927
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.028
| (intra 'clb' routing)                                              0.066     1.094
mux_out[18].in[0] (.names at (49,43))                                0.000     1.094
| (primitive '.names' combinational delay)                           0.099     1.193
mux_out[18].out[0] (.names at (49,43))                               0.000     1.193
| (intra 'clb' routing)                                              0.066     1.259
mux_out[16].in[0] (.names at (49,43))                                0.000     1.259
| (primitive '.names' combinational delay)                           0.144     1.403
mux_out[16].out[0] (.names at (49,43))                               0.000     1.403
| (intra 'clb' routing)                                              0.000     1.403
| (OPIN:816072 side: (TOP,) (49,43,0)0))                             0.000     1.403
| (CHANX:1177194 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.464
| (CHANY:1327750 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.583
| (CHANX:1181356 L4 length:4 (50,44,0)-> (53,44,0))                  0.119     1.702
| (CHANY:1333527 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.763
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                           0.101     1.863
| (intra 'io' routing)                                               0.516     2.379
out:mux_out[16].outpad[0] (.output at (51,44))                       0.000     2.379
data arrival time                                                              2.379

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.379
------------------------------------------------------------------------------------
slack (MET)                                                                    2.379


#Path 47
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.901
| (IPIN:816106 side: (TOP,) (49,43,0)0))                            0.101     1.002
| (intra 'clb' routing)                                             0.066     1.068
mux_out[10].in[1] (.names at (49,43))                               0.000     1.068
| (primitive '.names' combinational delay)                          0.065     1.133
mux_out[10].out[0] (.names at (49,43))                              0.000     1.133
| (intra 'clb' routing)                                             0.066     1.199
mux_out[9].in[0] (.names at (49,43))                                0.000     1.199
| (primitive '.names' combinational delay)                          0.101     1.300
mux_out[9].out[0] (.names at (49,43))                               0.000     1.300
| (intra 'clb' routing)                                             0.000     1.300
| (OPIN:816078 side: (TOP,) (49,43,0)0))                            0.000     1.300
| (CHANX:1177047 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.419
| (CHANY:1324818 L4 length:1 (48,44,0)-> (48,44,0))                 0.119     1.538
| (CHANX:1181308 L4 length:4 (49,44,0)-> (52,44,0))                 0.119     1.657
| (CHANY:1327663 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     1.776
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                          0.101     1.877
| (intra 'io' routing)                                              0.516     2.392
out:mux_out[9].outpad[0] (.output at (49,44))                       0.000     2.392
data arrival time                                                             2.392

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.392
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.392


#Path 48
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     0.808
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     0.927
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.028
| (intra 'clb' routing)                                             0.066     1.094
mux_out[6].in[0] (.names at (48,43))                                0.000     1.094
| (primitive '.names' combinational delay)                          0.065     1.159
mux_out[6].out[0] (.names at (48,43))                               0.000     1.159
| (intra 'clb' routing)                                             0.066     1.225
mux_out[4].in[0] (.names at (48,43))                                0.000     1.225
| (primitive '.names' combinational delay)                          0.144     1.369
mux_out[4].out[0] (.names at (48,43))                               0.000     1.369
| (intra 'clb' routing)                                             0.000     1.369
| (OPIN:815930 side: (TOP,) (48,43,0)0))                            0.000     1.369
| (CHANX:1177180 L4 length:4 (48,43,0)-> (51,43,0))                 0.119     1.488
| (CHANY:1324581 L4 length:4 (48,43,0)-> (48,40,0))                 0.119     1.607
| (CHANX:1165024 L1 length:1 (49,40,0)-> (49,40,0))                 0.061     1.668
| (CHANY:1327536 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     1.786
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                          0.101     1.887
| (intra 'io' routing)                                              0.516     2.403
out:mux_out[4].outpad[0] (.output at (49,44))                      -0.000     2.403
data arrival time                                                             2.403

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.403
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.403


#Path 49
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     0.808
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     0.927
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.028
| (intra 'clb' routing)                                             0.066     1.094
mux_out[6].in[0] (.names at (48,43))                                0.000     1.094
| (primitive '.names' combinational delay)                          0.065     1.159
mux_out[6].out[0] (.names at (48,43))                               0.000     1.159
| (intra 'clb' routing)                                             0.066     1.225
mux_out[5].in[0] (.names at (48,43))                                0.000     1.225
| (primitive '.names' combinational delay)                          0.144     1.369
mux_out[5].out[0] (.names at (48,43))                               0.000     1.369
| (intra 'clb' routing)                                             0.000     1.369
| (OPIN:815929 side: (TOP,) (48,43,0)0))                            0.000     1.369
| (CHANX:1176971 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.488
| (CHANY:1321870 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.549
| (CHANX:1181246 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.668
| (CHANY:1327665 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     1.786
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                          0.101     1.887
| (intra 'io' routing)                                              0.516     2.403
out:mux_out[5].outpad[0] (.output at (49,44))                      -0.000     2.403
data arrival time                                                             2.403

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.403
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.403


#Path 50
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     0.869
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     0.988
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[14].in[0] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.101     1.317
mux_out[14].out[0] (.names at (49,43))                               0.000     1.317
| (intra 'clb' routing)                                              0.000     1.317
| (OPIN:816071 side: (TOP,) (49,43,0)0))                             0.000     1.317
| (CHANX:1177049 L4 length:4 (49,43,0)-> (46,43,0))                  0.119     1.436
| (CHANY:1324569 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.555
| (CHANX:1173176 L4 length:4 (49,42,0)-> (52,42,0))                  0.119     1.674
| (CHANY:1327672 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.793
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                           0.101     1.893
| (intra 'io' routing)                                               0.516     2.409
out:mux_out[14].outpad[0] (.output at (49,44))                       0.000     2.409
data arrival time                                                              2.409

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.409
------------------------------------------------------------------------------------
slack (MET)                                                                    2.409


#Path 51
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[2].in[1] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.101     1.227
mux_out[2].out[0] (.names at (48,43))                               0.000     1.227
| (intra 'clb' routing)                                             0.066     1.293
mux_out[0].in[0] (.names at (48,43))                                0.000     1.293
| (primitive '.names' combinational delay)                          0.099     1.393
mux_out[0].out[0] (.names at (48,43))                               0.000     1.393
| (intra 'clb' routing)                                             0.000     1.393
| (OPIN:815926 side: (TOP,) (48,43,0)0))                            0.000     1.393
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.511
| (CHANY:1316064 L1 length:1 (45,44,0)-> (45,44,0))                 0.061     1.572
| (CHANX:1181100 L4 length:4 (46,44,0)-> (49,44,0))                 0.119     1.691
| (CHANX:1181272 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.752
| (CHANY:1327703 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.813
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                          0.101     1.914
| (intra 'io' routing)                                              0.516     2.430
out:mux_out[0].outpad[0] (.output at (49,44))                       0.000     2.430
data arrival time                                                             2.430

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.430
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.430


#Path 52
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[2].in[1] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.101     1.227
mux_out[2].out[0] (.names at (48,43))                               0.000     1.227
| (intra 'clb' routing)                                             0.066     1.293
mux_out[1].in[0] (.names at (48,43))                                0.000     1.293
| (primitive '.names' combinational delay)                          0.099     1.393
mux_out[1].out[0] (.names at (48,43))                               0.000     1.393
| (intra 'clb' routing)                                             0.000     1.393
| (OPIN:815933 side: (RIGHT,) (48,43,0)0))                          0.000     1.393
| (CHANY:1324714 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.453
| (CHANX:1177133 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.514
| (CHANY:1321866 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.575
| (CHANX:1181250 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.694
| (CHANX:1181270 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.755
| (CHANY:1327701 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.816
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                          0.101     1.917
| (intra 'io' routing)                                              0.516     2.433
out:mux_out[1].outpad[0] (.output at (49,44))                       0.000     2.433
data arrival time                                                             2.433

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.433
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.433


#Path 53
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     0.869
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     0.988
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[15].in[0] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.154     1.370
mux_out[15].out[0] (.names at (49,43))                               0.000     1.370
| (intra 'clb' routing)                                              0.000     1.370
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.370
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.489
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.550
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.611
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     1.730
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.849
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     1.950
| (intra 'io' routing)                                               0.516     2.465
out:mux_out[15].outpad[0] (.output at (49,44))                       0.000     2.465
data arrival time                                                              2.465

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.465
------------------------------------------------------------------------------------
slack (MET)                                                                    2.465


#Path 54
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     0.898
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     0.959
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[6].in[2] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.099     1.225
mux_out[6].out[0] (.names at (48,43))                               0.000     1.225
| (intra 'clb' routing)                                             0.066     1.291
mux_out[4].in[0] (.names at (48,43))                                0.000     1.291
| (primitive '.names' combinational delay)                          0.144     1.435
mux_out[4].out[0] (.names at (48,43))                               0.000     1.435
| (intra 'clb' routing)                                             0.000     1.435
| (OPIN:815930 side: (TOP,) (48,43,0)0))                            0.000     1.435
| (CHANX:1177180 L4 length:4 (48,43,0)-> (51,43,0))                 0.119     1.554
| (CHANY:1324581 L4 length:4 (48,43,0)-> (48,40,0))                 0.119     1.673
| (CHANX:1165024 L1 length:1 (49,40,0)-> (49,40,0))                 0.061     1.734
| (CHANY:1327536 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     1.853
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                          0.101     1.953
| (intra 'io' routing)                                              0.516     2.469
out:mux_out[4].outpad[0] (.output at (49,44))                       0.000     2.469
data arrival time                                                             2.469

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.469
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.469


#Path 55
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     0.898
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     0.959
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.060
| (intra 'clb' routing)                                             0.066     1.126
mux_out[6].in[2] (.names at (48,43))                                0.000     1.126
| (primitive '.names' combinational delay)                          0.099     1.225
mux_out[6].out[0] (.names at (48,43))                               0.000     1.225
| (intra 'clb' routing)                                             0.066     1.291
mux_out[5].in[0] (.names at (48,43))                                0.000     1.291
| (primitive '.names' combinational delay)                          0.144     1.435
mux_out[5].out[0] (.names at (48,43))                               0.000     1.435
| (intra 'clb' routing)                                             0.000     1.435
| (OPIN:815929 side: (TOP,) (48,43,0)0))                            0.000     1.435
| (CHANX:1176971 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.554
| (CHANY:1321870 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.615
| (CHANX:1181246 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.734
| (CHANY:1327665 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     1.853
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                          0.101     1.953
| (intra 'io' routing)                                              0.516     2.469
out:mux_out[5].outpad[0] (.output at (49,44))                       0.000     2.469
data arrival time                                                             2.469

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.469
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.469


#Path 56
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.959
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.060
| (intra 'clb' routing)                                              0.066     1.126
mux_out[14].in[2] (.names at (49,43))                                0.000     1.126
| (primitive '.names' combinational delay)                           0.065     1.191
mux_out[14].out[0] (.names at (49,43))                               0.000     1.191
| (intra 'clb' routing)                                              0.066     1.257
mux_out[13].in[0] (.names at (49,43))                                0.000     1.257
| (primitive '.names' combinational delay)                           0.154     1.412
mux_out[13].out[0] (.names at (49,43))                               0.000     1.412
| (intra 'clb' routing)                                              0.000     1.412
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                           0.000     1.412
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.531
| (CHANX:1181285 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.591
| (CHANY:1324641 L4 length:4 (48,44,0)-> (48,41,0))                  0.119     1.710
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                  0.061     1.771
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     1.890
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                           0.101     1.991
| (intra 'io' routing)                                               0.516     2.507
out:mux_out[13].outpad[0] (.output at (49,44))                       0.000     2.507
data arrival time                                                              2.507

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.507
------------------------------------------------------------------------------------
slack (MET)                                                                    2.507


#Path 57
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.779
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     0.959
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.060
| (intra 'clb' routing)                                              0.066     1.126
mux_out[14].in[2] (.names at (49,43))                                0.000     1.126
| (primitive '.names' combinational delay)                           0.065     1.191
mux_out[14].out[0] (.names at (49,43))                               0.000     1.191
| (intra 'clb' routing)                                              0.066     1.257
mux_out[12].in[0] (.names at (49,43))                                0.000     1.257
| (primitive '.names' combinational delay)                           0.154     1.412
mux_out[12].out[0] (.names at (49,43))                               0.000     1.412
| (intra 'clb' routing)                                              0.000     1.412
| (OPIN:816089 side: (RIGHT,) (49,43,0)0))                           0.000     1.412
| (CHANY:1327637 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.473
| (CHANX:1173206 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.534
| (CHANY:1330485 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.595
| (CHANX:1168989 L4 length:4 (50,41,0)-> (47,41,0))                  0.119     1.713
| (CHANY:1327620 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     1.832
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.893
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                           0.101     1.994
| (intra 'io' routing)                                               0.516     2.510
out:mux_out[12].outpad[0] (.output at (49,44))                      -0.000     2.510
data arrival time                                                              2.510

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.510
------------------------------------------------------------------------------------
slack (MET)                                                                    2.510


#Path 58
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk3 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk3.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802613 side: (TOP,) (50,42,0)0))                            0.000     0.808
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                 0.119     0.927
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.988
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.049
| (IPIN:816116 side: (TOP,) (49,43,0)0))                            0.101     1.150
| (intra 'clb' routing)                                             0.066     1.216
mux_out[10].in[0] (.names at (49,43))                               0.000     1.216
| (primitive '.names' combinational delay)                          0.099     1.315
mux_out[10].out[0] (.names at (49,43))                              0.000     1.315
| (intra 'clb' routing)                                             0.066     1.381
mux_out[8].in[0] (.names at (49,43))                                0.000     1.381
| (primitive '.names' combinational delay)                          0.101     1.482
mux_out[8].out[0] (.names at (49,43))                               0.000     1.482
| (intra 'clb' routing)                                             0.000     1.482
| (OPIN:816077 side: (TOP,) (49,43,0)0))                            0.000     1.482
| (CHANX:1177061 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.601
| (CHANY:1324733 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.662
| (CHANX:1173150 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.723
| (CHANY:1327666 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.842
| (CHANY:1327718 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.903
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                          0.101     2.004
| (intra 'io' routing)                                              0.516     2.519
out:mux_out[8].outpad[0] (.output at (49,44))                       0.000     2.519
data arrival time                                                             2.519

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.519
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.519


#Path 59
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     0.808
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     0.869
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     0.988
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.049
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.150
| (intra 'clb' routing)                                             0.066     1.216
mux_out[2].in[0] (.names at (48,43))                                0.000     1.216
| (primitive '.names' combinational delay)                          0.154     1.370
mux_out[2].out[0] (.names at (48,43))                               0.000     1.370
| (intra 'clb' routing)                                             0.066     1.437
mux_out[0].in[0] (.names at (48,43))                                0.000     1.437
| (primitive '.names' combinational delay)                          0.099     1.536
mux_out[0].out[0] (.names at (48,43))                               0.000     1.536
| (intra 'clb' routing)                                             0.000     1.536
| (OPIN:815926 side: (TOP,) (48,43,0)0))                            0.000     1.536
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.655
| (CHANY:1316064 L1 length:1 (45,44,0)-> (45,44,0))                 0.061     1.716
| (CHANX:1181100 L4 length:4 (46,44,0)-> (49,44,0))                 0.119     1.834
| (CHANX:1181272 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.895
| (CHANY:1327703 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.956
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                          0.101     2.057
| (intra 'io' routing)                                              0.516     2.573
out:mux_out[0].outpad[0] (.output at (49,44))                       0.000     2.573
data arrival time                                                             2.573

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.573
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.573


#Path 60
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk3 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk3.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I12.Q.C[0] (dffre at (50,42))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802613 side: (TOP,) (50,42,0)0))                            0.000     0.808
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                 0.119     0.927
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     0.988
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.049
| (IPIN:816116 side: (TOP,) (49,43,0)0))                            0.101     1.150
| (intra 'clb' routing)                                             0.066     1.216
mux_out[10].in[0] (.names at (49,43))                               0.000     1.216
| (primitive '.names' combinational delay)                          0.099     1.315
mux_out[10].out[0] (.names at (49,43))                              0.000     1.315
| (intra 'clb' routing)                                             0.066     1.381
mux_out[9].in[0] (.names at (49,43))                                0.000     1.381
| (primitive '.names' combinational delay)                          0.101     1.482
mux_out[9].out[0] (.names at (49,43))                               0.000     1.482
| (intra 'clb' routing)                                             0.000     1.482
| (OPIN:816078 side: (TOP,) (49,43,0)0))                            0.000     1.482
| (CHANX:1177047 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.601
| (CHANY:1324818 L4 length:1 (48,44,0)-> (48,44,0))                 0.119     1.720
| (CHANX:1181308 L4 length:4 (49,44,0)-> (52,44,0))                 0.119     1.839
| (CHANY:1327663 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     1.958
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                          0.101     2.059
| (intra 'io' routing)                                              0.516     2.574
out:mux_out[9].outpad[0] (.output at (49,44))                       0.000     2.574
data arrival time                                                             2.574

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.574
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.574


#Path 61
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                       0.029     0.808
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                             0.000     0.808
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     0.808
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     0.869
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     0.988
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.049
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.150
| (intra 'clb' routing)                                             0.066     1.216
mux_out[2].in[0] (.names at (48,43))                                0.000     1.216
| (primitive '.names' combinational delay)                          0.154     1.370
mux_out[2].out[0] (.names at (48,43))                               0.000     1.370
| (intra 'clb' routing)                                             0.066     1.437
mux_out[1].in[0] (.names at (48,43))                                0.000     1.437
| (primitive '.names' combinational delay)                          0.099     1.536
mux_out[1].out[0] (.names at (48,43))                               0.000     1.536
| (intra 'clb' routing)                                             0.000     1.536
| (OPIN:815933 side: (RIGHT,) (48,43,0)0))                          0.000     1.536
| (CHANY:1324714 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.597
| (CHANX:1177133 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.658
| (CHANY:1321866 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.719
| (CHANX:1181250 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.837
| (CHANX:1181270 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.898
| (CHANY:1327701 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.959
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                          0.101     2.060
| (intra 'io' routing)                                              0.516     2.576
out:mux_out[1].outpad[0] (.output at (49,44))                      -0.000     2.576
data arrival time                                                             2.576

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             2.576
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.576


#Path 62
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     0.869
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     0.988
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[14].in[0] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.101     1.317
mux_out[14].out[0] (.names at (49,43))                               0.000     1.317
| (intra 'clb' routing)                                              0.066     1.383
mux_out[13].in[0] (.names at (49,43))                                0.000     1.383
| (primitive '.names' combinational delay)                           0.154     1.538
mux_out[13].out[0] (.names at (49,43))                               0.000     1.538
| (intra 'clb' routing)                                              0.000     1.538
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                           0.000     1.538
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.657
| (CHANX:1181285 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.718
| (CHANY:1324641 L4 length:4 (48,44,0)-> (48,41,0))                  0.119     1.837
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                  0.061     1.897
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     2.016
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                           0.101     2.117
| (intra 'io' routing)                                               0.516     2.633
out:mux_out[13].outpad[0] (.output at (49,44))                      -0.000     2.633
data arrival time                                                              2.633

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.633
------------------------------------------------------------------------------------
slack (MET)                                                                    2.633


#Path 63
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     0.869
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     0.988
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.049
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.150
| (intra 'clb' routing)                                              0.066     1.216
mux_out[14].in[0] (.names at (49,43))                                0.000     1.216
| (primitive '.names' combinational delay)                           0.101     1.317
mux_out[14].out[0] (.names at (49,43))                               0.000     1.317
| (intra 'clb' routing)                                              0.066     1.383
mux_out[12].in[0] (.names at (49,43))                                0.000     1.383
| (primitive '.names' combinational delay)                           0.154     1.538
mux_out[12].out[0] (.names at (49,43))                               0.000     1.538
| (intra 'clb' routing)                                              0.000     1.538
| (OPIN:816089 side: (RIGHT,) (49,43,0)0))                           0.000     1.538
| (CHANY:1327637 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.599
| (CHANX:1173206 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.660
| (CHANY:1330485 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.721
| (CHANX:1168989 L4 length:4 (50,41,0)-> (47,41,0))                  0.119     1.840
| (CHANY:1327620 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     1.958
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     2.019
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                           0.101     2.120
| (intra 'io' routing)                                               0.516     2.636
out:mux_out[12].outpad[0] (.output at (49,44))                       0.000     2.636
data arrival time                                                              2.636

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                            -0.000
data arrival time                                                              2.636
------------------------------------------------------------------------------------
slack (MET)                                                                    2.636


#End of timing report
