{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619435504502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619435504502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 16:41:44 2021 " "Processing started: Mon Apr 26 16:41:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619435504502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619435504502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619435504502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1619435505080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1619435505080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aadhithan/documents/code-sync/maven_verilog/router/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../../router_top.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619435520502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619435520502 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_sync.v(16) " "Verilog HDL information at router_sync.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../../router_sync.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619435520502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aadhithan/documents/code-sync/maven_verilog/router/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../../router_sync.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619435520502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619435520502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aadhithan/documents/code-sync/maven_verilog/router/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../../router_reg.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aadhithan/documents/code-sync/maven_verilog/router/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../../router_fsm.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(47) " "Verilog HDL warning at router_fifo.v(47): extended using \"x\" or \"z\"" {  } { { "../../router_fifo.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1619435520518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(54) " "Verilog HDL warning at router_fifo.v(54): extended using \"x\" or \"z\"" {  } { { "../../router_fifo.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1619435520518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aadhithan/documents/code-sync/maven_verilog/router/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aadhithan/documents/code-sync/maven_verilog/router/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../../router_fifo.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619435520518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1619435520580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:dut1 " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:dut1\"" {  } { { "../../router_top.v" "dut1" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619435520580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:dut2 " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:dut2\"" {  } { { "../../router_top.v" "dut2" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619435520596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b router_reg.v(5) " "Verilog HDL or VHDL warning at router_reg.v(5): object \"b\" assigned a value but never read" {  } { { "../../router_reg.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619435520596 "|router_top|router_reg:dut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_reg.v(36) " "Verilog HDL assignment warning at router_reg.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../../router_reg.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619435520596 "|router_top|router_reg:dut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:dut3 " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:dut3\"" {  } { { "../../router_top.v" "dut3" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619435520611 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q router_sync.v(16) " "Verilog HDL Always Construct warning at router_sync.v(16): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../../router_sync.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1619435520611 "|router_top|router_sync:dut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] router_sync.v(16) " "Inferred latch for \"q\[0\]\" at router_sync.v(16)" {  } { { "../../router_sync.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1619435520627 "|router_top|router_sync:dut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] router_sync.v(16) " "Inferred latch for \"q\[1\]\" at router_sync.v(16)" {  } { { "../../router_sync.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1619435520627 "|router_top|router_sync:dut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:fifo\[0\].f " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:fifo\[0\].f\"" {  } { { "../../router_top.v" "fifo\[0\].f" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619435520627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/top_synt/lite/output_files/router_top.map.smsg " "Generated suppressed messages file C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/top_synt/lite/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1619435520814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619435520830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 16:42:00 2021 " "Processing ended: Mon Apr 26 16:42:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619435520830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619435520830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619435520830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619435520830 ""}
