<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>XMC Peripheral Library for XMC4000 Family: XMC_USIC_CH_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="../MathJax-2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="IFX_LOGO_4C_medium.bmp"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XMC Peripheral Library for XMC4000 Family
   &#160;<span id="projectnumber">2.1.16</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XMC_USIC_CH_t Struct Reference<div class="ingroups"><a class="el" href="group___x_m_clib.html">XMC Peripheral Library</a> &raquo; <a class="el" href="group___u_s_i_c.html">USIC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;xmc_usic.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a60442d8bed2e194af31a7bedbabf0c16"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a60442d8bed2e194af31a7bedbabf0c16">BRG</a></td></tr>
<tr class="separator:a60442d8bed2e194af31a7bedbabf0c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5375cd6029e464a9f3e5400662ea73"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a5c5375cd6029e464a9f3e5400662ea73">BYP</a></td></tr>
<tr class="separator:a5c5375cd6029e464a9f3e5400662ea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bada982273b48262b30b5b52b9911a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ab5bada982273b48262b30b5b52b9911a">BYPCR</a></td></tr>
<tr class="separator:ab5bada982273b48262b30b5b52b9911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe3fb584fab4c87ebe2b82fd0860e24"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a9fe3fb584fab4c87ebe2b82fd0860e24">CCFG</a></td></tr>
<tr class="separator:a9fe3fb584fab4c87ebe2b82fd0860e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac089b55932d7ec9c7f5d3c440fd282b9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ac089b55932d7ec9c7f5d3c440fd282b9">CMTR</a></td></tr>
<tr class="separator:ac089b55932d7ec9c7f5d3c440fd282b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2572b0472db52f72c68f523f48c35620"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a2572b0472db52f72c68f523f48c35620">DXCR</a> [6]</td></tr>
<tr class="separator:a2572b0472db52f72c68f523f48c35620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616cc6e68c464708de180402999a93d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a616cc6e68c464708de180402999a93d6">FDR</a></td></tr>
<tr class="separator:a616cc6e68c464708de180402999a93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f306d0f14e17555e82b55f6782be566"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a4f306d0f14e17555e82b55f6782be566">FMR</a></td></tr>
<tr class="separator:a4f306d0f14e17555e82b55f6782be566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7baca4bb2ca5b8e9a3ab21a8c248a6d"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#aa7baca4bb2ca5b8e9a3ab21a8c248a6d">IN</a> [32]</td></tr>
<tr class="separator:aa7baca4bb2ca5b8e9a3ab21a8c248a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b121f73d319412dadb9e9adfbc87d16"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a1b121f73d319412dadb9e9adfbc87d16">INPR</a></td></tr>
<tr class="separator:a1b121f73d319412dadb9e9adfbc87d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1590671422c734a9c4de679a18bf54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a1e1590671422c734a9c4de679a18bf54">KSCFG</a></td></tr>
<tr class="separator:a1e1590671422c734a9c4de679a18bf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4baa5147bfc07118e7f206c90f5ddb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#afe4baa5147bfc07118e7f206c90f5ddb">OUTDR</a></td></tr>
<tr class="separator:afe4baa5147bfc07118e7f206c90f5ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae703f8c37a21dd534cac2e0aedf8359f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ae703f8c37a21dd534cac2e0aedf8359f">OUTR</a></td></tr>
<tr class="separator:ae703f8c37a21dd534cac2e0aedf8359f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725284f672801993f9ab5dcf3ef1e5c7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a725284f672801993f9ab5dcf3ef1e5c7">PSCR</a></td></tr>
<tr class="separator:a725284f672801993f9ab5dcf3ef1e5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85045a6d4b52fe95abdb1aa23479f348"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a85045a6d4b52fe95abdb1aa23479f348">RBCTR</a></td></tr>
<tr class="separator:a85045a6d4b52fe95abdb1aa23479f348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ae57e054b61a2ff08b68b84ddc1f86"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a40ae57e054b61a2ff08b68b84ddc1f86">RBUF</a></td></tr>
<tr class="separator:a40ae57e054b61a2ff08b68b84ddc1f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab769c252ec9b235ef5126b42d2de52a5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ab769c252ec9b235ef5126b42d2de52a5">RBUF0</a></td></tr>
<tr class="separator:ab769c252ec9b235ef5126b42d2de52a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73c4496ea8a4de04f40cd8c2744253d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ad73c4496ea8a4de04f40cd8c2744253d">RBUF01SR</a></td></tr>
<tr class="separator:ad73c4496ea8a4de04f40cd8c2744253d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c43682461919e179e507b15160d5126"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a4c43682461919e179e507b15160d5126">RBUF1</a></td></tr>
<tr class="separator:a4c43682461919e179e507b15160d5126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe7ac49b2e1d0dc7e301b617e241ede"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a2fe7ac49b2e1d0dc7e301b617e241ede">RBUFD</a></td></tr>
<tr class="separator:a2fe7ac49b2e1d0dc7e301b617e241ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e4f754cd62e00d1aec53dd408336c6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a53e4f754cd62e00d1aec53dd408336c6">RBUFSR</a></td></tr>
<tr class="separator:a53e4f754cd62e00d1aec53dd408336c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac005cdf6a4e1350830161ee7ef88b9a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ac005cdf6a4e1350830161ee7ef88b9a2">SCTR</a></td></tr>
<tr class="separator:ac005cdf6a4e1350830161ee7ef88b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296a4090d20090679ec849b77af2ad5b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a296a4090d20090679ec849b77af2ad5b">TBCTR</a></td></tr>
<tr class="separator:a296a4090d20090679ec849b77af2ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb6aeeb845eea4d2035fb8efeb5f490"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#abcb6aeeb845eea4d2035fb8efeb5f490">TBUF</a> [32]</td></tr>
<tr class="separator:abcb6aeeb845eea4d2035fb8efeb5f490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710a8db51db0ac5dac9387d7de0601ba"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a710a8db51db0ac5dac9387d7de0601ba">TRBPTR</a></td></tr>
<tr class="separator:a710a8db51db0ac5dac9387d7de0601ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ebd1cc49417ade270040dd5ae90a76"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#aa4ebd1cc49417ade270040dd5ae90a76">TRBSCR</a></td></tr>
<tr class="separator:aa4ebd1cc49417ade270040dd5ae90a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c79cb9e505b1157be614ba619b3d545"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a9c79cb9e505b1157be614ba619b3d545">TRBSR</a></td></tr>
<tr class="separator:a9c79cb9e505b1157be614ba619b3d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6091bd215b74df162dd3bc51621c63ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a6091bd215b74df162dd3bc51621c63ca">PCR</a></td></tr>
<tr class="separator:a6091bd215b74df162dd3bc51621c63ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8388a3741a38746b8258c4276c816e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#ad8388a3741a38746b8258c4276c816e7">PCR_ASCMode</a></td></tr>
<tr class="separator:ad8388a3741a38746b8258c4276c816e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f9d9accabbec49d9242277b26b8bde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a99f9d9accabbec49d9242277b26b8bde">PCR_IICMode</a></td></tr>
<tr class="separator:a99f9d9accabbec49d9242277b26b8bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec549c9dd9bd6e62a584995958fc91d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#aeec549c9dd9bd6e62a584995958fc91d">PCR_IISMode</a></td></tr>
<tr class="separator:aeec549c9dd9bd6e62a584995958fc91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a0d5b0046d995023f6555c94e7af6a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a57a0d5b0046d995023f6555c94e7af6a">PCR_SSCMode</a></td></tr>
<tr class="separator:a57a0d5b0046d995023f6555c94e7af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:a909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2439bcdd2050b881f24f78626aec9c67"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a2439bcdd2050b881f24f78626aec9c67">PSR_ASCMode</a></td></tr>
<tr class="separator:a2439bcdd2050b881f24f78626aec9c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220e89d84bc3e419c31264149c6daf02"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a220e89d84bc3e419c31264149c6daf02">PSR_IICMode</a></td></tr>
<tr class="separator:a220e89d84bc3e419c31264149c6daf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6fa949b230c88cc89bfe47a9917bc7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a8d6fa949b230c88cc89bfe47a9917bc7">PSR_IISMode</a></td></tr>
<tr class="separator:a8d6fa949b230c88cc89bfe47a9917bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6958b37a0c6e74508d01ad7085f734"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_m_c___u_s_i_c___c_h__t.html#a3d6958b37a0c6e74508d01ad7085f734">PSR_SSCMode</a></td></tr>
<tr class="separator:a3d6958b37a0c6e74508d01ad7085f734"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USIC channel structure.<br />
 The members of the structure are same as in the device header file, except for some registers. DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6]. TBUF0 to TBUF31 are replaced with TBUF[32]. IN0 to IN31 are replaced with IN[32]. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a60442d8bed2e194af31a7bedbabf0c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t BRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate generator register </p>

</div>
</div>
<a class="anchor" id="a5c5375cd6029e464a9f3e5400662ea73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t BYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO bypass register </p>

</div>
</div>
<a class="anchor" id="ab5bada982273b48262b30b5b52b9911a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t BYPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO bypass control register </p>

</div>
</div>
<a class="anchor" id="a9fe3fb584fab4c87ebe2b82fd0860e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel configuration register </p>

</div>
</div>
<a class="anchor" id="a5e1322e27c40bf91d172f9673f205c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel control register </p>

</div>
</div>
<a class="anchor" id="ac089b55932d7ec9c7f5d3c440fd282b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CMTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture mode timer register </p>

</div>
</div>
<a class="anchor" id="a2572b0472db52f72c68f523f48c35620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DXCR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input control registers DX0 to DX5. </p>

</div>
</div>
<a class="anchor" id="a616cc6e68c464708de180402999a93d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fractional divider configuration register </p>

</div>
</div>
<a class="anchor" id="a4f306d0f14e17555e82b55f6782be566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flag modification register </p>

</div>
</div>
<a class="anchor" id="aa7baca4bb2ca5b8e9a3ab21a8c248a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t IN[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO input register </p>

</div>
</div>
<a class="anchor" id="a1b121f73d319412dadb9e9adfbc87d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t INPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt node pointer register </p>

</div>
</div>
<a class="anchor" id="a1e1590671422c734a9c4de679a18bf54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t KSCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Kernel state configuration register </p>

</div>
</div>
<a class="anchor" id="afe4baa5147bfc07118e7f206c90f5ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t OUTDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO debug output register </p>

</div>
</div>
<a class="anchor" id="ae703f8c37a21dd534cac2e0aedf8359f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t OUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO output register </p>

</div>
</div>
<a class="anchor" id="a6091bd215b74df162dd3bc51621c63ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol configuration register </p>

</div>
</div>
<a class="anchor" id="ad8388a3741a38746b8258c4276c816e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART protocol configuration register </p>

</div>
</div>
<a class="anchor" id="a99f9d9accabbec49d9242277b26b8bde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C protocol configuration register </p>

</div>
</div>
<a class="anchor" id="aeec549c9dd9bd6e62a584995958fc91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S protocol configuration register </p>

</div>
</div>
<a class="anchor" id="a57a0d5b0046d995023f6555c94e7af6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI protocol configuration register </p>

</div>
</div>
<a class="anchor" id="a725284f672801993f9ab5dcf3ef1e5c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol status clear register </p>

</div>
</div>
<a class="anchor" id="a909d70d4d88dd6731a07b76a21c8214b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol status register </p>

</div>
</div>
<a class="anchor" id="a2439bcdd2050b881f24f78626aec9c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART protocol status register </p>

</div>
</div>
<a class="anchor" id="a220e89d84bc3e419c31264149c6daf02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C protocol status register </p>

</div>
</div>
<a class="anchor" id="a8d6fa949b230c88cc89bfe47a9917bc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S protocol status register </p>

</div>
</div>
<a class="anchor" id="a3d6958b37a0c6e74508d01ad7085f734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI protocol status register </p>

</div>
</div>
<a class="anchor" id="a85045a6d4b52fe95abdb1aa23479f348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO control register </p>

</div>
</div>
<a class="anchor" id="a40ae57e054b61a2ff08b68b84ddc1f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer register </p>

</div>
</div>
<a class="anchor" id="ab769c252ec9b235ef5126b42d2de52a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer 0 </p>

</div>
</div>
<a class="anchor" id="ad73c4496ea8a4de04f40cd8c2744253d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUF01SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer status register </p>

</div>
</div>
<a class="anchor" id="a4c43682461919e179e507b15160d5126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer 1 </p>

</div>
</div>
<a class="anchor" id="a2fe7ac49b2e1d0dc7e301b617e241ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUFD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug mode receive buffer register </p>

</div>
</div>
<a class="anchor" id="a53e4f754cd62e00d1aec53dd408336c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBUFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer status register </p>

</div>
</div>
<a class="anchor" id="ac005cdf6a4e1350830161ee7ef88b9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift control register </p>

</div>
</div>
<a class="anchor" id="a296a4090d20090679ec849b77af2ad5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO control register </p>

</div>
</div>
<a class="anchor" id="abcb6aeeb845eea4d2035fb8efeb5f490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TBUF[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tranmsit buffer registers </p>

</div>
</div>
<a class="anchor" id="a710a8db51db0ac5dac9387d7de0601ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TRBPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/recive buffer pointer register </p>

</div>
</div>
<a class="anchor" id="aa4ebd1cc49417ade270040dd5ae90a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t TRBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/receive buffer status clear register </p>

</div>
</div>
<a class="anchor" id="a9c79cb9e505b1157be614ba619b3d545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TRBSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/receive buffer status register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xmc__usic_8h.html">xmc_usic.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 20 2019 16:06:43 for XMC Peripheral Library for XMC4000 Family by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
