#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf48130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf482c0 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0xf3fec0 .functor NOT 1, L_0xf7c9b0, C4<0>, C4<0>, C4<0>;
L_0xf40250 .functor XOR 1, L_0xf7c640, L_0xf7c7c0, C4<0>, C4<0>;
L_0xf405e0 .functor XOR 1, L_0xf40250, L_0xf7c890, C4<0>, C4<0>;
v0xf7b4d0_0 .net *"_ivl_10", 0 0, L_0xf7c890;  1 drivers
v0xf7b5d0_0 .net *"_ivl_12", 0 0, L_0xf405e0;  1 drivers
v0xf7b6b0_0 .net *"_ivl_2", 0 0, L_0xf7c580;  1 drivers
v0xf7b770_0 .net *"_ivl_4", 0 0, L_0xf7c640;  1 drivers
v0xf7b850_0 .net *"_ivl_6", 0 0, L_0xf7c7c0;  1 drivers
v0xf7b980_0 .net *"_ivl_8", 0 0, L_0xf40250;  1 drivers
v0xf7ba60_0 .net "a", 0 0, v0xf40a80_0;  1 drivers
v0xf7bb00_0 .net "b", 0 0, v0xf40e10_0;  1 drivers
v0xf7bba0_0 .var "clk", 0 0;
v0xf7bcd0_0 .net "out_dut", 0 0, v0xf7b0c0_0;  1 drivers
v0xf7bd70_0 .net "out_ref", 0 0, L_0xf7c3a0;  1 drivers
v0xf7be40_0 .net "sel", 0 0, v0xf7a8c0_0;  1 drivers
v0xf7bee0_0 .var/2u "stats1", 159 0;
v0xf7bf80_0 .var/2u "strobe", 0 0;
v0xf7c020_0 .net "tb_match", 0 0, L_0xf7c9b0;  1 drivers
v0xf7c0e0_0 .net "tb_mismatch", 0 0, L_0xf3fec0;  1 drivers
v0xf7c1a0_0 .net "wavedrom_enable", 0 0, v0xf7a990_0;  1 drivers
v0xf7c270_0 .net "wavedrom_title", 511 0, v0xf7aa80_0;  1 drivers
L_0xf7c580 .concat [ 1 0 0 0], L_0xf7c3a0;
L_0xf7c640 .concat [ 1 0 0 0], L_0xf7c3a0;
L_0xf7c7c0 .concat [ 1 0 0 0], v0xf7b0c0_0;
L_0xf7c890 .concat [ 1 0 0 0], L_0xf7c3a0;
L_0xf7c9b0 .cmp/eeq 1, L_0xf7c580, L_0xf405e0;
S_0xf4dc30 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0xf482c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0xf3f8b0_0 .net "a", 0 0, v0xf40a80_0;  alias, 1 drivers
v0xf3fc40_0 .net "b", 0 0, v0xf40e10_0;  alias, 1 drivers
v0xf3ffd0_0 .net "out", 0 0, L_0xf7c3a0;  alias, 1 drivers
v0xf40360_0 .net "sel", 0 0, v0xf7a8c0_0;  alias, 1 drivers
L_0xf7c3a0 .functor MUXZ 1, v0xf40a80_0, v0xf40e10_0, v0xf7a8c0_0, C4<>;
S_0xf7a090 .scope module, "stim1" "stimulus_gen" 3 95, 3 16 0, S_0xf482c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xf40a80_0 .var "a", 0 0;
v0xf40e10_0 .var "b", 0 0;
v0xf7a820_0 .net "clk", 0 0, v0xf7bba0_0;  1 drivers
v0xf7a8c0_0 .var "sel", 0 0;
v0xf7a990_0 .var "wavedrom_enable", 0 0;
v0xf7aa80_0 .var "wavedrom_title", 511 0;
E_0xf4d830/0 .event negedge, v0xf7a820_0;
E_0xf4d830/1 .event posedge, v0xf7a820_0;
E_0xf4d830 .event/or E_0xf4d830/0, E_0xf4d830/1;
E_0xf4d5d0 .event negedge, v0xf7a820_0;
E_0xf389f0 .event posedge, v0xf7a820_0;
S_0xf7a3c0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0xf7a090;
 .timescale -12 -12;
v0xf406f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf7a620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0xf7a090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf7abe0 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0xf482c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0xf7aea0_0 .net "a", 0 0, v0xf40a80_0;  alias, 1 drivers
v0xf7afb0_0 .net "b", 0 0, v0xf40e10_0;  alias, 1 drivers
v0xf7b0c0_0 .var "out", 0 0;
v0xf7b160_0 .net "sel", 0 0, v0xf7a8c0_0;  alias, 1 drivers
E_0xf4d380 .event anyedge, v0xf40360_0, v0xf3f8b0_0, v0xf3fc40_0;
S_0xf7b2b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xf482c0;
 .timescale -12 -12;
E_0xf4ae90 .event anyedge, v0xf7bf80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf7bf80_0;
    %nor/r;
    %assign/vec4 v0xf7bf80_0, 0;
    %wait E_0xf4ae90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf7a090;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf4d5d0;
    %wait E_0xf389f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf389f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %wait E_0xf4d5d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf7a620;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d830;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xf7a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf40e10_0, 0;
    %assign/vec4 v0xf40a80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xf7abe0;
T_4 ;
    %wait E_0xf4d380;
    %load/vec4 v0xf7b160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf7b0c0_0, 0, 1;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0xf7aea0_0;
    %store/vec4 v0xf7b0c0_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0xf7afb0_0;
    %store/vec4 v0xf7b0c0_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xf482c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7bf80_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xf482c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xf7bba0_0;
    %inv;
    %store/vec4 v0xf7bba0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xf482c0;
T_7 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf7a820_0, v0xf7c0e0_0, v0xf7ba60_0, v0xf7bb00_0, v0xf7be40_0, v0xf7bd70_0, v0xf7bcd0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xf482c0;
T_8 ;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xf482c0;
T_9 ;
    %wait E_0xf4d830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf7bee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7bee0_0, 4, 32;
    %load/vec4 v0xf7c020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7bee0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf7bee0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7bee0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xf7bd70_0;
    %load/vec4 v0xf7bd70_0;
    %load/vec4 v0xf7bcd0_0;
    %xor;
    %load/vec4 v0xf7bd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7bee0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xf7bee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7bee0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mux2to1/mux2to1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/mux2to1/iter0/response3/top_module.sv";
