{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731362834422 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731362834450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731362834490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731362834497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731362834497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731362834910 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731362835479 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731362835479 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731362835504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731362835504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731362835504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731362835504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731362835504 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731362835504 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731362835507 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxD " "Pin TxD not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TxD } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 360 1232 1408 376 "TxD" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD1\[3\] " "Pin BCD1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD1[3] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD1\[2\] " "Pin BCD1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD1[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD1\[1\] " "Pin BCD1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD1[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD1\[0\] " "Pin BCD1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD1[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD2\[3\] " "Pin BCD2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD2[3] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD2\[2\] " "Pin BCD2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD2[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD2\[1\] " "Pin BCD2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD2[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD2\[0\] " "Pin BCD2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BCD2[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[2\] " "Pin MSTL\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MSTL[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 56 1224 1400 72 "MSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[1\] " "Pin MSTL\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MSTL[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 56 1224 1400 72 "MSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[0\] " "Pin MSTL\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MSTL[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 56 1224 1400 72 "MSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[2\] " "Pin SSTL\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SSTL[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 72 1224 1400 88 "SSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[1\] " "Pin SSTL\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SSTL[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 72 1224 1400 88 "SSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[0\] " "Pin SSTL\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SSTL[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 72 1224 1400 88 "SSTL" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RxD " "Pin RxD not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RxD } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { -104 -112 56 -88 "RxD" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1\[0\] " "Pin SW1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 88 -112 56 104 "SW1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1\[1\] " "Pin SW1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 88 -112 56 104 "SW1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1\[2\] " "Pin SW1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 88 -112 56 104 "SW1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1\[3\] " "Pin SW1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1[3] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 88 -112 56 104 "SW1" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2\[0\] " "Pin SW2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2[0] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 104 -112 56 120 "SW2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2\[1\] " "Pin SW2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2[1] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 104 -112 56 120 "SW2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2\[2\] " "Pin SW2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2[2] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 104 -112 56 120 "SW2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2\[3\] " "Pin SW2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2[3] } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 104 -112 56 120 "SW2" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GReset } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 256 -112 56 272 "GReset" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSCS " "Pin SSCS not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SSCS } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 56 -112 56 72 "SSCS" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GClock } } } { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 232 -112 56 248 "GClock" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731362836619 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731362836619 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731362837025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731362837026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731362837027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731362837027 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731362837027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731362837051 ""}  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 232 -112 56 248 "GClock" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731362837051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1MHz  " "Automatically promoted node clk_div:inst2\|clock_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731362837051 ""}  } { { "clk_div.vhd" "" { Text "G:/Desktop/Final Project/clk_div.vhd" 36 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731362837051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731362837052 ""}  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 256 -112 56 272 "GReset" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/Final Project/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731362837052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731362837386 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731362837387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731362837387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731362837388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731362837389 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731362837390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731362837390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731362837390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731362837390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731362837390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731362837390 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 10 15 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 10 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731362837395 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731362837395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731362837395 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731362837396 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731362837396 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731362837396 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731362837419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731362839321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731362839520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731362839533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731362843084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731362843084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731362843404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "G:/Desktop/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731362845333 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731362845333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731362846322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731362846323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731362846323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731362846339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731362846388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731362846671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731362846787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731362847064 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731362847371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Desktop/Final Project/output_files/project.fit.smsg " "Generated suppressed messages file G:/Desktop/Final Project/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731362848310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6255 " "Peak virtual memory: 6255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731362848621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:07:28 2024 " "Processing ended: Mon Nov 11 17:07:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731362848621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731362848621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731362848621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731362848621 ""}
