// Seed: 3403124850
module module_0 ();
  parameter id_1 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd78
) (
    input  tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri1 _id_3,
    output tri0 id_4,
    output tri  id_5,
    input  wand id_6,
    output tri  id_7,
    input  tri  id_8,
    output wire id_9,
    input  tri  id_10
);
  logic [id_3 : -1] id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri0 id_11
);
  logic id_13;
  module_0 modCall_1 ();
endmodule
