// Seed: 4279457424
program module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2 = -1;
endprogram
module module_1 #(
    parameter id_1  = 32'd35,
    parameter id_12 = 32'd29,
    parameter id_16 = 32'd2,
    parameter id_8  = 32'd22
) (
    output logic id_0,
    input supply1 _id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply0 id_6,
    input wand id_7
    , id_11,
    input wor _id_8,
    input wire id_9
);
  localparam id_12 = 1;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_2 = 0;
  logic [7:0][1 : id_12] id_13, id_14;
  logic id_15;
  _id_16 :
  assert property (@(id_1 + -1) id_14[id_1].id_15)
    @(posedge -1'b0 - id_7) begin : LABEL_0
      #1 id_0 <= id_9;
    end
  logic id_17;
  assign id_15 = id_11;
  xnor primCall (id_6, id_11, id_7, id_9);
  parameter id_18 = 1;
  wire [id_16 : ~  -1  !==  1] id_19;
  assign id_15[-1'b0 : id_8] = 1;
  logic id_20 = 1;
endmodule
