
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k pdc.v

yosys> verific -vlog2k pdc.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pdc.v'

yosys> synth_rs -top pdc -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top pdc

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] pdc.v:3: compiling module 'pdc'
VERIFIC-WARNING [VERI-1209] pdc.v:1426: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1427: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1428: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1429: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1430: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1431: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1432: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1434: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1435: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1437: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1438: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1439: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1440: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1441: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1442: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1443: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1444: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1445: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1446: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1447: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1449: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1450: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1451: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1452: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1453: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1454: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1455: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1456: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1457: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1458: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1460: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1461: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1462: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1463: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1464: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1465: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1466: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1467: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1469: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1470: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1471: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1472: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1473: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1474: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1475: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1476: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1477: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1478: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1479: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1480: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1481: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1482: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1484: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1485: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1486: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1487: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1488: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1489: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1490: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1491: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1492: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1493: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1494: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1496: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1497: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1498: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1500: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1501: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1502: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1505: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1508: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1509: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1511: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1512: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1513: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1514: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1515: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1516: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1517: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1522: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1523: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1524: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1525: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1527: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1528: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1529: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1530: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1531: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1532: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1533: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1535: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1537: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1539: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1541: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1543: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1545: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1546: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1547: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1548: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1549: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1550: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1551: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1552: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1554: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1556: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1557: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1558: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1559: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1560: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1561: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1562: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1563: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1565: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1566: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1569: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1570: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1571: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1572: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1573: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1574: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1575: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1576: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1577: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1578: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1579: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1580: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1581: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1582: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1584: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1585: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1587: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1590: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1592: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1593: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1594: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1595: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1596: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1597: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1598: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1600: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1602: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1603: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1605: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1606: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1616: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1618: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1619: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1623: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1625: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1626: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1627: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1630: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1636: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1638: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1640: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1644: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1645: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1646: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1649: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1650: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1654: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1656: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1659: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1661: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1663: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1669: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1670: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1671: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1672: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1675: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1677: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1678: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1680: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1682: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1683: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1685: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1688: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1689: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1690: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1692: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1693: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1694: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1702: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1704: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1705: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1706: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1712: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1713: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1716: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1718: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1720: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1721: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1722: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1723: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1725: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1726: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1729: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1730: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1731: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1734: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1735: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1736: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1738: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1739: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1740: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1741: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1742: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1743: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1744: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1745: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1746: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1747: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1748: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1749: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1750: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1752: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1753: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1759: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1760: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1761: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1762: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1766: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1767: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1772: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1773: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1774: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1775: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1776: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1779: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1781: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1782: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1783: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1785: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1786: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1788: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1790: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1793: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1794: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1799: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1800: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1802: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1803: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1804: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1805: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1811: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1812: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1813: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1814: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1815: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1816: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1818: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1819: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1822: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1826: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1827: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1828: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1831: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1832: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1833: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1834: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1835: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1836: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1837: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1838: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1842: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1843: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1844: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1846: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1847: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1848: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1849: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1851: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1852: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1853: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1854: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1855: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1856: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1857: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1858: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1859: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1860: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1861: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1862: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1863: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1864: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1866: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1869: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1870: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1871: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1872: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1873: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1874: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1875: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1876: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1877: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1878: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1879: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1880: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1881: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1882: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1883: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1884: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1885: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1886: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1887: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1888: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1889: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1890: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1891: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1892: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1893: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1894: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1895: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1896: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1897: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1898: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1899: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1900: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1901: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1902: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1903: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1904: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1905: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1907: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1908: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1909: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1910: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1911: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1912: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1913: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1914: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1915: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1916: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1917: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1918: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1919: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1920: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1921: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1922: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1923: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1924: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1925: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1926: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1927: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1928: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1929: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1930: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1931: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1932: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1933: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1934: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1935: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1936: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1937: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1938: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1939: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1940: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1941: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1942: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1943: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1944: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1945: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1946: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1947: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1948: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1949: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1950: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1951: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1952: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1953: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1954: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1955: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1956: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1957: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1958: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1959: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1960: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1961: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1962: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1963: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1965: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1966: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1967: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1968: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1969: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1970: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1971: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1972: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1973: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1974: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1975: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1976: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1977: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1978: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1979: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1980: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1981: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1982: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1983: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1984: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1985: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1986: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1987: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1988: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1989: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1991: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1992: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1993: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1994: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1995: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1996: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1997: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1998: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:1999: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2000: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2001: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2002: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2003: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2004: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2005: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2006: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2007: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2008: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2010: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2011: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2012: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2013: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2014: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2015: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2016: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2017: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2018: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2019: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2020: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2021: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2022: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2023: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2024: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2025: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2026: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2027: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2028: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2029: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2031: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2032: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2034: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2035: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2036: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2037: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2038: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2039: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2040: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2041: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2042: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2043: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2044: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2046: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2047: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2048: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2049: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2050: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2051: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2052: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2053: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2055: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2058: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2059: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2060: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2061: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2062: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2063: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2064: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2065: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2066: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2067: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2068: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2069: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2070: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2071: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2073: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2074: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2075: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2076: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2077: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2079: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2080: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2081: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2082: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2083: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2085: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2086: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2087: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2089: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2091: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2092: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2093: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2094: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2095: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2097: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2098: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2099: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2100: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2101: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2102: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2103: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2104: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2105: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2106: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2107: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2108: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2109: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2110: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2111: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2112: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2113: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2114: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2115: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2116: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2117: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2118: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2119: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2120: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2122: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2123: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2124: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2125: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2126: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2128: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2129: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2130: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2131: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2133: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2134: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2135: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2136: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2137: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2138: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2139: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2140: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2141: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2142: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2145: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2146: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2147: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2148: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2149: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2150: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2151: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2152: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2153: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2154: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2155: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2156: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2158: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2159: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2160: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2163: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2164: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2165: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2166: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2167: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2168: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2170: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2171: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2172: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2173: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2174: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2175: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2177: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2178: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2179: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2180: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2181: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2183: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2185: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2186: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2187: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2188: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2189: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2190: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2191: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2192: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2193: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2194: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2195: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2196: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2198: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2199: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2200: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2201: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2202: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2203: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2204: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2205: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2206: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2207: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2208: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2209: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2210: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2211: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2212: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2213: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2214: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2215: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2216: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2217: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2218: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2219: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2220: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2221: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2222: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2223: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2224: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2225: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2226: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2227: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2229: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2230: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2231: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2232: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2233: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2234: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2235: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2236: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2237: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2239: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2240: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2241: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2242: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2243: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2244: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2245: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2246: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2247: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2248: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2249: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2250: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2251: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2252: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2253: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2254: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2255: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2256: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2257: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2258: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2259: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2260: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2261: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2262: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2263: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2264: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2265: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2266: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2267: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2268: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2269: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2270: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2271: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2272: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2273: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2274: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2275: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2276: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2277: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2278: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2279: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2280: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2281: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2282: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2283: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2284: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2285: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2286: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2287: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2288: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2289: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2290: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2291: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2292: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2293: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2294: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2295: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2296: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2297: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2298: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2299: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2300: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2301: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2302: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2303: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2304: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2305: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2306: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2307: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2308: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2310: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2311: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2312: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2313: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2314: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2315: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2316: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2317: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2318: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2319: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2320: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2321: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2322: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2323: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2325: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2326: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2327: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2328: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2329: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2330: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2331: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2332: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2333: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2334: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2335: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2336: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2337: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2338: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2339: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2340: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2341: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2342: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2343: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2345: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2346: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2347: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2348: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2349: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2350: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2351: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2352: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2353: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2354: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2355: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2356: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2357: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2358: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2359: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2360: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2361: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2362: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2363: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2364: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2365: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2366: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2367: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2368: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2369: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2371: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2372: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2373: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2374: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2375: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2376: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2377: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2378: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2379: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2380: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2381: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2382: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2383: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2384: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2385: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2386: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2387: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2389: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2390: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2391: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2392: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2393: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2394: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2395: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2396: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2397: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2398: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2399: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2400: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2401: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2402: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2403: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2404: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2405: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2406: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2407: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2408: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2409: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2410: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2411: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2412: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2413: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2415: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2416: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2417: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2418: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2419: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2420: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2421: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2422: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2423: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2424: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2425: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2426: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2427: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2428: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2430: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2431: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2432: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2433: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2434: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2435: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2437: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2438: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2439: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2440: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2441: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2442: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2443: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2444: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2445: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2446: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2447: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2448: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2449: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2450: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2451: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2452: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2453: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2454: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2455: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2456: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2457: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2458: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2459: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2460: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2461: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2462: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2463: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2464: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2465: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2466: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2467: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2469: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2470: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2471: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2472: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2473: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2474: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2475: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2476: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2477: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2478: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2480: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2481: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2482: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2483: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2484: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2485: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2486: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2487: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2488: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2489: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2490: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2492: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2493: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2494: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2497: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2498: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2499: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2500: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2501: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2503: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2504: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2506: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2507: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2508: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2509: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2510: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2511: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2512: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2513: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2514: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2515: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2516: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2517: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2518: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2519: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2520: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2522: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2523: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2524: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2525: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2526: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2527: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2528: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2529: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2532: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2533: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2534: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2535: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2537: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2538: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2539: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2540: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2542: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2545: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2546: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2547: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2548: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2549: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2550: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2551: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2552: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2554: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2555: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2556: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2557: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2558: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2559: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2560: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2561: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2562: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2563: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2564: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2565: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2566: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2569: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2570: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2571: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2572: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2573: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2576: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2577: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2578: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2579: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2580: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2581: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2582: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2583: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2584: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2585: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2587: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2590: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2591: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2593: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2595: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2597: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2598: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2599: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2602: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2603: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2605: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2606: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2607: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2610: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2611: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2614: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2615: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2617: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2619: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2621: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2623: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2624: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2625: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2626: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2627: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2631: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2632: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2633: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2636: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2637: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2638: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2639: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2642: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2643: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2644: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2645: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2646: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2647: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2649: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2652: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2653: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2654: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2655: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2656: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2657: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2659: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2661: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2663: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2664: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2665: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2666: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2667: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2668: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2669: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2670: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2674: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2675: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2676: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2677: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2680: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2681: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2682: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2683: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2685: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2686: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2688: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2690: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2691: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2692: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2693: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2694: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2695: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2697: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2699: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2703: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2704: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2708: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2710: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2712: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2716: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2717: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2718: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2719: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2720: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2722: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2723: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2725: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2726: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2729: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2730: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2733: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2734: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2735: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2736: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2737: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2738: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2739: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2740: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2741: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2742: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2743: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2744: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2745: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2746: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2747: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2748: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2749: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2750: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2752: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2754: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2755: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2759: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2761: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2762: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2763: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2764: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2765: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2766: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2769: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2771: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2772: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2773: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2774: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2775: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2776: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2777: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2781: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2782: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2783: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2784: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2785: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2786: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2787: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2788: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2790: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2793: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2794: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2795: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2800: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2802: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2803: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2807: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2811: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2812: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2813: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2815: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2817: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2818: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2819: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2820: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2822: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2824: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2826: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2827: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2828: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] pdc.v:2831: expression size 64 truncated to fit in target size 1
Importing module pdc.

3.4.1. Analyzing design hierarchy..
Top module:  \pdc

3.4.2. Analyzing design hierarchy..
Top module:  \pdc
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 1406 unused wires.
<suppressed ~1407 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module pdc...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.35. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_3$pdc.v:1426$1409 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_3$pdc.v:1426$1409 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_5$pdc.v:1427$1412 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_5$pdc.v:1427$1412 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_7$pdc.v:1428$1415 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_9$pdc.v:1429$1418 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_9$pdc.v:1429$1418 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_11$pdc.v:1430$1421 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_11$pdc.v:1430$1421 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_13$pdc.v:1431$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_13$pdc.v:1431$1424 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_15$pdc.v:1432$1427 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_15$pdc.v:1432$1427 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_17$pdc.v:1433$1430 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_19$pdc.v:1434$1433 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_19$pdc.v:1434$1433 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_21$pdc.v:1435$1436 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_21$pdc.v:1435$1436 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_23$pdc.v:1436$1439 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_23$pdc.v:1436$1439 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_25$pdc.v:1437$1442 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_27$pdc.v:1438$1445 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_27$pdc.v:1438$1445 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_29$pdc.v:1439$1448 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_31$pdc.v:1440$1451 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_31$pdc.v:1440$1451 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_33$pdc.v:1441$1454 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_33$pdc.v:1441$1454 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_35$pdc.v:1442$1457 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_35$pdc.v:1442$1457 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_37$pdc.v:1443$1460 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_37$pdc.v:1443$1460 ($shr).
Removed top 19 bits (of 64) from port A of cell pdc.$verific$shift_right_39$pdc.v:1444$1463 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_39$pdc.v:1444$1463 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_41$pdc.v:1445$1466 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_41$pdc.v:1445$1466 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_43$pdc.v:1446$1469 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_43$pdc.v:1446$1469 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_45$pdc.v:1447$1472 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_47$pdc.v:1448$1475 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_47$pdc.v:1448$1475 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_49$pdc.v:1449$1478 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_51$pdc.v:1450$1481 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_53$pdc.v:1451$1484 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_55$pdc.v:1452$1487 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_57$pdc.v:1453$1490 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_57$pdc.v:1453$1490 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_59$pdc.v:1454$1493 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_59$pdc.v:1454$1493 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_61$pdc.v:1455$1496 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_61$pdc.v:1455$1496 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_63$pdc.v:1456$1499 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_65$pdc.v:1457$1502 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_65$pdc.v:1457$1502 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_67$pdc.v:1458$1505 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_67$pdc.v:1458$1505 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_69$pdc.v:1459$1508 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_71$pdc.v:1460$1511 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_71$pdc.v:1460$1511 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_73$pdc.v:1461$1514 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_73$pdc.v:1461$1514 ($shr).
Removed top 10 bits (of 32) from port A of cell pdc.$verific$shift_right_75$pdc.v:1462$1517 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_75$pdc.v:1462$1517 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_77$pdc.v:1463$1520 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_77$pdc.v:1463$1520 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_79$pdc.v:1464$1523 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_79$pdc.v:1464$1523 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_81$pdc.v:1465$1526 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_81$pdc.v:1465$1526 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_83$pdc.v:1466$1529 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_83$pdc.v:1466$1529 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_85$pdc.v:1467$1532 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_85$pdc.v:1467$1532 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_87$pdc.v:1468$1535 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_87$pdc.v:1468$1535 ($shr).
Removed top 24 bits (of 64) from port A of cell pdc.$verific$shift_right_89$pdc.v:1469$1538 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_89$pdc.v:1469$1538 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_91$pdc.v:1470$1541 ($shr).
Removed top 3 bits (of 8) from port A of cell pdc.$verific$shift_right_93$pdc.v:1471$1544 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_93$pdc.v:1471$1544 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_95$pdc.v:1472$1547 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_97$pdc.v:1473$1550 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_97$pdc.v:1473$1550 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_99$pdc.v:1474$1553 ($shr).
Removed top 10 bits (of 32) from port A of cell pdc.$verific$shift_right_101$pdc.v:1475$1556 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_101$pdc.v:1475$1556 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_103$pdc.v:1476$1559 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_103$pdc.v:1476$1559 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_105$pdc.v:1477$1562 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_105$pdc.v:1477$1562 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_107$pdc.v:1478$1565 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_107$pdc.v:1478$1565 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_109$pdc.v:1479$1568 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_109$pdc.v:1479$1568 ($shr).
Removed top 12 bits (of 32) from port A of cell pdc.$verific$shift_right_111$pdc.v:1480$1571 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_111$pdc.v:1480$1571 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_113$pdc.v:1481$1574 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_115$pdc.v:1482$1577 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_115$pdc.v:1482$1577 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_117$pdc.v:1483$1580 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_117$pdc.v:1483$1580 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_119$pdc.v:1484$1583 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_119$pdc.v:1484$1583 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_121$pdc.v:1485$1586 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_121$pdc.v:1485$1586 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_123$pdc.v:1486$1589 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_123$pdc.v:1486$1589 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_125$pdc.v:1487$1592 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_125$pdc.v:1487$1592 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_127$pdc.v:1488$1595 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_127$pdc.v:1488$1595 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_129$pdc.v:1489$1598 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_129$pdc.v:1489$1598 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_131$pdc.v:1490$1601 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_133$pdc.v:1491$1604 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_133$pdc.v:1491$1604 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_135$pdc.v:1492$1607 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_137$pdc.v:1493$1610 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_137$pdc.v:1493$1610 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_139$pdc.v:1494$1613 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_141$pdc.v:1495$1616 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_141$pdc.v:1495$1616 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_143$pdc.v:1496$1619 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_143$pdc.v:1496$1619 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_145$pdc.v:1497$1622 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_145$pdc.v:1497$1622 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_147$pdc.v:1498$1625 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_147$pdc.v:1498$1625 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_149$pdc.v:1499$1628 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_149$pdc.v:1499$1628 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_151$pdc.v:1500$1631 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_153$pdc.v:1501$1634 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_155$pdc.v:1502$1637 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_157$pdc.v:1503$1640 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_157$pdc.v:1503$1640 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_159$pdc.v:1504$1643 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_159$pdc.v:1504$1643 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_161$pdc.v:1505$1646 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_163$pdc.v:1506$1649 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_163$pdc.v:1506$1649 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_165$pdc.v:1507$1652 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_165$pdc.v:1507$1652 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_167$pdc.v:1508$1655 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_169$pdc.v:1509$1658 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_169$pdc.v:1509$1658 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_171$pdc.v:1510$1661 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_171$pdc.v:1510$1661 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_173$pdc.v:1511$1664 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_173$pdc.v:1511$1664 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_175$pdc.v:1512$1667 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_175$pdc.v:1512$1667 ($shr).
Removed top 15 bits (of 32) from port A of cell pdc.$verific$shift_right_177$pdc.v:1513$1670 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_177$pdc.v:1513$1670 ($shr).
Removed top 15 bits (of 16) from port A of cell pdc.$verific$shift_right_179$pdc.v:1514$1673 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_179$pdc.v:1514$1673 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_181$pdc.v:1515$1676 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_181$pdc.v:1515$1676 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_183$pdc.v:1516$1679 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_185$pdc.v:1517$1682 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_185$pdc.v:1517$1682 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_187$pdc.v:1518$1685 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_187$pdc.v:1518$1685 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_189$pdc.v:1519$1688 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_189$pdc.v:1519$1688 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_191$pdc.v:1520$1691 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_191$pdc.v:1520$1691 ($shr).
Removed top 24 bits (of 64) from port A of cell pdc.$verific$shift_right_193$pdc.v:1521$1694 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_193$pdc.v:1521$1694 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_195$pdc.v:1522$1697 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_197$pdc.v:1523$1700 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_199$pdc.v:1524$1703 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_199$pdc.v:1524$1703 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_201$pdc.v:1525$1706 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_203$pdc.v:1526$1709 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_203$pdc.v:1526$1709 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_205$pdc.v:1527$1712 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_207$pdc.v:1528$1715 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_207$pdc.v:1528$1715 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_209$pdc.v:1529$1718 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_211$pdc.v:1530$1721 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_211$pdc.v:1530$1721 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_213$pdc.v:1531$1724 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_215$pdc.v:1532$1727 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_217$pdc.v:1533$1730 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_217$pdc.v:1533$1730 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_219$pdc.v:1534$1733 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_219$pdc.v:1534$1733 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_221$pdc.v:1535$1736 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_221$pdc.v:1535$1736 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_223$pdc.v:1536$1739 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_223$pdc.v:1536$1739 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_225$pdc.v:1537$1742 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_225$pdc.v:1537$1742 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_227$pdc.v:1538$1745 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_227$pdc.v:1538$1745 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_229$pdc.v:1539$1748 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_231$pdc.v:1540$1751 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_231$pdc.v:1540$1751 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_233$pdc.v:1541$1754 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_233$pdc.v:1541$1754 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_235$pdc.v:1542$1757 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_235$pdc.v:1542$1757 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_237$pdc.v:1543$1760 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_237$pdc.v:1543$1760 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_239$pdc.v:1544$1763 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_241$pdc.v:1545$1766 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_241$pdc.v:1545$1766 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_243$pdc.v:1546$1769 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_245$pdc.v:1547$1772 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_245$pdc.v:1547$1772 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_247$pdc.v:1548$1775 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_249$pdc.v:1549$1778 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_249$pdc.v:1549$1778 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_251$pdc.v:1550$1781 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_253$pdc.v:1551$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_253$pdc.v:1551$1784 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_255$pdc.v:1552$1787 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_255$pdc.v:1552$1787 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_257$pdc.v:1553$1790 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_257$pdc.v:1553$1790 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_259$pdc.v:1554$1793 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_259$pdc.v:1554$1793 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_261$pdc.v:1555$1796 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_261$pdc.v:1555$1796 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_263$pdc.v:1556$1799 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_263$pdc.v:1556$1799 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_265$pdc.v:1557$1802 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_265$pdc.v:1557$1802 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_267$pdc.v:1558$1805 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_269$pdc.v:1559$1808 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_269$pdc.v:1559$1808 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_271$pdc.v:1560$1811 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_271$pdc.v:1560$1811 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_273$pdc.v:1561$1814 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_275$pdc.v:1562$1817 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_277$pdc.v:1563$1820 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_279$pdc.v:1564$1823 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_279$pdc.v:1564$1823 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_281$pdc.v:1565$1826 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_283$pdc.v:1566$1829 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_285$pdc.v:1567$1832 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_287$pdc.v:1568$1835 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_287$pdc.v:1568$1835 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_289$pdc.v:1569$1838 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_289$pdc.v:1569$1838 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_291$pdc.v:1570$1841 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_293$pdc.v:1571$1844 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_293$pdc.v:1571$1844 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_295$pdc.v:1572$1847 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_297$pdc.v:1573$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_297$pdc.v:1573$1850 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_299$pdc.v:1574$1853 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_299$pdc.v:1574$1853 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_301$pdc.v:1575$1856 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_301$pdc.v:1575$1856 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_303$pdc.v:1576$1859 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_303$pdc.v:1576$1859 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_305$pdc.v:1577$1862 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_307$pdc.v:1578$1865 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_307$pdc.v:1578$1865 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_309$pdc.v:1579$1868 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_311$pdc.v:1580$1871 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_313$pdc.v:1581$1874 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_313$pdc.v:1581$1874 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_315$pdc.v:1582$1877 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_315$pdc.v:1582$1877 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_317$pdc.v:1583$1880 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_317$pdc.v:1583$1880 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_319$pdc.v:1584$1883 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_319$pdc.v:1584$1883 ($shr).
Removed top 12 bits (of 32) from port A of cell pdc.$verific$shift_right_321$pdc.v:1585$1886 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_321$pdc.v:1585$1886 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_323$pdc.v:1586$1889 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_323$pdc.v:1586$1889 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_325$pdc.v:1587$1892 ($shr).
Removed top 5 bits (of 32) from port A of cell pdc.$verific$shift_right_327$pdc.v:1588$1895 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_327$pdc.v:1588$1895 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_329$pdc.v:1589$1898 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_329$pdc.v:1589$1898 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_331$pdc.v:1590$1901 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_333$pdc.v:1591$1904 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_333$pdc.v:1591$1904 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_335$pdc.v:1592$1907 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_335$pdc.v:1592$1907 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_339$pdc.v:1594$1911 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_341$pdc.v:1595$1914 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_343$pdc.v:1596$1917 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_345$pdc.v:1597$1920 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_345$pdc.v:1597$1920 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_347$pdc.v:1598$1923 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_347$pdc.v:1598$1923 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_349$pdc.v:1599$1926 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_349$pdc.v:1599$1926 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_351$pdc.v:1600$1929 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_351$pdc.v:1600$1929 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_353$pdc.v:1601$1932 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_355$pdc.v:1602$1935 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_357$pdc.v:1603$1938 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_359$pdc.v:1604$1941 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_361$pdc.v:1605$1944 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_363$pdc.v:1606$1947 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_363$pdc.v:1606$1947 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_365$pdc.v:1607$1950 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_365$pdc.v:1607$1950 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_367$pdc.v:1608$1953 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_369$pdc.v:1609$1956 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_369$pdc.v:1609$1956 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_371$pdc.v:1610$1959 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_371$pdc.v:1610$1959 ($shr).
Removed top 24 bits (of 64) from port A of cell pdc.$verific$shift_right_373$pdc.v:1611$1962 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_373$pdc.v:1611$1962 ($shr).
Removed top 10 bits (of 64) from port A of cell pdc.$verific$shift_right_375$pdc.v:1612$1965 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_375$pdc.v:1612$1965 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_377$pdc.v:1613$1968 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_379$pdc.v:1614$1971 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_381$pdc.v:1615$1974 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_381$pdc.v:1615$1974 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_383$pdc.v:1616$1977 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_385$pdc.v:1617$1980 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_385$pdc.v:1617$1980 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_387$pdc.v:1618$1983 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_387$pdc.v:1618$1983 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_389$pdc.v:1619$1986 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_391$pdc.v:1620$1989 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_391$pdc.v:1620$1989 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_393$pdc.v:1621$1992 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_395$pdc.v:1622$1995 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_395$pdc.v:1622$1995 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_397$pdc.v:1623$1998 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_397$pdc.v:1623$1998 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_399$pdc.v:1624$2001 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_399$pdc.v:1624$2001 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_401$pdc.v:1625$2004 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_401$pdc.v:1625$2004 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_403$pdc.v:1626$2007 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_405$pdc.v:1627$2010 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_407$pdc.v:1628$2013 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_409$pdc.v:1629$2016 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_411$pdc.v:1630$2019 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_413$pdc.v:1631$2022 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_413$pdc.v:1631$2022 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_415$pdc.v:1632$2025 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_415$pdc.v:1632$2025 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_417$pdc.v:1633$2028 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_417$pdc.v:1633$2028 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_419$pdc.v:1634$2031 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_419$pdc.v:1634$2031 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_421$pdc.v:1635$2034 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_423$pdc.v:1636$2037 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_423$pdc.v:1636$2037 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_425$pdc.v:1637$2040 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_425$pdc.v:1637$2040 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_427$pdc.v:1638$2043 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_429$pdc.v:1639$2046 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_429$pdc.v:1639$2046 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_431$pdc.v:1640$2049 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_431$pdc.v:1640$2049 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_433$pdc.v:1641$2052 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_433$pdc.v:1641$2052 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_435$pdc.v:1642$2055 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_435$pdc.v:1642$2055 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_437$pdc.v:1643$2058 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_437$pdc.v:1643$2058 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_439$pdc.v:1644$2061 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_441$pdc.v:1645$2064 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_441$pdc.v:1645$2064 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_443$pdc.v:1646$2067 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_443$pdc.v:1646$2067 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_445$pdc.v:1647$2070 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_447$pdc.v:1648$2073 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_447$pdc.v:1648$2073 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_449$pdc.v:1649$2076 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_449$pdc.v:1649$2076 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_451$pdc.v:1650$2079 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_451$pdc.v:1650$2079 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_453$pdc.v:1651$2082 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_453$pdc.v:1651$2082 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_455$pdc.v:1652$2085 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_455$pdc.v:1652$2085 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_457$pdc.v:1653$2088 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_457$pdc.v:1653$2088 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_459$pdc.v:1654$2091 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_459$pdc.v:1654$2091 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_461$pdc.v:1655$2094 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_461$pdc.v:1655$2094 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_463$pdc.v:1656$2097 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_463$pdc.v:1656$2097 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_465$pdc.v:1657$2100 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_465$pdc.v:1657$2100 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_467$pdc.v:1658$2103 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_467$pdc.v:1658$2103 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_469$pdc.v:1659$2106 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_469$pdc.v:1659$2106 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_471$pdc.v:1660$2109 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_471$pdc.v:1660$2109 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_473$pdc.v:1661$2112 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_475$pdc.v:1662$2115 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_477$pdc.v:1663$2118 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_477$pdc.v:1663$2118 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_479$pdc.v:1664$2121 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_479$pdc.v:1664$2121 ($shr).
Removed top 6 bits (of 16) from port A of cell pdc.$verific$shift_right_481$pdc.v:1665$2124 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_481$pdc.v:1665$2124 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_483$pdc.v:1666$2127 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_485$pdc.v:1667$2130 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_487$pdc.v:1668$2133 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_487$pdc.v:1668$2133 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_489$pdc.v:1669$2136 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_489$pdc.v:1669$2136 ($shr).
Removed top 6 bits (of 16) from port A of cell pdc.$verific$shift_right_491$pdc.v:1670$2139 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_491$pdc.v:1670$2139 ($shr).
Removed top 28 bits (of 32) from port A of cell pdc.$verific$shift_right_493$pdc.v:1671$2142 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_493$pdc.v:1671$2142 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_495$pdc.v:1672$2145 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_497$pdc.v:1673$2148 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_497$pdc.v:1673$2148 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_499$pdc.v:1674$2151 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_499$pdc.v:1674$2151 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_501$pdc.v:1675$2154 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_501$pdc.v:1675$2154 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_503$pdc.v:1676$2157 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_503$pdc.v:1676$2157 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_505$pdc.v:1677$2160 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_505$pdc.v:1677$2160 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_507$pdc.v:1678$2163 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_507$pdc.v:1678$2163 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_509$pdc.v:1679$2166 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_509$pdc.v:1679$2166 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_511$pdc.v:1680$2169 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_511$pdc.v:1680$2169 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_513$pdc.v:1681$2172 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_513$pdc.v:1681$2172 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_515$pdc.v:1682$2175 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_515$pdc.v:1682$2175 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_517$pdc.v:1683$2178 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_517$pdc.v:1683$2178 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_519$pdc.v:1684$2181 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_519$pdc.v:1684$2181 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_521$pdc.v:1685$2184 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_521$pdc.v:1685$2184 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_523$pdc.v:1686$2187 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_523$pdc.v:1686$2187 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_525$pdc.v:1687$2190 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_525$pdc.v:1687$2190 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_527$pdc.v:1688$2193 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_527$pdc.v:1688$2193 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_529$pdc.v:1689$2196 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_531$pdc.v:1690$2199 ($shr).
Removed top 24 bits (of 64) from port A of cell pdc.$verific$shift_right_533$pdc.v:1691$2202 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_533$pdc.v:1691$2202 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_535$pdc.v:1692$2205 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_537$pdc.v:1693$2208 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_537$pdc.v:1693$2208 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_539$pdc.v:1694$2211 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_539$pdc.v:1694$2211 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_541$pdc.v:1695$2214 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_541$pdc.v:1695$2214 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_543$pdc.v:1696$2217 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_543$pdc.v:1696$2217 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_545$pdc.v:1697$2220 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_547$pdc.v:1698$2223 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_547$pdc.v:1698$2223 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_549$pdc.v:1699$2226 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_551$pdc.v:1700$2229 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_551$pdc.v:1700$2229 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_553$pdc.v:1701$2232 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_553$pdc.v:1701$2232 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_555$pdc.v:1702$2235 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_555$pdc.v:1702$2235 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_557$pdc.v:1703$2238 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_557$pdc.v:1703$2238 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_559$pdc.v:1704$2241 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_559$pdc.v:1704$2241 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_561$pdc.v:1705$2244 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_561$pdc.v:1705$2244 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_563$pdc.v:1706$2247 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_563$pdc.v:1706$2247 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_565$pdc.v:1707$2250 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_565$pdc.v:1707$2250 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_567$pdc.v:1708$2253 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_567$pdc.v:1708$2253 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_569$pdc.v:1709$2256 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_569$pdc.v:1709$2256 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_571$pdc.v:1710$2259 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_571$pdc.v:1710$2259 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_573$pdc.v:1711$2262 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_573$pdc.v:1711$2262 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_575$pdc.v:1712$2265 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_575$pdc.v:1712$2265 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_577$pdc.v:1713$2268 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_577$pdc.v:1713$2268 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_579$pdc.v:1714$2271 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_579$pdc.v:1714$2271 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_581$pdc.v:1715$2274 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_581$pdc.v:1715$2274 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_583$pdc.v:1716$2277 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_583$pdc.v:1716$2277 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_585$pdc.v:1717$2280 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_585$pdc.v:1717$2280 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_587$pdc.v:1718$2283 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_587$pdc.v:1718$2283 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_589$pdc.v:1719$2286 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_589$pdc.v:1719$2286 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_591$pdc.v:1720$2289 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_591$pdc.v:1720$2289 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_593$pdc.v:1721$2292 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_593$pdc.v:1721$2292 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_595$pdc.v:1722$2295 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_595$pdc.v:1722$2295 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_597$pdc.v:1723$2298 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_597$pdc.v:1723$2298 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_599$pdc.v:1724$2301 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_601$pdc.v:1725$2304 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_601$pdc.v:1725$2304 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_603$pdc.v:1726$2307 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_605$pdc.v:1727$2310 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_607$pdc.v:1728$2313 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_607$pdc.v:1728$2313 ($shr).
Removed top 6 bits (of 16) from port A of cell pdc.$verific$shift_right_609$pdc.v:1729$2316 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_609$pdc.v:1729$2316 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_611$pdc.v:1730$2319 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_611$pdc.v:1730$2319 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_613$pdc.v:1731$2322 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_613$pdc.v:1731$2322 ($shr).
Removed top 24 bits (of 32) from port A of cell pdc.$verific$shift_right_615$pdc.v:1732$2325 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_615$pdc.v:1732$2325 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_617$pdc.v:1733$2328 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_617$pdc.v:1733$2328 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_619$pdc.v:1734$2331 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_619$pdc.v:1734$2331 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_621$pdc.v:1735$2334 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_621$pdc.v:1735$2334 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_623$pdc.v:1736$2337 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_625$pdc.v:1737$2340 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_627$pdc.v:1738$2343 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_627$pdc.v:1738$2343 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_629$pdc.v:1739$2346 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_629$pdc.v:1739$2346 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_631$pdc.v:1740$2349 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_631$pdc.v:1740$2349 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_633$pdc.v:1741$2352 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_633$pdc.v:1741$2352 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_635$pdc.v:1742$2355 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_635$pdc.v:1742$2355 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_637$pdc.v:1743$2358 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_639$pdc.v:1744$2361 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_639$pdc.v:1744$2361 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_641$pdc.v:1745$2364 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_641$pdc.v:1745$2364 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_643$pdc.v:1746$2367 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_643$pdc.v:1746$2367 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_645$pdc.v:1747$2370 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_645$pdc.v:1747$2370 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_647$pdc.v:1748$2373 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_647$pdc.v:1748$2373 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_649$pdc.v:1749$2376 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_649$pdc.v:1749$2376 ($shr).
Removed top 14 bits (of 32) from port A of cell pdc.$verific$shift_right_651$pdc.v:1750$2379 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_651$pdc.v:1750$2379 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_653$pdc.v:1751$2382 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_655$pdc.v:1752$2385 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_655$pdc.v:1752$2385 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_657$pdc.v:1753$2388 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_659$pdc.v:1754$2391 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_659$pdc.v:1754$2391 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_661$pdc.v:1755$2394 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_663$pdc.v:1756$2397 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_665$pdc.v:1757$2400 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_665$pdc.v:1757$2400 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_667$pdc.v:1758$2403 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_667$pdc.v:1758$2403 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_669$pdc.v:1759$2406 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_669$pdc.v:1759$2406 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_671$pdc.v:1760$2409 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_671$pdc.v:1760$2409 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_673$pdc.v:1761$2412 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_675$pdc.v:1762$2415 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_675$pdc.v:1762$2415 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_677$pdc.v:1763$2418 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_677$pdc.v:1763$2418 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_679$pdc.v:1764$2421 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_679$pdc.v:1764$2421 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_681$pdc.v:1765$2424 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_683$pdc.v:1766$2427 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_683$pdc.v:1766$2427 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_685$pdc.v:1767$2430 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_687$pdc.v:1768$2433 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_687$pdc.v:1768$2433 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_689$pdc.v:1769$2436 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_691$pdc.v:1770$2439 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_693$pdc.v:1771$2442 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_693$pdc.v:1771$2442 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_695$pdc.v:1772$2445 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_695$pdc.v:1772$2445 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_697$pdc.v:1773$2448 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_697$pdc.v:1773$2448 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_699$pdc.v:1774$2451 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_699$pdc.v:1774$2451 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_701$pdc.v:1775$2454 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_703$pdc.v:1776$2457 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_703$pdc.v:1776$2457 ($shr).
Removed top 30 bits (of 64) from port A of cell pdc.$verific$shift_right_705$pdc.v:1777$2460 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_705$pdc.v:1777$2460 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_707$pdc.v:1778$2463 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_709$pdc.v:1779$2466 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_711$pdc.v:1780$2469 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_711$pdc.v:1780$2469 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_713$pdc.v:1781$2472 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_713$pdc.v:1781$2472 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_715$pdc.v:1782$2475 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_715$pdc.v:1782$2475 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_717$pdc.v:1783$2478 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_717$pdc.v:1783$2478 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_719$pdc.v:1784$2481 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_719$pdc.v:1784$2481 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_721$pdc.v:1785$2484 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_721$pdc.v:1785$2484 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_723$pdc.v:1786$2487 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_723$pdc.v:1786$2487 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_725$pdc.v:1787$2490 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_725$pdc.v:1787$2490 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_727$pdc.v:1788$2493 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_727$pdc.v:1788$2493 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_729$pdc.v:1789$2496 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_729$pdc.v:1789$2496 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_731$pdc.v:1790$2499 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_731$pdc.v:1790$2499 ($shr).
Removed top 24 bits (of 64) from port A of cell pdc.$verific$shift_right_733$pdc.v:1791$2502 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_733$pdc.v:1791$2502 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_735$pdc.v:1792$2505 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_735$pdc.v:1792$2505 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_737$pdc.v:1793$2508 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_737$pdc.v:1793$2508 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_739$pdc.v:1794$2511 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_739$pdc.v:1794$2511 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_741$pdc.v:1795$2514 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_741$pdc.v:1795$2514 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_743$pdc.v:1796$2517 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_743$pdc.v:1796$2517 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_745$pdc.v:1797$2520 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_745$pdc.v:1797$2520 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_747$pdc.v:1798$2523 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_747$pdc.v:1798$2523 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_749$pdc.v:1799$2526 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_749$pdc.v:1799$2526 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_751$pdc.v:1800$2529 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_751$pdc.v:1800$2529 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_753$pdc.v:1801$2532 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_755$pdc.v:1802$2535 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_755$pdc.v:1802$2535 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_757$pdc.v:1803$2538 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_759$pdc.v:1804$2541 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_759$pdc.v:1804$2541 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_761$pdc.v:1805$2544 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_763$pdc.v:1806$2547 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_763$pdc.v:1806$2547 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_765$pdc.v:1807$2550 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_765$pdc.v:1807$2550 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_767$pdc.v:1808$2553 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_767$pdc.v:1808$2553 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_769$pdc.v:1809$2556 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_769$pdc.v:1809$2556 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_771$pdc.v:1810$2559 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_771$pdc.v:1810$2559 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_773$pdc.v:1811$2562 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_773$pdc.v:1811$2562 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_775$pdc.v:1812$2565 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_775$pdc.v:1812$2565 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_777$pdc.v:1813$2568 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_777$pdc.v:1813$2568 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_779$pdc.v:1814$2571 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_779$pdc.v:1814$2571 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_781$pdc.v:1815$2574 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_781$pdc.v:1815$2574 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_783$pdc.v:1816$2577 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_785$pdc.v:1817$2580 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_785$pdc.v:1817$2580 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_787$pdc.v:1818$2583 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_787$pdc.v:1818$2583 ($shr).
Removed top 63 bits (of 64) from port A of cell pdc.$verific$shift_right_789$pdc.v:1819$2586 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_789$pdc.v:1819$2586 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_791$pdc.v:1820$2589 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_793$pdc.v:1821$2592 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_793$pdc.v:1821$2592 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_795$pdc.v:1822$2595 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_795$pdc.v:1822$2595 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_797$pdc.v:1823$2598 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_797$pdc.v:1823$2598 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_799$pdc.v:1824$2601 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_799$pdc.v:1824$2601 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_801$pdc.v:1825$2604 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_801$pdc.v:1825$2604 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_803$pdc.v:1826$2607 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_803$pdc.v:1826$2607 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_805$pdc.v:1827$2610 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_807$pdc.v:1828$2613 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_809$pdc.v:1829$2616 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_809$pdc.v:1829$2616 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_811$pdc.v:1830$2619 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_811$pdc.v:1830$2619 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_813$pdc.v:1831$2622 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_813$pdc.v:1831$2622 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_815$pdc.v:1832$2625 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_817$pdc.v:1833$2628 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_817$pdc.v:1833$2628 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_819$pdc.v:1834$2631 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_819$pdc.v:1834$2631 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_821$pdc.v:1835$2634 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_821$pdc.v:1835$2634 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_823$pdc.v:1836$2637 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_823$pdc.v:1836$2637 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_825$pdc.v:1837$2640 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_825$pdc.v:1837$2640 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_827$pdc.v:1838$2643 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_829$pdc.v:1839$2646 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_829$pdc.v:1839$2646 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_831$pdc.v:1840$2649 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_831$pdc.v:1840$2649 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_833$pdc.v:1841$2652 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_835$pdc.v:1842$2655 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_835$pdc.v:1842$2655 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_837$pdc.v:1843$2658 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_839$pdc.v:1844$2661 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_841$pdc.v:1845$2664 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_841$pdc.v:1845$2664 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_843$pdc.v:1846$2667 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_843$pdc.v:1846$2667 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_845$pdc.v:1847$2670 ($shr).
Removed top 19 bits (of 64) from port A of cell pdc.$verific$shift_right_847$pdc.v:1848$2673 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_847$pdc.v:1848$2673 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_849$pdc.v:1849$2676 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_849$pdc.v:1849$2676 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_851$pdc.v:1850$2679 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_851$pdc.v:1850$2679 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_853$pdc.v:1851$2682 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_855$pdc.v:1852$2685 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_855$pdc.v:1852$2685 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_857$pdc.v:1853$2688 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_857$pdc.v:1853$2688 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_859$pdc.v:1854$2691 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_859$pdc.v:1854$2691 ($shr).
Removed top 10 bits (of 64) from port A of cell pdc.$verific$shift_right_861$pdc.v:1855$2694 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_861$pdc.v:1855$2694 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_863$pdc.v:1856$2697 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_865$pdc.v:1857$2700 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_867$pdc.v:1858$2703 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_867$pdc.v:1858$2703 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_869$pdc.v:1859$2706 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_869$pdc.v:1859$2706 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_871$pdc.v:1860$2709 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_873$pdc.v:1861$2712 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_873$pdc.v:1861$2712 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_875$pdc.v:1862$2715 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_877$pdc.v:1863$2718 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_877$pdc.v:1863$2718 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_879$pdc.v:1864$2721 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_879$pdc.v:1864$2721 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_881$pdc.v:1865$2724 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_881$pdc.v:1865$2724 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_883$pdc.v:1866$2727 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_885$pdc.v:1867$2730 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_885$pdc.v:1867$2730 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_887$pdc.v:1868$2733 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_887$pdc.v:1868$2733 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_889$pdc.v:1869$2736 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_889$pdc.v:1869$2736 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_891$pdc.v:1870$2739 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_891$pdc.v:1870$2739 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_893$pdc.v:1871$2742 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_893$pdc.v:1871$2742 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_895$pdc.v:1872$2745 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_897$pdc.v:1873$2748 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_897$pdc.v:1873$2748 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_899$pdc.v:1874$2751 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_901$pdc.v:1875$2754 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_901$pdc.v:1875$2754 ($shr).
Removed top 8 bits (of 32) from port A of cell pdc.$verific$shift_right_903$pdc.v:1876$2757 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_903$pdc.v:1876$2757 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_905$pdc.v:1877$2760 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_907$pdc.v:1878$2763 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_907$pdc.v:1878$2763 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_909$pdc.v:1879$2766 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_911$pdc.v:1880$2769 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_911$pdc.v:1880$2769 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_913$pdc.v:1881$2772 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_913$pdc.v:1881$2772 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_915$pdc.v:1882$2775 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_915$pdc.v:1882$2775 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_917$pdc.v:1883$2778 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_917$pdc.v:1883$2778 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_919$pdc.v:1884$2781 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_919$pdc.v:1884$2781 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_921$pdc.v:1885$2784 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_923$pdc.v:1886$2787 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_923$pdc.v:1886$2787 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_925$pdc.v:1887$2790 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_927$pdc.v:1888$2793 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_927$pdc.v:1888$2793 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_929$pdc.v:1889$2796 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_931$pdc.v:1890$2799 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_933$pdc.v:1891$2802 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_933$pdc.v:1891$2802 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_935$pdc.v:1892$2805 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_935$pdc.v:1892$2805 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_937$pdc.v:1893$2808 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_937$pdc.v:1893$2808 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_939$pdc.v:1894$2811 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_941$pdc.v:1895$2814 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_941$pdc.v:1895$2814 ($shr).
Removed top 31 bits (of 32) from port A of cell pdc.$verific$shift_right_943$pdc.v:1896$2817 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_943$pdc.v:1896$2817 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_945$pdc.v:1897$2820 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_945$pdc.v:1897$2820 ($shr).
Removed top 15 bits (of 16) from port A of cell pdc.$verific$shift_right_947$pdc.v:1898$2823 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_947$pdc.v:1898$2823 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_949$pdc.v:1899$2826 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_951$pdc.v:1900$2829 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_951$pdc.v:1900$2829 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_953$pdc.v:1901$2832 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_955$pdc.v:1902$2835 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_957$pdc.v:1903$2838 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_959$pdc.v:1904$2841 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_959$pdc.v:1904$2841 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_961$pdc.v:1905$2844 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_963$pdc.v:1906$2847 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_965$pdc.v:1907$2850 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_965$pdc.v:1907$2850 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_967$pdc.v:1908$2853 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_967$pdc.v:1908$2853 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_969$pdc.v:1909$2856 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_971$pdc.v:1910$2859 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_973$pdc.v:1911$2862 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_973$pdc.v:1911$2862 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_975$pdc.v:1912$2865 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_977$pdc.v:1913$2868 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_979$pdc.v:1914$2871 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_979$pdc.v:1914$2871 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_981$pdc.v:1915$2874 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_981$pdc.v:1915$2874 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_983$pdc.v:1916$2877 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_983$pdc.v:1916$2877 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_985$pdc.v:1917$2880 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_985$pdc.v:1917$2880 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_987$pdc.v:1918$2883 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_989$pdc.v:1919$2886 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_989$pdc.v:1919$2886 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_991$pdc.v:1920$2889 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_991$pdc.v:1920$2889 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_993$pdc.v:1921$2892 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_995$pdc.v:1922$2895 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_997$pdc.v:1923$2898 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_999$pdc.v:1924$2901 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_999$pdc.v:1924$2901 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_1001$pdc.v:1925$2904 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1001$pdc.v:1925$2904 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1003$pdc.v:1926$2907 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1005$pdc.v:1927$2910 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1005$pdc.v:1927$2910 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1007$pdc.v:1928$2913 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1009$pdc.v:1929$2916 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1009$pdc.v:1929$2916 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1011$pdc.v:1930$2919 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1011$pdc.v:1930$2919 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1013$pdc.v:1931$2922 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1015$pdc.v:1932$2925 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1015$pdc.v:1932$2925 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1017$pdc.v:1933$2928 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1017$pdc.v:1933$2928 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1019$pdc.v:1934$2931 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1021$pdc.v:1935$2934 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1023$pdc.v:1936$2937 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1025$pdc.v:1937$2940 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_1027$pdc.v:1938$2943 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1027$pdc.v:1938$2943 ($shr).
Removed top 31 bits (of 64) from port A of cell pdc.$verific$shift_right_1029$pdc.v:1939$2946 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1029$pdc.v:1939$2946 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1031$pdc.v:1940$2949 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1033$pdc.v:1941$2952 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1035$pdc.v:1942$2955 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1037$pdc.v:1943$2958 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1039$pdc.v:1944$2961 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1039$pdc.v:1944$2961 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1041$pdc.v:1945$2964 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1041$pdc.v:1945$2964 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1043$pdc.v:1946$2967 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1043$pdc.v:1946$2967 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1045$pdc.v:1947$2970 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1047$pdc.v:1948$2973 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1049$pdc.v:1949$2976 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1051$pdc.v:1950$2979 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1051$pdc.v:1950$2979 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1053$pdc.v:1951$2982 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1053$pdc.v:1951$2982 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1055$pdc.v:1952$2985 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1055$pdc.v:1952$2985 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1057$pdc.v:1953$2988 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1057$pdc.v:1953$2988 ($shr).
Removed top 5 bits (of 32) from port A of cell pdc.$verific$shift_right_1059$pdc.v:1954$2991 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1059$pdc.v:1954$2991 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1061$pdc.v:1955$2994 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1063$pdc.v:1956$2997 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1065$pdc.v:1957$3000 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1065$pdc.v:1957$3000 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_1067$pdc.v:1958$3003 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1067$pdc.v:1958$3003 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1069$pdc.v:1959$3006 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1069$pdc.v:1959$3006 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1071$pdc.v:1960$3009 ($shr).
Removed top 28 bits (of 32) from port A of cell pdc.$verific$shift_right_1073$pdc.v:1961$3012 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1073$pdc.v:1961$3012 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_1075$pdc.v:1962$3015 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1075$pdc.v:1962$3015 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1077$pdc.v:1963$3018 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1077$pdc.v:1963$3018 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1079$pdc.v:1964$3021 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1079$pdc.v:1964$3021 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1081$pdc.v:1965$3024 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1083$pdc.v:1966$3027 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1083$pdc.v:1966$3027 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1085$pdc.v:1967$3030 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1087$pdc.v:1968$3033 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1087$pdc.v:1968$3033 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1089$pdc.v:1969$3036 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1091$pdc.v:1970$3039 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1091$pdc.v:1970$3039 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1093$pdc.v:1971$3042 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1095$pdc.v:1972$3045 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1095$pdc.v:1972$3045 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1097$pdc.v:1973$3048 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1097$pdc.v:1973$3048 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1099$pdc.v:1974$3051 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1099$pdc.v:1974$3051 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1101$pdc.v:1975$3054 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1103$pdc.v:1976$3057 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_1105$pdc.v:1977$3060 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1105$pdc.v:1977$3060 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1107$pdc.v:1978$3063 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1109$pdc.v:1979$3066 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1109$pdc.v:1979$3066 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1111$pdc.v:1980$3069 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1113$pdc.v:1981$3072 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_1115$pdc.v:1982$3075 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1115$pdc.v:1982$3075 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_1117$pdc.v:1983$3078 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1117$pdc.v:1983$3078 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1119$pdc.v:1984$3081 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1121$pdc.v:1985$3084 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1123$pdc.v:1986$3087 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1125$pdc.v:1987$3090 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1127$pdc.v:1988$3093 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1129$pdc.v:1989$3096 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1129$pdc.v:1989$3096 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1131$pdc.v:1990$3099 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1131$pdc.v:1990$3099 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1133$pdc.v:1991$3102 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1135$pdc.v:1992$3105 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1135$pdc.v:1992$3105 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1137$pdc.v:1993$3108 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_1139$pdc.v:1994$3111 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1139$pdc.v:1994$3111 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1141$pdc.v:1995$3114 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1143$pdc.v:1996$3117 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1145$pdc.v:1997$3120 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1147$pdc.v:1998$3123 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1149$pdc.v:1999$3126 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1149$pdc.v:1999$3126 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1151$pdc.v:2000$3129 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1151$pdc.v:2000$3129 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1153$pdc.v:2001$3132 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1153$pdc.v:2001$3132 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1155$pdc.v:2002$3135 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1155$pdc.v:2002$3135 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1157$pdc.v:2003$3138 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1157$pdc.v:2003$3138 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1159$pdc.v:2004$3141 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1161$pdc.v:2005$3144 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1163$pdc.v:2006$3147 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1163$pdc.v:2006$3147 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1165$pdc.v:2007$3150 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1165$pdc.v:2007$3150 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1167$pdc.v:2008$3153 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1169$pdc.v:2009$3156 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1171$pdc.v:2010$3159 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1173$pdc.v:2011$3162 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1173$pdc.v:2011$3162 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1175$pdc.v:2012$3165 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1177$pdc.v:2013$3168 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1179$pdc.v:2014$3171 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1181$pdc.v:2015$3174 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1181$pdc.v:2015$3174 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1183$pdc.v:2016$3177 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1183$pdc.v:2016$3177 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1185$pdc.v:2017$3180 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1187$pdc.v:2018$3183 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_1189$pdc.v:2019$3186 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1189$pdc.v:2019$3186 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1191$pdc.v:2020$3189 ($shr).
Removed top 5 bits (of 32) from port A of cell pdc.$verific$shift_right_1193$pdc.v:2021$3192 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1193$pdc.v:2021$3192 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_1195$pdc.v:2022$3195 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1195$pdc.v:2022$3195 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1197$pdc.v:2023$3198 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1199$pdc.v:2024$3201 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1201$pdc.v:2025$3204 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1203$pdc.v:2026$3207 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1203$pdc.v:2026$3207 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1205$pdc.v:2027$3210 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1205$pdc.v:2027$3210 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1207$pdc.v:2028$3213 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1209$pdc.v:2029$3216 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1211$pdc.v:2030$3219 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1211$pdc.v:2030$3219 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1213$pdc.v:2031$3222 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1213$pdc.v:2031$3222 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_1215$pdc.v:2032$3225 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1215$pdc.v:2032$3225 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1217$pdc.v:2033$3228 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1217$pdc.v:2033$3228 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1219$pdc.v:2034$3231 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1221$pdc.v:2035$3234 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1223$pdc.v:2036$3237 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1225$pdc.v:2037$3240 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1227$pdc.v:2038$3243 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1229$pdc.v:2039$3246 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1231$pdc.v:2040$3249 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1233$pdc.v:2041$3252 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1235$pdc.v:2042$3255 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1235$pdc.v:2042$3255 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1237$pdc.v:2043$3258 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1239$pdc.v:2044$3261 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1241$pdc.v:2045$3264 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1241$pdc.v:2045$3264 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1243$pdc.v:2046$3267 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1245$pdc.v:2047$3270 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1245$pdc.v:2047$3270 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1247$pdc.v:2048$3273 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1247$pdc.v:2048$3273 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1249$pdc.v:2049$3276 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1251$pdc.v:2050$3279 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1253$pdc.v:2051$3282 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1253$pdc.v:2051$3282 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_1255$pdc.v:2052$3285 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1255$pdc.v:2052$3285 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1257$pdc.v:2053$3288 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1257$pdc.v:2053$3288 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1259$pdc.v:2054$3291 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1259$pdc.v:2054$3291 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1261$pdc.v:2055$3294 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1263$pdc.v:2056$3297 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1263$pdc.v:2056$3297 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1265$pdc.v:2057$3300 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1265$pdc.v:2057$3300 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_1267$pdc.v:2058$3303 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1267$pdc.v:2058$3303 ($shr).
Removed top 15 bits (of 16) from port A of cell pdc.$verific$shift_right_1269$pdc.v:2059$3306 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1269$pdc.v:2059$3306 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1271$pdc.v:2060$3309 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_1273$pdc.v:2061$3312 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1273$pdc.v:2061$3312 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1275$pdc.v:2062$3315 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1277$pdc.v:2063$3318 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1279$pdc.v:2064$3321 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1281$pdc.v:2065$3324 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1281$pdc.v:2065$3324 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_1283$pdc.v:2066$3327 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1283$pdc.v:2066$3327 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1285$pdc.v:2067$3330 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1287$pdc.v:2068$3333 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1289$pdc.v:2069$3336 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1291$pdc.v:2070$3339 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1293$pdc.v:2071$3342 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_1295$pdc.v:2072$3345 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1295$pdc.v:2072$3345 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1297$pdc.v:2073$3348 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1297$pdc.v:2073$3348 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1299$pdc.v:2074$3351 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1301$pdc.v:2075$3354 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1303$pdc.v:2076$3357 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1303$pdc.v:2076$3357 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_1305$pdc.v:2077$3360 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1305$pdc.v:2077$3360 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1307$pdc.v:2078$3363 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1309$pdc.v:2079$3366 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1311$pdc.v:2080$3369 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1313$pdc.v:2081$3372 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1313$pdc.v:2081$3372 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1315$pdc.v:2082$3375 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1315$pdc.v:2082$3375 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1317$pdc.v:2083$3378 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1317$pdc.v:2083$3378 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1319$pdc.v:2084$3381 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1321$pdc.v:2085$3384 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1321$pdc.v:2085$3384 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1323$pdc.v:2086$3387 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1323$pdc.v:2086$3387 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1325$pdc.v:2087$3390 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1325$pdc.v:2087$3390 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1327$pdc.v:2088$3393 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1327$pdc.v:2088$3393 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1329$pdc.v:2089$3396 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1329$pdc.v:2089$3396 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1331$pdc.v:2090$3399 ($shr).
Removed top 15 bits (of 16) from port A of cell pdc.$verific$shift_right_1333$pdc.v:2091$3402 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1333$pdc.v:2091$3402 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1335$pdc.v:2092$3405 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1337$pdc.v:2093$3408 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1339$pdc.v:2094$3411 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1341$pdc.v:2095$3414 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1343$pdc.v:2096$3417 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1343$pdc.v:2096$3417 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1345$pdc.v:2097$3420 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1347$pdc.v:2098$3423 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1349$pdc.v:2099$3426 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1351$pdc.v:2100$3429 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1351$pdc.v:2100$3429 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1353$pdc.v:2101$3432 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1353$pdc.v:2101$3432 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1355$pdc.v:2102$3435 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1357$pdc.v:2103$3438 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1359$pdc.v:2104$3441 ($shr).
Removed top 10 bits (of 64) from port A of cell pdc.$verific$shift_right_1361$pdc.v:2105$3444 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1361$pdc.v:2105$3444 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1363$pdc.v:2106$3447 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1365$pdc.v:2107$3450 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1365$pdc.v:2107$3450 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1367$pdc.v:2108$3453 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1369$pdc.v:2109$3456 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1369$pdc.v:2109$3456 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1371$pdc.v:2110$3459 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1371$pdc.v:2110$3459 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1373$pdc.v:2111$3462 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1373$pdc.v:2111$3462 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1375$pdc.v:2112$3465 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1377$pdc.v:2113$3468 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1379$pdc.v:2114$3471 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1381$pdc.v:2115$3474 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1381$pdc.v:2115$3474 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1383$pdc.v:2116$3477 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1385$pdc.v:2117$3480 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1385$pdc.v:2117$3480 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1387$pdc.v:2118$3483 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1387$pdc.v:2118$3483 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1389$pdc.v:2119$3486 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1391$pdc.v:2120$3489 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1393$pdc.v:2121$3492 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1393$pdc.v:2121$3492 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1395$pdc.v:2122$3495 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1395$pdc.v:2122$3495 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1397$pdc.v:2123$3498 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1399$pdc.v:2124$3501 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1399$pdc.v:2124$3501 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1401$pdc.v:2125$3504 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1403$pdc.v:2126$3507 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1403$pdc.v:2126$3507 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1405$pdc.v:2127$3510 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1405$pdc.v:2127$3510 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1407$pdc.v:2128$3513 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1407$pdc.v:2128$3513 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1409$pdc.v:2129$3516 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1411$pdc.v:2130$3519 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1413$pdc.v:2131$3522 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1415$pdc.v:2132$3525 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1415$pdc.v:2132$3525 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1417$pdc.v:2133$3528 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1417$pdc.v:2133$3528 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1419$pdc.v:2134$3531 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1421$pdc.v:2135$3534 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1423$pdc.v:2136$3537 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1425$pdc.v:2137$3540 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1425$pdc.v:2137$3540 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1427$pdc.v:2138$3543 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1429$pdc.v:2139$3546 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1431$pdc.v:2140$3549 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1431$pdc.v:2140$3549 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1433$pdc.v:2141$3552 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1435$pdc.v:2142$3555 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1435$pdc.v:2142$3555 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_1437$pdc.v:2143$3558 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1437$pdc.v:2143$3558 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_1439$pdc.v:2144$3561 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1439$pdc.v:2144$3561 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1441$pdc.v:2145$3564 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1441$pdc.v:2145$3564 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1443$pdc.v:2146$3567 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1443$pdc.v:2146$3567 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1445$pdc.v:2147$3570 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1447$pdc.v:2148$3573 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1449$pdc.v:2149$3576 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1451$pdc.v:2150$3579 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_1453$pdc.v:2151$3582 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1453$pdc.v:2151$3582 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_1455$pdc.v:2152$3585 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1455$pdc.v:2152$3585 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1457$pdc.v:2153$3588 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1459$pdc.v:2154$3591 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1459$pdc.v:2154$3591 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1461$pdc.v:2155$3594 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1463$pdc.v:2156$3597 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1463$pdc.v:2156$3597 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1465$pdc.v:2157$3600 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1467$pdc.v:2158$3603 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1469$pdc.v:2159$3606 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1471$pdc.v:2160$3609 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1471$pdc.v:2160$3609 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1473$pdc.v:2161$3612 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1473$pdc.v:2161$3612 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_1475$pdc.v:2162$3615 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1475$pdc.v:2162$3615 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1477$pdc.v:2163$3618 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1477$pdc.v:2163$3618 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1479$pdc.v:2164$3621 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1481$pdc.v:2165$3624 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1483$pdc.v:2166$3627 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1485$pdc.v:2167$3630 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1485$pdc.v:2167$3630 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1487$pdc.v:2168$3633 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1489$pdc.v:2169$3636 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1489$pdc.v:2169$3636 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1491$pdc.v:2170$3639 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1493$pdc.v:2171$3642 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1493$pdc.v:2171$3642 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1495$pdc.v:2172$3645 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1497$pdc.v:2173$3648 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1499$pdc.v:2174$3651 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1499$pdc.v:2174$3651 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1501$pdc.v:2175$3654 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1503$pdc.v:2176$3657 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1505$pdc.v:2177$3660 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1505$pdc.v:2177$3660 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1507$pdc.v:2178$3663 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1507$pdc.v:2178$3663 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1509$pdc.v:2179$3666 ($shr).
Removed top 5 bits (of 32) from port A of cell pdc.$verific$shift_right_1511$pdc.v:2180$3669 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1511$pdc.v:2180$3669 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1513$pdc.v:2181$3672 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1513$pdc.v:2181$3672 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_1515$pdc.v:2182$3675 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1515$pdc.v:2182$3675 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1517$pdc.v:2183$3678 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_1519$pdc.v:2184$3681 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1519$pdc.v:2184$3681 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1521$pdc.v:2185$3684 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1523$pdc.v:2186$3687 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_1525$pdc.v:2187$3690 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1525$pdc.v:2187$3690 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_1527$pdc.v:2188$3693 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1527$pdc.v:2188$3693 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1529$pdc.v:2189$3696 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1531$pdc.v:2190$3699 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1533$pdc.v:2191$3702 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1535$pdc.v:2192$3705 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1535$pdc.v:2192$3705 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1537$pdc.v:2193$3708 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1537$pdc.v:2193$3708 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1539$pdc.v:2194$3711 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1539$pdc.v:2194$3711 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1541$pdc.v:2195$3714 ($shr).
Removed top 31 bits (of 32) from port A of cell pdc.$verific$shift_right_1543$pdc.v:2196$3717 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1543$pdc.v:2196$3717 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1545$pdc.v:2197$3720 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1545$pdc.v:2197$3720 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1547$pdc.v:2198$3723 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1549$pdc.v:2199$3726 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1549$pdc.v:2199$3726 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1551$pdc.v:2200$3729 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1551$pdc.v:2200$3729 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1553$pdc.v:2201$3732 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1553$pdc.v:2201$3732 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1555$pdc.v:2202$3735 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1555$pdc.v:2202$3735 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1557$pdc.v:2203$3738 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1557$pdc.v:2203$3738 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_1559$pdc.v:2204$3741 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1559$pdc.v:2204$3741 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1561$pdc.v:2205$3744 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1563$pdc.v:2206$3747 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1565$pdc.v:2207$3750 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1567$pdc.v:2208$3753 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1569$pdc.v:2209$3756 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1571$pdc.v:2210$3759 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1571$pdc.v:2210$3759 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1573$pdc.v:2211$3762 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1575$pdc.v:2212$3765 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1577$pdc.v:2213$3768 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1579$pdc.v:2214$3771 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1581$pdc.v:2215$3774 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1581$pdc.v:2215$3774 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_1583$pdc.v:2216$3777 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1583$pdc.v:2216$3777 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_1585$pdc.v:2217$3780 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1585$pdc.v:2217$3780 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1587$pdc.v:2218$3783 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1589$pdc.v:2219$3786 ($shr).
Removed top 7 bits (of 32) from port A of cell pdc.$verific$shift_right_1591$pdc.v:2220$3789 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1591$pdc.v:2220$3789 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_1593$pdc.v:2221$3792 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1593$pdc.v:2221$3792 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1595$pdc.v:2222$3795 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1595$pdc.v:2222$3795 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1597$pdc.v:2223$3798 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1597$pdc.v:2223$3798 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1599$pdc.v:2224$3801 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1601$pdc.v:2225$3804 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1603$pdc.v:2226$3807 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1605$pdc.v:2227$3810 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1605$pdc.v:2227$3810 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1607$pdc.v:2228$3813 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1607$pdc.v:2228$3813 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1609$pdc.v:2229$3816 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1609$pdc.v:2229$3816 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1611$pdc.v:2230$3819 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1613$pdc.v:2231$3822 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1615$pdc.v:2232$3825 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1617$pdc.v:2233$3828 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1617$pdc.v:2233$3828 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_1619$pdc.v:2234$3831 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1619$pdc.v:2234$3831 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1621$pdc.v:2235$3834 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1621$pdc.v:2235$3834 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_1623$pdc.v:2236$3837 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1623$pdc.v:2236$3837 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1625$pdc.v:2237$3840 ($shr).
Removed top 30 bits (of 64) from port A of cell pdc.$verific$shift_right_1627$pdc.v:2238$3843 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1627$pdc.v:2238$3843 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1629$pdc.v:2239$3846 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1631$pdc.v:2240$3849 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1631$pdc.v:2240$3849 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1633$pdc.v:2241$3852 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1635$pdc.v:2242$3855 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1637$pdc.v:2243$3858 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1637$pdc.v:2243$3858 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1639$pdc.v:2244$3861 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_1641$pdc.v:2245$3864 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1641$pdc.v:2245$3864 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_1643$pdc.v:2246$3867 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1643$pdc.v:2246$3867 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_1645$pdc.v:2247$3870 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1645$pdc.v:2247$3870 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1647$pdc.v:2248$3873 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1647$pdc.v:2248$3873 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_1649$pdc.v:2249$3876 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1649$pdc.v:2249$3876 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1651$pdc.v:2250$3879 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1653$pdc.v:2251$3882 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1653$pdc.v:2251$3882 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1655$pdc.v:2252$3885 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1655$pdc.v:2252$3885 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1657$pdc.v:2253$3888 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1657$pdc.v:2253$3888 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1659$pdc.v:2254$3891 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_1661$pdc.v:2255$3894 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1661$pdc.v:2255$3894 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1663$pdc.v:2256$3897 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1663$pdc.v:2256$3897 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_1665$pdc.v:2257$3900 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1665$pdc.v:2257$3900 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1667$pdc.v:2258$3903 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1667$pdc.v:2258$3903 ($shr).
Removed top 11 bits (of 32) from port A of cell pdc.$verific$shift_right_1669$pdc.v:2259$3906 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1669$pdc.v:2259$3906 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1671$pdc.v:2260$3909 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1671$pdc.v:2260$3909 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1673$pdc.v:2261$3912 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1675$pdc.v:2262$3915 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1677$pdc.v:2263$3918 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1677$pdc.v:2263$3918 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1679$pdc.v:2264$3921 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1679$pdc.v:2264$3921 ($shr).
Removed top 31 bits (of 32) from port A of cell pdc.$verific$shift_right_1681$pdc.v:2265$3924 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1681$pdc.v:2265$3924 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_1683$pdc.v:2266$3927 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1683$pdc.v:2266$3927 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_1685$pdc.v:2267$3930 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1685$pdc.v:2267$3930 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1687$pdc.v:2268$3933 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1689$pdc.v:2269$3936 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1689$pdc.v:2269$3936 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1691$pdc.v:2270$3939 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_1693$pdc.v:2271$3942 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1693$pdc.v:2271$3942 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1695$pdc.v:2272$3945 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1697$pdc.v:2273$3948 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1697$pdc.v:2273$3948 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1699$pdc.v:2274$3951 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1701$pdc.v:2275$3954 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1703$pdc.v:2276$3957 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1703$pdc.v:2276$3957 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1705$pdc.v:2277$3960 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1705$pdc.v:2277$3960 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1707$pdc.v:2278$3963 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1707$pdc.v:2278$3963 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1709$pdc.v:2279$3966 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1711$pdc.v:2280$3969 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1711$pdc.v:2280$3969 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1713$pdc.v:2281$3972 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1713$pdc.v:2281$3972 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1715$pdc.v:2282$3975 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1715$pdc.v:2282$3975 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1717$pdc.v:2283$3978 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1717$pdc.v:2283$3978 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1719$pdc.v:2284$3981 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1721$pdc.v:2285$3984 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1721$pdc.v:2285$3984 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1723$pdc.v:2286$3987 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1723$pdc.v:2286$3987 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1725$pdc.v:2287$3990 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1725$pdc.v:2287$3990 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1727$pdc.v:2288$3993 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1729$pdc.v:2289$3996 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1729$pdc.v:2289$3996 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_1731$pdc.v:2290$3999 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1731$pdc.v:2290$3999 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1733$pdc.v:2291$4002 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1735$pdc.v:2292$4005 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1737$pdc.v:2293$4008 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_1739$pdc.v:2294$4011 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1739$pdc.v:2294$4011 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1741$pdc.v:2295$4014 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1743$pdc.v:2296$4017 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1743$pdc.v:2296$4017 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1745$pdc.v:2297$4020 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1745$pdc.v:2297$4020 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1747$pdc.v:2298$4023 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1747$pdc.v:2298$4023 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_1749$pdc.v:2299$4026 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1749$pdc.v:2299$4026 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1751$pdc.v:2300$4029 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1753$pdc.v:2301$4032 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1755$pdc.v:2302$4035 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1755$pdc.v:2302$4035 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1757$pdc.v:2303$4038 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_1759$pdc.v:2304$4041 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1759$pdc.v:2304$4041 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_1761$pdc.v:2305$4044 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1761$pdc.v:2305$4044 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_1763$pdc.v:2306$4047 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1763$pdc.v:2306$4047 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_1765$pdc.v:2307$4050 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1765$pdc.v:2307$4050 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1767$pdc.v:2308$4053 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1769$pdc.v:2309$4056 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1769$pdc.v:2309$4056 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1771$pdc.v:2310$4059 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1773$pdc.v:2311$4062 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_1775$pdc.v:2312$4065 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1775$pdc.v:2312$4065 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1777$pdc.v:2313$4068 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1777$pdc.v:2313$4068 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1779$pdc.v:2314$4071 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_1781$pdc.v:2315$4074 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1781$pdc.v:2315$4074 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1783$pdc.v:2316$4077 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1783$pdc.v:2316$4077 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_1785$pdc.v:2317$4080 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1785$pdc.v:2317$4080 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1787$pdc.v:2318$4083 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1787$pdc.v:2318$4083 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1789$pdc.v:2319$4086 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1789$pdc.v:2319$4086 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1791$pdc.v:2320$4089 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1791$pdc.v:2320$4089 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1793$pdc.v:2321$4092 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1793$pdc.v:2321$4092 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1795$pdc.v:2322$4095 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1795$pdc.v:2322$4095 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_1797$pdc.v:2323$4098 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1797$pdc.v:2323$4098 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1799$pdc.v:2324$4101 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_1801$pdc.v:2325$4104 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1801$pdc.v:2325$4104 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1803$pdc.v:2326$4107 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1803$pdc.v:2326$4107 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1805$pdc.v:2327$4110 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1805$pdc.v:2327$4110 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_1807$pdc.v:2328$4113 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1807$pdc.v:2328$4113 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1809$pdc.v:2329$4116 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1809$pdc.v:2329$4116 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1811$pdc.v:2330$4119 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1813$pdc.v:2331$4122 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1813$pdc.v:2331$4122 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1815$pdc.v:2332$4125 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1817$pdc.v:2333$4128 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1819$pdc.v:2334$4131 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1819$pdc.v:2334$4131 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_1821$pdc.v:2335$4134 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1821$pdc.v:2335$4134 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_1823$pdc.v:2336$4137 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1823$pdc.v:2336$4137 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1825$pdc.v:2337$4140 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_1827$pdc.v:2338$4143 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1827$pdc.v:2338$4143 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1829$pdc.v:2339$4146 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1829$pdc.v:2339$4146 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1831$pdc.v:2340$4149 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1833$pdc.v:2341$4152 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1833$pdc.v:2341$4152 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1835$pdc.v:2342$4155 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1835$pdc.v:2342$4155 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_1837$pdc.v:2343$4158 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1837$pdc.v:2343$4158 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1839$pdc.v:2344$4161 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1839$pdc.v:2344$4161 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1841$pdc.v:2345$4164 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1843$pdc.v:2346$4167 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1843$pdc.v:2346$4167 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1845$pdc.v:2347$4170 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1845$pdc.v:2347$4170 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_1847$pdc.v:2348$4173 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1847$pdc.v:2348$4173 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1849$pdc.v:2349$4176 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1851$pdc.v:2350$4179 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1853$pdc.v:2351$4182 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1855$pdc.v:2352$4185 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1855$pdc.v:2352$4185 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1857$pdc.v:2353$4188 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1857$pdc.v:2353$4188 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1859$pdc.v:2354$4191 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1861$pdc.v:2355$4194 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1863$pdc.v:2356$4197 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_1865$pdc.v:2357$4200 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1865$pdc.v:2357$4200 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1867$pdc.v:2358$4203 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1869$pdc.v:2359$4206 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_1871$pdc.v:2360$4209 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1871$pdc.v:2360$4209 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_1873$pdc.v:2361$4212 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1873$pdc.v:2361$4212 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1875$pdc.v:2362$4215 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1877$pdc.v:2363$4218 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1879$pdc.v:2364$4221 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1881$pdc.v:2365$4224 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1883$pdc.v:2366$4227 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_1885$pdc.v:2367$4230 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1885$pdc.v:2367$4230 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1887$pdc.v:2368$4233 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1889$pdc.v:2369$4236 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1891$pdc.v:2370$4239 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1891$pdc.v:2370$4239 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_1893$pdc.v:2371$4242 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1893$pdc.v:2371$4242 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1895$pdc.v:2372$4245 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1897$pdc.v:2373$4248 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1897$pdc.v:2373$4248 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_1899$pdc.v:2374$4251 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1899$pdc.v:2374$4251 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_1901$pdc.v:2375$4254 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1901$pdc.v:2375$4254 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1903$pdc.v:2376$4257 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1905$pdc.v:2377$4260 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1907$pdc.v:2378$4263 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1909$pdc.v:2379$4266 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1909$pdc.v:2379$4266 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1911$pdc.v:2380$4269 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1913$pdc.v:2381$4272 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1913$pdc.v:2381$4272 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1915$pdc.v:2382$4275 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_1917$pdc.v:2383$4278 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1917$pdc.v:2383$4278 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1919$pdc.v:2384$4281 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1921$pdc.v:2385$4284 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_1923$pdc.v:2386$4287 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1923$pdc.v:2386$4287 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1925$pdc.v:2387$4290 ($shr).
Removed top 63 bits (of 64) from port A of cell pdc.$verific$shift_right_1927$pdc.v:2388$4293 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1927$pdc.v:2388$4293 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_1929$pdc.v:2389$4296 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1929$pdc.v:2389$4296 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_1931$pdc.v:2390$4299 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1931$pdc.v:2390$4299 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_1933$pdc.v:2391$4302 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1933$pdc.v:2391$4302 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1935$pdc.v:2392$4305 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1937$pdc.v:2393$4308 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1937$pdc.v:2393$4308 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_1939$pdc.v:2394$4311 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1939$pdc.v:2394$4311 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_1941$pdc.v:2395$4314 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1941$pdc.v:2395$4314 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1943$pdc.v:2396$4317 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1945$pdc.v:2397$4320 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1947$pdc.v:2398$4323 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1949$pdc.v:2399$4326 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1951$pdc.v:2400$4329 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1953$pdc.v:2401$4332 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_1955$pdc.v:2402$4335 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1955$pdc.v:2402$4335 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_1957$pdc.v:2403$4338 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1957$pdc.v:2403$4338 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_1959$pdc.v:2404$4341 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1959$pdc.v:2404$4341 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1961$pdc.v:2405$4344 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1963$pdc.v:2406$4347 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1965$pdc.v:2407$4350 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1967$pdc.v:2408$4353 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1969$pdc.v:2409$4356 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1971$pdc.v:2410$4359 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_1973$pdc.v:2411$4362 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_1973$pdc.v:2411$4362 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_1975$pdc.v:2412$4365 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1975$pdc.v:2412$4365 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1977$pdc.v:2413$4368 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1977$pdc.v:2413$4368 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1979$pdc.v:2414$4371 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_1981$pdc.v:2415$4374 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1983$pdc.v:2416$4377 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_1985$pdc.v:2417$4380 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1985$pdc.v:2417$4380 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1987$pdc.v:2418$4383 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1989$pdc.v:2419$4386 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_1991$pdc.v:2420$4389 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1991$pdc.v:2420$4389 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_1993$pdc.v:2421$4392 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1993$pdc.v:2421$4392 ($shr).
Removed top 16 bits (of 32) from port A of cell pdc.$verific$shift_right_1995$pdc.v:2422$4395 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_1995$pdc.v:2422$4395 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_1997$pdc.v:2423$4398 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_1997$pdc.v:2423$4398 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_1999$pdc.v:2424$4401 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2001$pdc.v:2425$4404 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2003$pdc.v:2426$4407 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2005$pdc.v:2427$4410 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2005$pdc.v:2427$4410 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2007$pdc.v:2428$4413 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2007$pdc.v:2428$4413 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_2009$pdc.v:2429$4416 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2009$pdc.v:2429$4416 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2011$pdc.v:2430$4419 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2013$pdc.v:2431$4422 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2013$pdc.v:2431$4422 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2015$pdc.v:2432$4425 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2017$pdc.v:2433$4428 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2019$pdc.v:2434$4431 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2021$pdc.v:2435$4434 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2023$pdc.v:2436$4437 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_2025$pdc.v:2437$4440 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2025$pdc.v:2437$4440 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_2027$pdc.v:2438$4443 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2027$pdc.v:2438$4443 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2029$pdc.v:2439$4446 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2031$pdc.v:2440$4449 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2031$pdc.v:2440$4449 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2033$pdc.v:2441$4452 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2033$pdc.v:2441$4452 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2035$pdc.v:2442$4455 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2037$pdc.v:2443$4458 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2037$pdc.v:2443$4458 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2039$pdc.v:2444$4461 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2041$pdc.v:2445$4464 ($shr).
Removed top 8 bits (of 32) from port A of cell pdc.$verific$shift_right_2043$pdc.v:2446$4467 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2043$pdc.v:2446$4467 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_2045$pdc.v:2447$4470 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2045$pdc.v:2447$4470 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2047$pdc.v:2448$4473 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2047$pdc.v:2448$4473 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2049$pdc.v:2449$4476 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_2051$pdc.v:2450$4479 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2051$pdc.v:2450$4479 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2053$pdc.v:2451$4482 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2053$pdc.v:2451$4482 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2055$pdc.v:2452$4485 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2055$pdc.v:2452$4485 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2057$pdc.v:2453$4488 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2059$pdc.v:2454$4491 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2061$pdc.v:2455$4494 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2061$pdc.v:2455$4494 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2063$pdc.v:2456$4497 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2065$pdc.v:2457$4500 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2065$pdc.v:2457$4500 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2067$pdc.v:2458$4503 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2069$pdc.v:2459$4506 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2069$pdc.v:2459$4506 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_2071$pdc.v:2460$4509 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2071$pdc.v:2460$4509 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2073$pdc.v:2461$4512 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2075$pdc.v:2462$4515 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2075$pdc.v:2462$4515 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_2077$pdc.v:2463$4518 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2077$pdc.v:2463$4518 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2079$pdc.v:2464$4521 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2081$pdc.v:2465$4524 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_2083$pdc.v:2466$4527 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2083$pdc.v:2466$4527 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2085$pdc.v:2467$4530 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2085$pdc.v:2467$4530 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2087$pdc.v:2468$4533 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2087$pdc.v:2468$4533 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_2089$pdc.v:2469$4536 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2089$pdc.v:2469$4536 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2091$pdc.v:2470$4539 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2093$pdc.v:2471$4542 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2093$pdc.v:2471$4542 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2095$pdc.v:2472$4545 ($shr).
Removed top 3 bits (of 8) from port A of cell pdc.$verific$shift_right_2097$pdc.v:2473$4548 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2097$pdc.v:2473$4548 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_2099$pdc.v:2474$4551 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2099$pdc.v:2474$4551 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2101$pdc.v:2475$4554 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2101$pdc.v:2475$4554 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2103$pdc.v:2476$4557 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2103$pdc.v:2476$4557 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2105$pdc.v:2477$4560 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2105$pdc.v:2477$4560 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2107$pdc.v:2478$4563 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2107$pdc.v:2478$4563 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_2109$pdc.v:2479$4566 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2109$pdc.v:2479$4566 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2111$pdc.v:2480$4569 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2113$pdc.v:2481$4572 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2113$pdc.v:2481$4572 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2115$pdc.v:2482$4575 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2117$pdc.v:2483$4578 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2117$pdc.v:2483$4578 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2119$pdc.v:2484$4581 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2121$pdc.v:2485$4584 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_2123$pdc.v:2486$4587 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2123$pdc.v:2486$4587 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2125$pdc.v:2487$4590 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2127$pdc.v:2488$4593 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2129$pdc.v:2489$4596 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2131$pdc.v:2490$4599 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2133$pdc.v:2491$4602 ($shr).
Removed top 1 bits (of 4) from port A of cell pdc.$verific$shift_right_2135$pdc.v:2492$4605 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2135$pdc.v:2492$4605 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2137$pdc.v:2493$4608 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2139$pdc.v:2494$4611 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2139$pdc.v:2494$4611 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2141$pdc.v:2495$4614 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2141$pdc.v:2495$4614 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2143$pdc.v:2496$4617 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2143$pdc.v:2496$4617 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2145$pdc.v:2497$4620 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2145$pdc.v:2497$4620 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2147$pdc.v:2498$4623 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2149$pdc.v:2499$4626 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2151$pdc.v:2500$4629 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2151$pdc.v:2500$4629 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2153$pdc.v:2501$4632 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2155$pdc.v:2502$4635 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2155$pdc.v:2502$4635 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2157$pdc.v:2503$4638 ($shr).
Removed top 15 bits (of 16) from port A of cell pdc.$verific$shift_right_2159$pdc.v:2504$4641 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2159$pdc.v:2504$4641 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2161$pdc.v:2505$4644 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2163$pdc.v:2506$4647 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2163$pdc.v:2506$4647 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2165$pdc.v:2507$4650 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2165$pdc.v:2507$4650 ($shr).
Removed top 31 bits (of 32) from port A of cell pdc.$verific$shift_right_2167$pdc.v:2508$4653 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2167$pdc.v:2508$4653 ($shr).
Removed top 10 bits (of 64) from port A of cell pdc.$verific$shift_right_2169$pdc.v:2509$4656 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2169$pdc.v:2509$4656 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2171$pdc.v:2510$4659 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_2173$pdc.v:2511$4662 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2173$pdc.v:2511$4662 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2175$pdc.v:2512$4665 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2175$pdc.v:2512$4665 ($shr).
Removed top 19 bits (of 64) from port A of cell pdc.$verific$shift_right_2177$pdc.v:2513$4668 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2177$pdc.v:2513$4668 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2179$pdc.v:2514$4671 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2181$pdc.v:2515$4674 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2183$pdc.v:2516$4677 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2185$pdc.v:2517$4680 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2187$pdc.v:2518$4683 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2189$pdc.v:2519$4686 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2191$pdc.v:2520$4689 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2191$pdc.v:2520$4689 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_2193$pdc.v:2521$4692 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2193$pdc.v:2521$4692 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2195$pdc.v:2522$4695 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2197$pdc.v:2523$4698 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2197$pdc.v:2523$4698 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2199$pdc.v:2524$4701 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2201$pdc.v:2525$4704 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2201$pdc.v:2525$4704 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2203$pdc.v:2526$4707 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2203$pdc.v:2526$4707 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2205$pdc.v:2527$4710 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2207$pdc.v:2528$4713 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2209$pdc.v:2529$4716 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2209$pdc.v:2529$4716 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_2211$pdc.v:2530$4719 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2211$pdc.v:2530$4719 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2213$pdc.v:2531$4722 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2215$pdc.v:2532$4725 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2217$pdc.v:2533$4728 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2219$pdc.v:2534$4731 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2219$pdc.v:2534$4731 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2221$pdc.v:2535$4734 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2221$pdc.v:2535$4734 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2223$pdc.v:2536$4737 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2223$pdc.v:2536$4737 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2225$pdc.v:2537$4740 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2225$pdc.v:2537$4740 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2227$pdc.v:2538$4743 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2229$pdc.v:2539$4746 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2229$pdc.v:2539$4746 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2231$pdc.v:2540$4749 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2231$pdc.v:2540$4749 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2233$pdc.v:2541$4752 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2233$pdc.v:2541$4752 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2235$pdc.v:2542$4755 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2237$pdc.v:2543$4758 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_2239$pdc.v:2544$4761 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2239$pdc.v:2544$4761 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2241$pdc.v:2545$4764 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2243$pdc.v:2546$4767 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2245$pdc.v:2547$4770 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2245$pdc.v:2547$4770 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2247$pdc.v:2548$4773 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2247$pdc.v:2548$4773 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_2249$pdc.v:2549$4776 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2249$pdc.v:2549$4776 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2251$pdc.v:2550$4779 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2251$pdc.v:2550$4779 ($shr).
Removed top 2 bits (of 16) from port A of cell pdc.$verific$shift_right_2253$pdc.v:2551$4782 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2253$pdc.v:2551$4782 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2255$pdc.v:2552$4785 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2257$pdc.v:2553$4788 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2257$pdc.v:2553$4788 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_2259$pdc.v:2554$4791 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2259$pdc.v:2554$4791 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2261$pdc.v:2555$4794 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2263$pdc.v:2556$4797 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2263$pdc.v:2556$4797 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_2265$pdc.v:2557$4800 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2265$pdc.v:2557$4800 ($shr).
Removed top 24 bits (of 32) from port A of cell pdc.$verific$shift_right_2267$pdc.v:2558$4803 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2267$pdc.v:2558$4803 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_2269$pdc.v:2559$4806 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2269$pdc.v:2559$4806 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2271$pdc.v:2560$4809 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2273$pdc.v:2561$4812 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2273$pdc.v:2561$4812 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2275$pdc.v:2562$4815 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2277$pdc.v:2563$4818 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2277$pdc.v:2563$4818 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2279$pdc.v:2564$4821 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2281$pdc.v:2565$4824 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2281$pdc.v:2565$4824 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2283$pdc.v:2566$4827 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2285$pdc.v:2567$4830 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2285$pdc.v:2567$4830 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2287$pdc.v:2568$4833 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2287$pdc.v:2568$4833 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2289$pdc.v:2569$4836 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2289$pdc.v:2569$4836 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2291$pdc.v:2570$4839 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2291$pdc.v:2570$4839 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2293$pdc.v:2571$4842 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2295$pdc.v:2572$4845 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2295$pdc.v:2572$4845 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_2297$pdc.v:2573$4848 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2297$pdc.v:2573$4848 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2299$pdc.v:2574$4851 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2301$pdc.v:2575$4854 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2301$pdc.v:2575$4854 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2303$pdc.v:2576$4857 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2305$pdc.v:2577$4860 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_2307$pdc.v:2578$4863 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2307$pdc.v:2578$4863 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_2309$pdc.v:2579$4866 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2309$pdc.v:2579$4866 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_2311$pdc.v:2580$4869 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2311$pdc.v:2580$4869 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2313$pdc.v:2581$4872 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2313$pdc.v:2581$4872 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_2315$pdc.v:2582$4875 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2315$pdc.v:2582$4875 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_2317$pdc.v:2583$4878 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2317$pdc.v:2583$4878 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2319$pdc.v:2584$4881 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2321$pdc.v:2585$4884 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2321$pdc.v:2585$4884 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_2323$pdc.v:2586$4887 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2323$pdc.v:2586$4887 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_2325$pdc.v:2587$4890 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2325$pdc.v:2587$4890 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2327$pdc.v:2588$4893 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2327$pdc.v:2588$4893 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2329$pdc.v:2589$4896 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2331$pdc.v:2590$4899 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_2333$pdc.v:2591$4902 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2333$pdc.v:2591$4902 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2335$pdc.v:2592$4905 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2337$pdc.v:2593$4908 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2337$pdc.v:2593$4908 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2339$pdc.v:2594$4911 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2339$pdc.v:2594$4911 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_2341$pdc.v:2595$4914 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2341$pdc.v:2595$4914 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2343$pdc.v:2596$4917 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2343$pdc.v:2596$4917 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2345$pdc.v:2597$4920 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2345$pdc.v:2597$4920 ($shr).
Removed top 4 bits (of 16) from port A of cell pdc.$verific$shift_right_2347$pdc.v:2598$4923 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2347$pdc.v:2598$4923 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2349$pdc.v:2599$4926 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2351$pdc.v:2600$4929 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2353$pdc.v:2601$4932 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2353$pdc.v:2601$4932 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2355$pdc.v:2602$4935 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2355$pdc.v:2602$4935 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2357$pdc.v:2603$4938 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2357$pdc.v:2603$4938 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2359$pdc.v:2604$4941 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2359$pdc.v:2604$4941 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_2361$pdc.v:2605$4944 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2361$pdc.v:2605$4944 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2363$pdc.v:2606$4947 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_2365$pdc.v:2607$4950 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2365$pdc.v:2607$4950 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2367$pdc.v:2608$4953 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2369$pdc.v:2609$4956 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2369$pdc.v:2609$4956 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2371$pdc.v:2610$4959 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2371$pdc.v:2610$4959 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2373$pdc.v:2611$4962 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2375$pdc.v:2612$4965 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2375$pdc.v:2612$4965 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2377$pdc.v:2613$4968 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2377$pdc.v:2613$4968 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_2379$pdc.v:2614$4971 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2379$pdc.v:2614$4971 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2381$pdc.v:2615$4974 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2381$pdc.v:2615$4974 ($shr).
Removed top 5 bits (of 64) from port A of cell pdc.$verific$shift_right_2383$pdc.v:2616$4977 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2383$pdc.v:2616$4977 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2385$pdc.v:2617$4980 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2385$pdc.v:2617$4980 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_2387$pdc.v:2618$4983 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2387$pdc.v:2618$4983 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2389$pdc.v:2619$4986 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2391$pdc.v:2620$4989 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2393$pdc.v:2621$4992 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2393$pdc.v:2621$4992 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2395$pdc.v:2622$4995 ($shr).
Removed top 3 bits (of 8) from port A of cell pdc.$verific$shift_right_2397$pdc.v:2623$4998 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2397$pdc.v:2623$4998 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2399$pdc.v:2624$5001 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2399$pdc.v:2624$5001 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_2401$pdc.v:2625$5004 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2401$pdc.v:2625$5004 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2403$pdc.v:2626$5007 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2405$pdc.v:2627$5010 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2405$pdc.v:2627$5010 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2407$pdc.v:2628$5013 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2407$pdc.v:2628$5013 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2409$pdc.v:2629$5016 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2409$pdc.v:2629$5016 ($shr).
Removed top 20 bits (of 64) from port A of cell pdc.$verific$shift_right_2411$pdc.v:2630$5019 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2411$pdc.v:2630$5019 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2413$pdc.v:2631$5022 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2413$pdc.v:2631$5022 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2415$pdc.v:2632$5025 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2415$pdc.v:2632$5025 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2417$pdc.v:2633$5028 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2417$pdc.v:2633$5028 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2419$pdc.v:2634$5031 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2419$pdc.v:2634$5031 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2421$pdc.v:2635$5034 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2421$pdc.v:2635$5034 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_2423$pdc.v:2636$5037 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2423$pdc.v:2636$5037 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_2425$pdc.v:2637$5040 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2425$pdc.v:2637$5040 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2427$pdc.v:2638$5043 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2427$pdc.v:2638$5043 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2429$pdc.v:2639$5046 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2429$pdc.v:2639$5046 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2431$pdc.v:2640$5049 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2431$pdc.v:2640$5049 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2433$pdc.v:2641$5052 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2433$pdc.v:2641$5052 ($shr).
Removed top 3 bits (of 32) from port A of cell pdc.$verific$shift_right_2435$pdc.v:2642$5055 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2435$pdc.v:2642$5055 ($shr).
Removed top 3 bits (of 16) from port A of cell pdc.$verific$shift_right_2437$pdc.v:2643$5058 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2437$pdc.v:2643$5058 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2439$pdc.v:2644$5061 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2441$pdc.v:2645$5064 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2443$pdc.v:2646$5067 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2443$pdc.v:2646$5067 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2445$pdc.v:2647$5070 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2447$pdc.v:2648$5073 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2447$pdc.v:2648$5073 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2449$pdc.v:2649$5076 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_2451$pdc.v:2650$5079 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2451$pdc.v:2650$5079 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2453$pdc.v:2651$5082 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2455$pdc.v:2652$5085 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2457$pdc.v:2653$5088 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2459$pdc.v:2654$5091 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_2461$pdc.v:2655$5094 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2461$pdc.v:2655$5094 ($shr).
Removed top 21 bits (of 64) from port A of cell pdc.$verific$shift_right_2463$pdc.v:2656$5097 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2463$pdc.v:2656$5097 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2465$pdc.v:2657$5100 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2467$pdc.v:2658$5103 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2467$pdc.v:2658$5103 ($shr).
Removed top 5 bits (of 32) from port A of cell pdc.$verific$shift_right_2469$pdc.v:2659$5106 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2469$pdc.v:2659$5106 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2471$pdc.v:2660$5109 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2473$pdc.v:2661$5112 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2473$pdc.v:2661$5112 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2475$pdc.v:2662$5115 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_2477$pdc.v:2663$5118 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2477$pdc.v:2663$5118 ($shr).
Removed top 3 bits (of 4) from port A of cell pdc.$verific$shift_right_2479$pdc.v:2664$5121 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2479$pdc.v:2664$5121 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2481$pdc.v:2665$5124 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2483$pdc.v:2666$5127 ($shr).
Removed top 4 bits (of 32) from port A of cell pdc.$verific$shift_right_2485$pdc.v:2667$5130 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2485$pdc.v:2667$5130 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2487$pdc.v:2668$5133 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2487$pdc.v:2668$5133 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2489$pdc.v:2669$5136 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2489$pdc.v:2669$5136 ($shr).
Removed top 9 bits (of 32) from port A of cell pdc.$verific$shift_right_2491$pdc.v:2670$5139 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2491$pdc.v:2670$5139 ($shr).
Removed top 9 bits (of 64) from port A of cell pdc.$verific$shift_right_2493$pdc.v:2671$5142 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2493$pdc.v:2671$5142 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2495$pdc.v:2672$5145 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2495$pdc.v:2672$5145 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2497$pdc.v:2673$5148 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2497$pdc.v:2673$5148 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2499$pdc.v:2674$5151 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2501$pdc.v:2675$5154 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2501$pdc.v:2675$5154 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2503$pdc.v:2676$5157 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2503$pdc.v:2676$5157 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2505$pdc.v:2677$5160 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2507$pdc.v:2678$5163 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2507$pdc.v:2678$5163 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2509$pdc.v:2679$5166 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2509$pdc.v:2679$5166 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2511$pdc.v:2680$5169 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2511$pdc.v:2680$5169 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2513$pdc.v:2681$5172 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2515$pdc.v:2682$5175 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2515$pdc.v:2682$5175 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_2517$pdc.v:2683$5178 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2517$pdc.v:2683$5178 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2519$pdc.v:2684$5181 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2519$pdc.v:2684$5181 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2521$pdc.v:2685$5184 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2521$pdc.v:2685$5184 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2523$pdc.v:2686$5187 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2525$pdc.v:2687$5190 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2527$pdc.v:2688$5193 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2529$pdc.v:2689$5196 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2529$pdc.v:2689$5196 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2531$pdc.v:2690$5199 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2533$pdc.v:2691$5202 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2533$pdc.v:2691$5202 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2535$pdc.v:2692$5205 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2535$pdc.v:2692$5205 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2537$pdc.v:2693$5208 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2537$pdc.v:2693$5208 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2539$pdc.v:2694$5211 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2541$pdc.v:2695$5214 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2541$pdc.v:2695$5214 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2543$pdc.v:2696$5217 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2543$pdc.v:2696$5217 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2545$pdc.v:2697$5220 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2547$pdc.v:2698$5223 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2547$pdc.v:2698$5223 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2549$pdc.v:2699$5226 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2551$pdc.v:2700$5229 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2553$pdc.v:2701$5232 ($shr).
Removed top 6 bits (of 8) from port A of cell pdc.$verific$shift_right_2555$pdc.v:2702$5235 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2555$pdc.v:2702$5235 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2557$pdc.v:2703$5238 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2557$pdc.v:2703$5238 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2559$pdc.v:2704$5241 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2559$pdc.v:2704$5241 ($shr).
Removed top 11 bits (of 32) from port A of cell pdc.$verific$shift_right_2561$pdc.v:2705$5244 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2561$pdc.v:2705$5244 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2563$pdc.v:2706$5247 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2563$pdc.v:2706$5247 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2565$pdc.v:2707$5250 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2565$pdc.v:2707$5250 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_2567$pdc.v:2708$5253 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2567$pdc.v:2708$5253 ($shr).
Removed top 16 bits (of 64) from port A of cell pdc.$verific$shift_right_2569$pdc.v:2709$5256 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2569$pdc.v:2709$5256 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2571$pdc.v:2710$5259 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2571$pdc.v:2710$5259 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2573$pdc.v:2711$5262 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2575$pdc.v:2712$5265 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2577$pdc.v:2713$5268 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2579$pdc.v:2714$5271 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2581$pdc.v:2715$5274 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2581$pdc.v:2715$5274 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_2583$pdc.v:2716$5277 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2583$pdc.v:2716$5277 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2585$pdc.v:2717$5280 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2587$pdc.v:2718$5283 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2587$pdc.v:2718$5283 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2589$pdc.v:2719$5286 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2589$pdc.v:2719$5286 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2591$pdc.v:2720$5289 ($shr).
Removed top 12 bits (of 16) from port A of cell pdc.$verific$shift_right_2593$pdc.v:2721$5292 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2593$pdc.v:2721$5292 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2595$pdc.v:2722$5295 ($shr).
Removed top 2 bits (of 8) from port A of cell pdc.$verific$shift_right_2597$pdc.v:2723$5298 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2597$pdc.v:2723$5298 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2599$pdc.v:2724$5301 ($shr).
Removed top 8 bits (of 16) from port A of cell pdc.$verific$shift_right_2601$pdc.v:2725$5304 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2601$pdc.v:2725$5304 ($shr).
Removed top 13 bits (of 64) from port A of cell pdc.$verific$shift_right_2603$pdc.v:2726$5307 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2603$pdc.v:2726$5307 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2605$pdc.v:2727$5310 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2605$pdc.v:2727$5310 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2607$pdc.v:2728$5313 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2607$pdc.v:2728$5313 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2609$pdc.v:2729$5316 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2611$pdc.v:2730$5319 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2611$pdc.v:2730$5319 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2613$pdc.v:2731$5322 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2615$pdc.v:2732$5325 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2617$pdc.v:2733$5328 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2619$pdc.v:2734$5331 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2619$pdc.v:2734$5331 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2621$pdc.v:2735$5334 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2623$pdc.v:2736$5337 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2625$pdc.v:2737$5340 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2625$pdc.v:2737$5340 ($shr).
Removed top 14 bits (of 64) from port A of cell pdc.$verific$shift_right_2627$pdc.v:2738$5343 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2627$pdc.v:2738$5343 ($shr).
Removed top 11 bits (of 32) from port A of cell pdc.$verific$shift_right_2629$pdc.v:2739$5346 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2629$pdc.v:2739$5346 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2631$pdc.v:2740$5349 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2631$pdc.v:2740$5349 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2633$pdc.v:2741$5352 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2635$pdc.v:2742$5355 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2637$pdc.v:2743$5358 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2639$pdc.v:2744$5361 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2639$pdc.v:2744$5361 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_2641$pdc.v:2745$5364 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2641$pdc.v:2745$5364 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2643$pdc.v:2746$5367 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2643$pdc.v:2746$5367 ($shr).
Removed top 7 bits (of 8) from port A of cell pdc.$verific$shift_right_2645$pdc.v:2747$5370 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2645$pdc.v:2747$5370 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2647$pdc.v:2748$5373 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2647$pdc.v:2748$5373 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2649$pdc.v:2749$5376 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2651$pdc.v:2750$5379 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2653$pdc.v:2751$5382 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2655$pdc.v:2752$5385 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2657$pdc.v:2753$5388 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2659$pdc.v:2754$5391 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2661$pdc.v:2755$5394 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2663$pdc.v:2756$5397 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2663$pdc.v:2756$5397 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2665$pdc.v:2757$5400 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2665$pdc.v:2757$5400 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2667$pdc.v:2758$5403 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2667$pdc.v:2758$5403 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_2669$pdc.v:2759$5406 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2669$pdc.v:2759$5406 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2671$pdc.v:2760$5409 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2671$pdc.v:2760$5409 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2673$pdc.v:2761$5412 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2675$pdc.v:2762$5415 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2677$pdc.v:2763$5418 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2677$pdc.v:2763$5418 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2679$pdc.v:2764$5421 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2679$pdc.v:2764$5421 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2681$pdc.v:2765$5424 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2683$pdc.v:2766$5427 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2683$pdc.v:2766$5427 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2685$pdc.v:2767$5430 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2687$pdc.v:2768$5433 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2687$pdc.v:2768$5433 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2689$pdc.v:2769$5436 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2691$pdc.v:2770$5439 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2691$pdc.v:2770$5439 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2693$pdc.v:2771$5442 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2695$pdc.v:2772$5445 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2695$pdc.v:2772$5445 ($shr).
Removed top 14 bits (of 16) from port A of cell pdc.$verific$shift_right_2697$pdc.v:2773$5448 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2697$pdc.v:2773$5448 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2699$pdc.v:2774$5451 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2701$pdc.v:2775$5454 ($shr).
Removed top 24 bits (of 32) from port A of cell pdc.$verific$shift_right_2703$pdc.v:2776$5457 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2703$pdc.v:2776$5457 ($shr).
Removed top 4 bits (of 8) from port A of cell pdc.$verific$shift_right_2705$pdc.v:2777$5460 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2705$pdc.v:2777$5460 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_2707$pdc.v:2778$5463 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2707$pdc.v:2778$5463 ($shr).
Removed top 7 bits (of 64) from port A of cell pdc.$verific$shift_right_2709$pdc.v:2779$5466 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2709$pdc.v:2779$5466 ($shr).
Removed top 20 bits (of 64) from port A of cell pdc.$verific$shift_right_2711$pdc.v:2780$5469 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2711$pdc.v:2780$5469 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2713$pdc.v:2781$5472 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2715$pdc.v:2782$5475 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2717$pdc.v:2783$5478 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2717$pdc.v:2783$5478 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2719$pdc.v:2784$5481 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2719$pdc.v:2784$5481 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2721$pdc.v:2785$5484 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2723$pdc.v:2786$5487 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2723$pdc.v:2786$5487 ($shr).
Removed top 3 bits (of 8) from port A of cell pdc.$verific$shift_right_2725$pdc.v:2787$5490 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2725$pdc.v:2787$5490 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2727$pdc.v:2788$5493 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2729$pdc.v:2789$5496 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2729$pdc.v:2789$5496 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2731$pdc.v:2790$5499 ($shr).
Removed top 32 bits (of 64) from port A of cell pdc.$verific$shift_right_2733$pdc.v:2791$5502 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2733$pdc.v:2791$5502 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2735$pdc.v:2792$5505 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2735$pdc.v:2792$5505 ($shr).
Removed top 56 bits (of 64) from port A of cell pdc.$verific$shift_right_2737$pdc.v:2793$5508 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2737$pdc.v:2793$5508 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2739$pdc.v:2794$5511 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2739$pdc.v:2794$5511 ($shr).
Removed top 5 bits (of 16) from port A of cell pdc.$verific$shift_right_2741$pdc.v:2795$5514 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2741$pdc.v:2795$5514 ($shr).
Removed top 62 bits (of 64) from port A of cell pdc.$verific$shift_right_2743$pdc.v:2796$5517 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2743$pdc.v:2796$5517 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2745$pdc.v:2797$5520 ($shr).
Removed top 60 bits (of 64) from port A of cell pdc.$verific$shift_right_2747$pdc.v:2798$5523 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2747$pdc.v:2798$5523 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2749$pdc.v:2799$5526 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2751$pdc.v:2800$5529 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2751$pdc.v:2800$5529 ($shr).
Removed top 3 bits (of 64) from port A of cell pdc.$verific$shift_right_2753$pdc.v:2801$5532 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2753$pdc.v:2801$5532 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2755$pdc.v:2802$5535 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2757$pdc.v:2803$5538 ($shr).
Removed top 2 bits (of 32) from port A of cell pdc.$verific$shift_right_2759$pdc.v:2804$5541 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2759$pdc.v:2804$5541 ($shr).
Removed top 6 bits (of 32) from port A of cell pdc.$verific$shift_right_2761$pdc.v:2805$5544 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2761$pdc.v:2805$5544 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2763$pdc.v:2806$5547 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2763$pdc.v:2806$5547 ($shr).
Removed top 31 bits (of 32) from port A of cell pdc.$verific$shift_right_2765$pdc.v:2807$5550 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2765$pdc.v:2807$5550 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2767$pdc.v:2808$5553 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2767$pdc.v:2808$5553 ($shr).
Removed top 11 bits (of 64) from port A of cell pdc.$verific$shift_right_2769$pdc.v:2809$5556 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2769$pdc.v:2809$5556 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2771$pdc.v:2810$5559 ($shr).
Removed top 2 bits (of 4) from port A of cell pdc.$verific$shift_right_2773$pdc.v:2811$5562 ($shr).
Removed top 3 bits (of 4) from port Y of cell pdc.$verific$shift_right_2773$pdc.v:2811$5562 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2775$pdc.v:2812$5565 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_2777$pdc.v:2813$5568 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2777$pdc.v:2813$5568 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2779$pdc.v:2814$5571 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2781$pdc.v:2815$5574 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2781$pdc.v:2815$5574 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2783$pdc.v:2816$5577 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2783$pdc.v:2816$5577 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2785$pdc.v:2817$5580 ($shr).
Removed top 1 bits (of 8) from port A of cell pdc.$verific$shift_right_2787$pdc.v:2818$5583 ($shr).
Removed top 7 bits (of 8) from port Y of cell pdc.$verific$shift_right_2787$pdc.v:2818$5583 ($shr).
Removed top 1 bits (of 32) from port A of cell pdc.$verific$shift_right_2789$pdc.v:2819$5586 ($shr).
Removed top 31 bits (of 32) from port Y of cell pdc.$verific$shift_right_2789$pdc.v:2819$5586 ($shr).
Removed top 1 bits (of 16) from port A of cell pdc.$verific$shift_right_2791$pdc.v:2820$5589 ($shr).
Removed top 15 bits (of 16) from port Y of cell pdc.$verific$shift_right_2791$pdc.v:2820$5589 ($shr).
Removed top 6 bits (of 64) from port A of cell pdc.$verific$shift_right_2793$pdc.v:2821$5592 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2793$pdc.v:2821$5592 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2795$pdc.v:2822$5595 ($shr).
Removed top 15 bits (of 64) from port A of cell pdc.$verific$shift_right_2797$pdc.v:2823$5598 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2797$pdc.v:2823$5598 ($shr).
Removed top 8 bits (of 64) from port A of cell pdc.$verific$shift_right_2799$pdc.v:2824$5601 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2799$pdc.v:2824$5601 ($shr).
Removed top 12 bits (of 64) from port A of cell pdc.$verific$shift_right_2801$pdc.v:2825$5604 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2801$pdc.v:2825$5604 ($shr).
Removed top 48 bits (of 64) from port A of cell pdc.$verific$shift_right_2803$pdc.v:2826$5607 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2803$pdc.v:2826$5607 ($shr).
Removed top 4 bits (of 64) from port A of cell pdc.$verific$shift_right_2805$pdc.v:2827$5610 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2805$pdc.v:2827$5610 ($shr).
Removed top 1 bits (of 64) from port A of cell pdc.$verific$shift_right_2807$pdc.v:2828$5613 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2807$pdc.v:2828$5613 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2809$pdc.v:2829$5616 ($shr).
Removed top 2 bits (of 64) from port A of cell pdc.$verific$shift_right_2811$pdc.v:2830$5619 ($shr).
Removed top 63 bits (of 64) from port Y of cell pdc.$verific$shift_right_2811$pdc.v:2830$5619 ($shr).

yosys> peepopt

3.36. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 1404 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.38. Executing BMUXMAP pass.

yosys> demuxmap

3.39. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pdc:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.46. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> stat

3.50. Printing statistics.

=== pdc ===

   Number of wires:               1422
   Number of wire bits:           1422
   Number of public wires:        1422
   Number of public wire bits:    1422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1404
     $shr                         1404


yosys> memory -nomap

3.51. Executing MEMORY pass.

yosys> opt_mem

3.51.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.51.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.51.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.51.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.51.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.51.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> memory_share

3.51.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.51.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.51.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> memory_collect

3.51.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.52. Printing statistics.

=== pdc ===

   Number of wires:               1422
   Number of wire bits:           1422
   Number of public wires:        1422
   Number of public wire bits:    1422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1404
     $shr                         1404


yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> pmuxtree

3.55. Executing PMUXTREE pass.

yosys> muxpack

3.56. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.57. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.58. Printing statistics.

=== pdc ===

   Number of wires:               1422
   Number of wire bits:           1422
   Number of public wires:        1422
   Number of public wire bits:    1422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1404
     $shr                         1404


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.59. Executing TECHMAP pass (map to technology primitives).

3.59.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.59.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.59.3. Continuing TECHMAP pass.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0fb670e868b115d2ee15a1fd1944a37213cdb681$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2887 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0d68ebffb57107fc7dae6f74d9f5511b4531da0$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c348b720979977a9e71573c7ecd0efd10d4efdf6$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3157 debug messages>

yosys [$paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~379 debug messages>

yosys [$paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 90 unused cells and 14 unused wires.
Using template $paramod$constmap:1d9e6b2fb87ed5f3504acb5fae7b31a342101fe7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 16 unused wires.
Using template $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3fd51f4ac2b1d32d4fc12f52fe1c5e1995b1fdc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2961 debug messages>

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~373 debug messages>

yosys [$paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 15 unused wires.
Using template $paramod$constmap:a5c4554d97365164a07b70b01b4c22b88c3ea3bb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fd0f7f1478cf5a106e73d060d53205cbf8187194$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2783 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~369 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a3be10a798c23ee2a25e4fa6edbb67bf46158871$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f629b6d8a796f743518526faa8e17c6d2f4f424b$paramod$6a86f5dbecb06c649a413b70f4a6dcb619c4d18d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cf6855ae616bef97f0b7a4f8fccf9dfd55ea1fa7$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:389364c29b4c50d936c0971d916eb1f7c98f75b4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4933 debug messages>

yosys [$paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 18 unused wires.
Using template $paramod$constmap:134ab9f8be80856875713c689726099e70e90f7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:fac1f85c5fcc96e7411a7dac1abae6b0727d90c7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 226 unused cells and 16 unused wires.
Using template $paramod$constmap:763a6581499ac410756fdb0ab78c1141eda971a6$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~373 debug messages>

yosys [$paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:e0f718a11e508b3480b3070074d94545d70e9203$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:6c10ca8de4bd52797fcefca01aa08c8391d2b488$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~149 debug messages>

yosys [$paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a7clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:35a8e27e7782679b419ee237ba57c58185bccd99$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 84 unused cells and 14 unused wires.
Using template $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1123 debug messages>

yosys [$paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~673 debug messages>

yosys [$paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:54b429d4b3387ebb708b9a3a35d0b85bad3970eb$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:a72ed3b738150c85f1385d07bb7fec3ead14de4a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 81 unused cells and 14 unused wires.
Using template $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:8d896cbe4ca2a954ffa519e023073ab09ed17ae6$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:24a9456cf5fdae1acd2cd14e98c9a08f98d8d02c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71d9d495b6d804aa49472ca9c9d4a54f42e35aca$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.239. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~461 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 14 unused wires.
Using template $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1511 debug messages>

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~706 debug messages>

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 218 unused cells and 18 unused wires.
Using template $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 96 unused cells and 15 unused wires.
Using template $paramod$constmap:7993cfac989da7751e0623d097a77804364f76d3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:417a009323c38dc89f67071771309d3c216e7d28$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
Creating constmapped module `$paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5opt_muxtree

3.59.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5opt_expr -mux_undef -mux_bool -fine

3.59.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~248 debug messages>

yosys [$paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5clean -purge
Removed 76 unused cells and 14 unused wires.
Using template $paramod$constmap:804e35e8aa3df8f4132e051445ad7d8abb357d8e$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.266. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:05ff7087c8b247913a3c91a4eed7a284cd355558$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a62692369clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:bf4f6d642cf0b408ba65434af8bca05ee2acd597$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1012 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:8c17097c18f484ba4b2cef166786e413d3f25197$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 200 unused cells and 17 unused wires.
Using template $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:5677c1e0f02f5f17f35d0cd3cd8cd11dda2d6dfd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~409 debug messages>

yosys [$paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~376 debug messages>

yosys [$paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:548dc0941419d0b5b66813fd19d19f12f38da2a7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2312 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~695 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 18 unused wires.
Using template $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~660 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 185 unused cells and 16 unused wires.
Using template $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~889 debug messages>

yosys [$paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 18 unused wires.
Using template $paramod$constmap:85e2fae41fd5757af51a4b05a5361609aab8849e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 17 unused wires.
Using template $paramod$constmap:ac3ea16b0438ade0cedfca7e7aa076b44d3ab062$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:29dfc42c253f2ed84b104572a0a7a44a3676d124$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.337. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1296 debug messages>

yosys [$paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 34 unused cells and 12 unused wires.
Using template $paramod$constmap:cc7cf72835f0653e098079f6541966677e149f28$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~802 debug messages>

yosys [$paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848clean -purge
Removed 209 unused cells and 17 unused wires.
Using template $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.343. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a62692369clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:f161026240be872fbee1e347e5ad6cc2158447e9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.345. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.346. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0fclean -purge
Removed 236 unused cells and 16 unused wires.
Using template $paramod$constmap:9a00b7bea32a87f2664e9feb0ed1a29a0c231f65$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~794 debug messages>

yosys [$paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a62692369clean -purge
Removed 262 unused cells and 18 unused wires.
Using template $paramod$constmap:73a15de7296c09b5f55c63877b2d0f5f4ed465cb$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.357. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:3fa63a2f3d16c5bdff8cf6ef85f72ba6ba67a4e9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.359. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~754 debug messages>

yosys [$paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:f440c0dd94a7509d8e53d6ae1109753b2dbc8b47$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~714 debug messages>

yosys [$paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 204 unused cells and 17 unused wires.
Using template $paramod$constmap:7b1a3a6e44bc60c0e9073b49c18f9324073a5f67$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 16 unused wires.
Using template $paramod$constmap:47e25173726ac2134cdf55ba2aef30a3061d21fa$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~936 debug messages>

yosys [$paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~773 debug messages>

yosys [$paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848clean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:e2d66bd1dad7092f7f99b019986ee12c77143202$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 261 unused cells and 18 unused wires.
Using template $paramod$constmap:354085bd9ef2b46ba0f857b48a913d311a9a443b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:3f33bcc6cd1f1880dd0f9cf9d81ec6ccb7077c2b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:1b50c73aded99e52fa240b24aaa69a58bb5cac98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~723 debug messages>

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 18 unused wires.
Using template $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:654803506fdf579aa92f60d742d7c44b38341390$paramod$d444b34909b2706ca454438d01010eecaab7fba8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~588 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 14 unused wires.
Using template $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:019b5a7bea23eb442200e89e266bee7a89a12ae2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1078 debug messages>

yosys [$paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a62692369clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:fa404c5b2da4f4b44d6fa551b37e773cede7e6af$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:f38b305b7724b1e66ea4385c9f0f873de9b86651$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dclean -purge
Removed 217 unused cells and 17 unused wires.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~366 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 15 unused wires.
Using template $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.414. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:87dfd4c2433e21a16fa62cc7147af935498db012$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cac4d568038f59c44613d65d1004accceac48cf0$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1349 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.428. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~152 debug messages>

yosys [$paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a7clean -purge
Removed 34 unused cells and 13 unused wires.
Using template $paramod$constmap:88769ed6c699dfd4ea67f73a0f2b3e558923eb88$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.430. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.431. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~340 debug messages>

yosys [$paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:d849f611ff69d2a9da3a25bdbaec3991ff2a3fd3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.433. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:6c31f06b144332461b525f96ffb14ac6d909789c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.434. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~779 debug messages>

yosys [$paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:194e4e630fadaafbf2fdff281bdb97910bf67f0e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adclean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:16dc8fc3c183f16e486aea53002de815d60e283b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:edd9b8d4a8d7d99f64bd745c50ce4c0e2ec3c016$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:fcf5a66140befffc5981dcf818f9bc3a60480465$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:7df804d6aad497ae71df6f29237436237b6326d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:adf53b37e1a7bd48c4ca8bbca46465d676ea5496$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.453. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.454. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.455. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.457. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~779 debug messages>

yosys [$paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:7eb3f3b990a75c8bb0eb43c96b6d43f94b77b56e$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:75c5f3f2212a63f26a34be87af1fb0151a8f2af6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:de6efecf51aadbfd1d70fbce4642b6c20aff4ff4$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.470. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1006 debug messages>

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:64e8305c80cb02f98792ca12e48f12e7104a7795$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369clean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.476. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.478. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.479. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a62692369clean -purge
Removed 265 unused cells and 17 unused wires.
Using template $paramod$constmap:26bc7f518043cdcad46f4653c04e2cc7276b22a5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.480. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.481. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~794 debug messages>

yosys [$paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:3733bef419f6dd1f2832e9f86db0bc2ab64740b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5opt_muxtree

3.59.482. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5opt_expr -mux_undef -mux_bool -fine

3.59.483. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~249 debug messages>

yosys [$paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5clean -purge
Removed 75 unused cells and 14 unused wires.
Using template $paramod$constmap:1b9e6287c16d0ed1e34456ddb1888b30bb49707f$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.484. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.485. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4aa567ec0477687a49982606d1e2ca5d0c853d95$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.491. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~497 debug messages>

yosys [$paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.492. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:a23d378b9b4656db335bb336fc680ace4606ddb2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.493. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.494. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.495. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.496. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:839d08500b23a17684fc2732618696d81e8b3f09$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.497. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.498. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:8d7fff05c3864866ae3dad305da6877fc62fcc4b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 17 unused wires.
Using template $paramod$constmap:c0f468046204f21f301249a272caab3944ede9a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fclean -purge
Removed 243 unused cells and 18 unused wires.
Using template $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.505. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~685 debug messages>

yosys [$paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194dclean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:211e06aecd8fa63d85e30a746c67e25e4b095183$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 222 unused cells and 17 unused wires.
Using template $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.511. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~677 debug messages>

yosys [$paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194dclean -purge
Removed 208 unused cells and 18 unused wires.
Using template $paramod$constmap:dc0748ed454ab466b752aaaf738646439df82dc1$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.513. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.514. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.515. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.516. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.517. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.518. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:ad9d317d7bd0df1a1c2fe77a2ab776ac4580f99b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.519. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.520. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:e1638751896ba0bd7b3342f055c4f1ea7e74b144$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.521. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.522. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:99e2f1ba8f6c0c6eceb3612f7e6dab963585f0fe$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.523. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.524. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:42dec9b0a30139d7ec2499ee2d19774fcf3f4bba$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.525. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.526. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~314 debug messages>

yosys [$paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:e9c4073fd30298872096b7b144273b34e9af6c36$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.527. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.530. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 110 unused cells and 15 unused wires.
Using template $paramod$constmap:9baef12aaacfd8d829d5d04b28bfd6e980ac2a5e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.532. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:8fac8f180ded5a228768a3c8b1d37aa49d629169$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.533. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.534. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.538. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 18 unused wires.
Using template $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1167 debug messages>

yosys [$paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848clean -purge
Removed 219 unused cells and 17 unused wires.
Using template $paramod$constmap:6c0bbbc4e707539bf667061e14f4883f5130582f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 18 unused wires.
Using template $paramod$constmap:ef5dc687fc7d4006444e11d5e6f4d91e0e6f8c77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~367 debug messages>

yosys [$paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.557. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.558. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.559. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.560. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.561. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~152 debug messages>

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7clean -purge
Removed 36 unused cells and 13 unused wires.
Using template $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 116 unused cells and 17 unused wires.
Using template $paramod$constmap:8530674a5751f6885e85d44255dbec02c3187805$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.566. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:dd1967626c79b332aae326e97c5e2797d37831a8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.567. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:3c32f5d397deb29f13669b4379ff72d9a3a74f22$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~320 debug messages>

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~156 debug messages>

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7clean -purge
Removed 32 unused cells and 13 unused wires.
Using template $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:b3f8cc40e2103485fa5312abbbb956911ed71ecc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:57e01c88d7ecc4ba6c50df997e6c4b295a383d6e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:f6931db98f9936b6df1e00c78a52865a9903567c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~676 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:84319c13e3558b21aa2ec50285c365cf56ba2f0d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.590. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369clean -purge
Removed 228 unused cells and 18 unused wires.
Using template $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~114 debug messages>

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~57 debug messages>

yosys [$paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:7f800968518b8266abf1b70d452e104ddd866ea5$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 16 unused wires.
Using template $paramod$constmap:c7577703424633b664bcce93ba189ab83acddb1f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:30dd88686f9a79cfac40deba00985c970382c36f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:812330e7ce88bb05161c72563bcfbe198f9472fe$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~660 debug messages>

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 201 unused cells and 17 unused wires.
Using template $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~694 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 173 unused cells and 17 unused wires.
Using template $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~293 debug messages>

yosys [$paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 88 unused cells and 16 unused wires.
Using template $paramod$constmap:b70ef87bfd648087a5c13c11eaea5ccacc3089b2$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~371 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 16 unused wires.
Using template $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.645. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.646. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~712 debug messages>

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 207 unused cells and 16 unused wires.
Using template $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.647. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.648. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~757 debug messages>

yosys [$paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848clean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:42c5f43191380fcb5984b75155e3668a6177e850$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.649. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.650. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.651. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.652. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:03d5dbc914a75d765c8b21a323d433fbade84fec$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.653. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.654. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:3cf36b7a50557d6c36f3bba9adf7c1f39438cfbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.655. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.656. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.657. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.658. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:92a57071b3c04f09c4a8ff865804ff5a45cba149$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:f42941b8eb4fdf1be781d59065109e0a7d286bf5$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.662. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a62692369clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:3cef043362351443a8df5b368381ca638aa963f2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.664. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~717 debug messages>

yosys [$paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 236 unused cells and 16 unused wires.
Using template $paramod$constmap:47e7d9766bdae02b9ca3b41643f35d52865adb84$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.665. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~893 debug messages>

yosys [$paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:85533bce6e2507bb45f6579cd5c7787b7ed379a9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.667. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.668. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~927 debug messages>

yosys [$paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 210 unused cells and 16 unused wires.
Using template $paramod$constmap:ff0abcc8fb70ac7dcc68044687bacaf7ad611fab$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.669. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.670. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~325 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 86 unused cells and 16 unused wires.
Using template $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~313 debug messages>

yosys [$paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:b23879bdd85917ce08f283ce724cf9da09283b2b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~114 debug messages>

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.680. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.681. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~912 debug messages>

yosys [$paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:c9e0770242ca4b155194c0e8506f1d80fe07802e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.682. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.683. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~324 debug messages>

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.684. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.685. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:4daf63c9d42c8f705d72aea87aa3b1752e1b2e10$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.686. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.687. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 238 unused cells and 18 unused wires.
Using template $paramod$constmap:26a7566f8dd1951ae54b95c80a781e07204eabe2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.688. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.689. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 17 unused wires.
Using template $paramod$constmap:1b1e52b1ef563a04afd9dd94c5e9bc9665dd893e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.690. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.691. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~687 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.692. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.693. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.694. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.695. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 236 unused cells and 17 unused wires.
Using template $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.696. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.697. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0fclean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:eca0bdb2267f194a8d58723b1d86c4235bbb4084$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.698. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.699. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:61abe4faab0aa0375c316c30a2a26892944a03be$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.700. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.701. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.702. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.703. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~313 debug messages>

yosys [$paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:19879e425dc81b7f1a169362ddb5d8a409747d9c$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.704. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.705. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~322 debug messages>

yosys [$paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c720869clean -purge
Removed 98 unused cells and 15 unused wires.
Using template $paramod$constmap:a4b6dfc3bd6a5e3a1a3e5935410adad51c8b1879$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.706. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.707. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 16 unused wires.
Using template $paramod$constmap:d700094856cd2e4fe2642a42fc57995f6e4726df$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.708. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.709. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~314 debug messages>

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.710. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.711. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 17 unused wires.
Using template $paramod$constmap:3f8e96ee2e67935ed4c7394ef6df0fb2cc8244f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.712. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.713. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:90a1809bbe4e6a72a0a655a3e0d6e09c8e66fbf2$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.714. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.715. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.716. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.717. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 247 unused cells and 16 unused wires.
Using template $paramod$constmap:beae698f0f282fa9d0bb3e63576b01fb8f027bf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.718. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.719. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.720. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.721. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.722. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.723. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 18 unused wires.
Using template $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.724. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.725. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~802 debug messages>

yosys [$paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:569febf268c61cfbca13c9a35b4d4e9b26b9aef8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.726. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.727. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.728. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.729. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700clean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.730. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.731. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.732. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.733. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~648 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.734. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.735. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.736. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.737. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:0477d0129ce0523cc37ba9ff28da96c304963f56$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.738. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.739. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:9a54314a2be4bab2a7ef035256c0d62de1bedc48$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.740. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.741. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:875dd3ddddcb62b1a5b0128eb73e5a7b586de98b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.742. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.743. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.744. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.745. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc93clean -purge
Removed 61 unused cells and 15 unused wires.
Using template $paramod$constmap:44d293bd223aa662dfecbf9d14a993c716400fe9$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.746. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.747. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:a279f51ed0ef9d84bbaf6925e86b89a0cc2624b9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.748. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.749. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 16 unused wires.
Using template $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.750. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.751. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.752. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.753. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.754. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.755. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 206 unused cells and 16 unused wires.
Using template $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.756. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.757. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:d35a7f3b216b11fd073d1dcf5c3cfed04917332a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.758. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.759. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:f1fb5a31c4ace5240cba2be128da22802cdb4428$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.760. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.761. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:a363a45d77ca055bcee94c8b2930317e9b577aba$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.762. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.763. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.764. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.765. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~681 debug messages>

yosys [$paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.766. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.767. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~878 debug messages>

yosys [$paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 18 unused wires.
Using template $paramod$constmap:5a22b367f86a170d63e2bc12f845870612a101fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.59.768. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.59.769. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~678 debug messages>

yosys [$paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 209 unused cells and 16 unused wires.
Using template $paramod$constmap:5a10c9fd0ad85b07af3db3d0c0b675bacba79bf8$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.770. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.771. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185clean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:c338edf19e8ba06e1e56a6490eaa5271ac978744$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.772. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.773. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:f0a5a27c25d96e05dacf4785089cdfe98dc253f6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.774. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.775. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:233e4001a6d206143d9facda34e93dbc49777647$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.776. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.777. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~738 debug messages>

yosys [$paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732fclean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:9d5c85af50bddd4ab96561ebcaf002dcfc84ecbc$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.778. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.779. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.780. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.781. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fclean -purge
Removed 216 unused cells and 17 unused wires.
Using template $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.782. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.783. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.784. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.785. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.786. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.787. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a62692369clean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:317cc0776a50f9da974b909917cb7fd60a2bdada$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.788. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.789. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~911 debug messages>

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fclean -purge
Removed 205 unused cells and 17 unused wires.
Using template $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.790. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.791. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~746 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.792. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.793. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 17 unused wires.
Using template $paramod$constmap:c5d2e3440e676636a8a2969603728fd5f91fb95b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.794. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.795. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.796. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.797. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.798. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.799. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~666 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dclean -purge
Removed 213 unused cells and 17 unused wires.
Using template $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.800. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.801. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:eb4594ba860c217d84b704a109a070def87b5293$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.802. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.803. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.804. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.805. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.806. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.807. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.808. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.809. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~274 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.810. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.811. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a62692369clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:4cf0150e262a0644843fb98f9d2f97ca327ae717$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.812. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.813. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~728 debug messages>

yosys [$paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732fclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:e4cc1e83a4a0c2ae7c5e95b783128b88e2c93201$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.814. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.815. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:e976813797005ef3ebf4e1be2583b180887b82a2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.816. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.817. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.818. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.819. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:e185234c7b23a192b65264a42f10ef0e77bb1cb9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.820. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.821. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.822. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.823. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 75 unused cells and 14 unused wires.
Using template $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.59.824. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.59.825. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~690 debug messages>

yosys [$paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 191 unused cells and 16 unused wires.
Using template $paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.826. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.827. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.828. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.829. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~750 debug messages>

yosys [$paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848clean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:b6c055f8f2836257af3e8d88c3b05260e43aa923$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.830. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.831. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:e8379be6793a248ee2ea34d546be9b5a32ae1e74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.832. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.833. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.834. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.835. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.836. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.837. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 182 unused cells and 17 unused wires.
Using template $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.838. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.839. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.840. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.841. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 18 unused wires.
Using template $paramod$constmap:68391bde869658129eb5e2bf3d0820baead39c7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.842. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.843. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.844. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.845. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700clean -purge
Removed 229 unused cells and 17 unused wires.
Using template $paramod$constmap:7ca6a107fe04f5a85ed78391f0a9fdb6fbe393b6$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.846. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.847. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~698 debug messages>

yosys [$paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194dclean -purge
Removed 193 unused cells and 18 unused wires.
Using template $paramod$constmap:f6575de05d1731e322da82fa7431345cd10c75cd$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.848. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.849. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 225 unused cells and 16 unused wires.
Using template $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.850. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.851. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~663 debug messages>

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dclean -purge
Removed 221 unused cells and 18 unused wires.
Using template $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.852. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.853. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:0f0fbf3d0e488472ac4888f8392442846f32de9c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.854. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.855. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fclean -purge
Removed 187 unused cells and 18 unused wires.
Using template $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.856. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.857. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732fclean -purge
Removed 205 unused cells and 17 unused wires.
Using template $paramod$constmap:11e8ac8e55c7d3d26e3c11398c36c4537a85f6b5$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.858. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.859. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~650 debug messages>

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 199 unused cells and 16 unused wires.
Using template $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.860. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.861. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~911 debug messages>

yosys [$paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0fclean -purge
Removed 205 unused cells and 17 unused wires.
Using template $paramod$constmap:374f307d433041a45a15cfe51f07e031cd7c7977$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.862. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.863. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.864. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.865. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:efd5a24e1a865209534e09eb83d1c4915434ed16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.866. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.867. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:8010addd8785d71768737c5b7f489f0efb4834f1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.868. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.869. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:f7689e104358232e0b737061d4b4180925426a4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.870. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.871. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.872. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.873. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 18 unused wires.
Using template $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.874. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.875. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~707 debug messages>

yosys [$paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.876. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.877. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:75cd1ddd1313f668534ebaeae244fab750be8de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.878. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.879. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~297 debug messages>

yosys [$paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:46ee104ffd568ddd8953f2a415316b4058d23719$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.880. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.881. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~781 debug messages>

yosys [$paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:d80e7a4b703040ca5effbb8e41d37a839a324a67$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.882. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.883. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.884. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.885. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~731 debug messages>

yosys [$paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 228 unused cells and 16 unused wires.
Using template $paramod$constmap:351153cc58fae131a32a5b0340895c61f4c69757$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.886. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.887. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:b90b0d05775509bc0a140c45c0f92c0363dd0b95$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.888. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.889. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.890. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.891. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:54c6a0f24dfe33e5a411c657f309d7152e564d0d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.892. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.893. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~808 debug messages>

yosys [$paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:b64b5550342a3971efa7eefbfd3c0ec47459ce6b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.894. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.895. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:25ba9ef0bc71a90b6c71ebe245b3de1cca868939$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.896. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.897. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:f9127834bb867cd842eb415bce204f8599ed5f5f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.898. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.899. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.900. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.901. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0fclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:f16d7d04fe2d1b4e2889efa66e3bfabccf470218$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.902. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.903. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 17 unused wires.
Using template $paramod$constmap:0976a8a13b6315b64ca4cbf2e6a2171ad75fad90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.904. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.905. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:b93b037df53f8d1ad7adcd7b42aac05e1ffc6a3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.906. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.907. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.908. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.909. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0fclean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:240a4a0e0b15112d6b5928977644b4b58cc4ff77$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.910. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.911. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 15 unused wires.
Using template $paramod$constmap:991fde4e653804a8e5c7f2c5cb4e79e90b8bdfc5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93opt_muxtree

3.59.912. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.59.913. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~275 debug messages>

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.914. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.915. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~710 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 216 unused cells and 18 unused wires.
Using template $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.916. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.917. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a62692369clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:1adc3e4efd382b6c0d37a387587615f6f871913a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.918. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.919. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~321 debug messages>

yosys [$paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:324ea1aa8c1192b24c0dadf42ca8d383397fd8b3$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.925. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~448 debug messages>

yosys [$paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.926. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~874 debug messages>

yosys [$paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:ae0e8c147f4bcb9ff49d34c39ce6c91cbaa48aa7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.927. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.928. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.929. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.930. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:c3e402596d42c9da2eb13321d53d52f43b5d0dcb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.931. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.932. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~766 debug messages>

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848clean -purge
Removed 231 unused cells and 17 unused wires.
Using template $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.933. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.934. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 18 unused wires.
Using template $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.935. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.936. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a62692369clean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:8cb98313f405ee7d5a5711596de0723ee752b7ee$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.937. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.938. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.939. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.940. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 198 unused cells and 17 unused wires.
Using template $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.941. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.942. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~319 debug messages>

yosys [$paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c720869clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:faa9af31b6d4cfd519434db63956205c9ec405df$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.943. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.944. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:f4977d3e65133ea97aaf584758fd87bc02f4354e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.945. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.946. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~759 debug messages>

yosys [$paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:f08226f05293db05d614851d8e06865e7b6d39c4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.947. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.948. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:6971276e829452914d163c99f447a69bea715536$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.949. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.950. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:23e0b1fc5146d1cceb678fc7a0def80d8bb264f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.951. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.952. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:93a1e80920c14b6aea68c8e4d5017902d4fc9a97$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.953. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.954. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~325 debug messages>

yosys [$paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:5917e539f98c0d6de7c5dc66f06a34d59492f044$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.955. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.956. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~759 debug messages>

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.957. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.958. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:2cec95980c523ea7e56614893b2ba51ad6f4e466$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.959. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.960. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:57649fe192de87750bca8ef77159833f3cdc370d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.961. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.962. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:83cb60f0454a0f98e843a3e2c1d65f110269eca6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.963. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.964. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848clean -purge
Removed 213 unused cells and 16 unused wires.
Using template $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.965. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.966. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 39 unused cells and 13 unused wires.
Using template $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.967. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.968. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.969. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.970. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:b0822511842deae9fd785ef8afb9fb2d412d428d$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.971. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.972. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:2b7a8cd4c24a417881acbdb2ec43c5795b9593fd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.973. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.974. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.975. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.976. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.977. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.978. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 18 unused wires.
Using template $paramod$constmap:0da344d70ec1fa707a0b473487c5b89997e2a3da$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.979. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.980. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~875 debug messages>

yosys [$paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:a121db436ba9fb897e4b2b090106d91bceae346f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.981. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.982. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~788 debug messages>

yosys [$paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848clean -purge
Removed 222 unused cells and 17 unused wires.
Using template $paramod$constmap:a5579a131ac947f9f9f161856b916bb7844c126f$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.983. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.984. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.985. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.986. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~751 debug messages>

yosys [$paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732fclean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:c94a05bafab2598fa300c6ebcbff7e4bc44bc357$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.987. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.988. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~738 debug messages>

yosys [$paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732fclean -purge
Removed 258 unused cells and 18 unused wires.
Using template $paramod$constmap:c19b8a3b0df0b33f3880f908412b82004f6618b1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.989. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.990. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:08350425eaed9ca893511b6d394be2f22b277108$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.991. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.992. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.993. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.994. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a62692369clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:59a1c0b1037ea19d2a050dea10d60fdedaeedf91$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.995. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.996. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~374 debug messages>

yosys [$paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 93 unused cells and 15 unused wires.
Using template $paramod$constmap:920766540478175d7b150b3d29cf5a2bf3890356$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.997. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.998. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:a3f63904410ba5e0645c5f10a2171db474de4cc6$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.999. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1000. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:ba5a2c1c885aef1cdd48146fb813373d8dd857e1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.1001. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.1002. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1003. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1004. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:e0f0a39d0044c44a040a7e16fd430d7f5e49dfea$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1005. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1006. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:f9420dac3a8b5d114f083cc4a0ffaa3a8e9e56aa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1007. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1008. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1009. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1010. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1002 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 144 unused cells and 17 unused wires.
Using template $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1011. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1012. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:4f916ba8a99b32ebb438032c14ba14a88818d8d5$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1013. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1014. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:3eac5507c36892c01cfa23e67eb82a8cbaf00572$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1015. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1016. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:029d119680347bc5931d70ecfb0f2222159111f9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1017. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1018. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 17 unused wires.
Using template $paramod$constmap:3e88b2a800ed42d2ae03ba6df4714216394f40cb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1019. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1020. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1021. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1022. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1023. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1024. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~750 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1025. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1026. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~919 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1027. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1028. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:0c3f72f887ead65a1dfde53270f7cdac21ed476b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1029. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1030. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~749 debug messages>

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1031. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1032. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:d126934d5eca884cd3dd674a7f43330966470c25$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1033. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1034. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:b1e941a7f30f80e92222972826292b7ecb73292e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1035. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1036. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~759 debug messages>

yosys [$paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:322f0ee2451ce35a26cca62f656a9ca7ff5e03ef$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1037. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1038. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~728 debug messages>

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 188 unused cells and 16 unused wires.
Using template $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1039. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1040. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~757 debug messages>

yosys [$paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:fd2ceac3b95f36b612961895330fae171c0a70a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1041. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1042. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1043. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1044. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:74fe602906471df2f116fc630dea8ca44f0efbfb$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1045. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1046. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~777 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1047. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1048. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~706 debug messages>

yosys [$paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 217 unused cells and 18 unused wires.
Using template $paramod$constmap:bf87d89e0704eb0f5813c6d098aef1844bcb1215$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1049. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1050. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~713 debug messages>

yosys [$paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 208 unused cells and 18 unused wires.
Using template $paramod$constmap:52c3b591bd61cea2bd3f1acb261d6623c3f3b1ef$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.1051. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.1052. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~314 debug messages>

yosys [$paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:6c7a30a79f305e54a5a9262e0dc7a5773e28463e$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1053. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1054. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1055. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1056. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~731 debug messages>

yosys [$paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 232 unused cells and 16 unused wires.
Using template $paramod$constmap:9297af90d9040721bea5bff62db17c430862a54d$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1057. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1058. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1059. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1060. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:d070c7266f7f77a930c16811cdd80bcd8ff3ec33$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1061. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1062. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1063. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1064. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:c5ebc659be9ce1a6e7c669386172ce109bbbb2b8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1065. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1066. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:11a5f98a1d3065b37b341c497a233ec540ced30e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1067. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1068. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:9a73d6ec3c4980dc872b61dbbc04bfbc0630dec9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1069. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1070. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~726 debug messages>

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848clean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1071. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1072. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~879 debug messages>

yosys [$paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 18 unused wires.
Using template $paramod$constmap:2a58e0c882a3fa237cb7a08d16e48307ed956975$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1073. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1074. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:d34ff784055c58a0403f7093dca1ac6ba74ff2d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1075. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1076. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:38e52ce59250fa865fb30b48ac60f9122678da3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:49b071a283789c9c4213c546a42bbf9f60564dd9$paramod$e3d051dab9b442d9be76ff650ad6f6c489c24a67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1082. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1083. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a62692369clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:378dd43766f21daff27b1d3b1a747b2ecda0371b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1084. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1085. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:81ed3154421577986b72141704e61c936e75218c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.1086. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.1087. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~300 debug messages>

yosys [$paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 86 unused cells and 14 unused wires.
Using template $paramod$constmap:3f5f643bfb5108e6296030b5e03c4d0513c3bb73$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1088. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1089. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~308 debug messages>

yosys [$paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:6598c826a436cc8ab433222fb2b265c398a4910f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1090. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1091. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1092. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1093. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 233 unused cells and 16 unused wires.
Using template $paramod$constmap:bac334625365e42084eb3826e06407c5290638a9$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1094. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1095. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~780 debug messages>

yosys [$paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:a88c97c620b3d15fadbc66eaca72c13e7fefbd7b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.1096. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.1097. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:02cfd0bc1f49f7440a8a873186b8c33d5d62fd41$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.1098. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.1099. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1101. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1103. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:396d4c5ed64dd92c74bb746104c41ef8ac9c2ccf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.1104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.1105. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~286 debug messages>

yosys [$paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:58f09b761e5183c6cfeeb0e7de2c87719eac9cb1$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:614a096d1bbc2801bf6eb97c801b0be56c7047b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:43b168979ae55ee03b280cd17ca2a3ea1171eac6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:9f8e5db3d782fca9ae0b10e6dbdaee3869b1ecbf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~893 debug messages>

yosys [$paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:8cb73c19e1cb7e9801543954114bc3bd36089c3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.1114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.1115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:25ffb2864bea0ea24f71b4ead2fffa51fa7b3e17$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:6bcf99aa061ee1a0cd2b156ac2712e18359009cd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185clean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:57a03fa1f36f31a5604bee1081932231366c6d81$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1014 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 114 unused cells and 17 unused wires.
Using template $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1123. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~732 debug messages>

yosys [$paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 223 unused cells and 16 unused wires.
Using template $paramod$constmap:905af8b12848e1153209eb5a879baf4afaea6de1$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1125. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:f4240ecca498490c0aee595109ddde99e62c3b3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1127. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~771 debug messages>

yosys [$paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732fclean -purge
Removed 224 unused cells and 17 unused wires.
Using template $paramod$constmap:a42d05763cf7b67d0daa716f9a79e7834fbdf720$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1129. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:6fadee7947bfa30b0331eaa0c799d904fc9d1ccd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1131. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.1132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.1133. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:427dc7bb8c618eccf00465e9868f6cea6287c21d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
Creating constmapped module `$paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3eopt_muxtree

3.59.1134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3eopt_expr -mux_undef -mux_bool -fine

3.59.1135. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~558 debug messages>

yosys [$paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3eclean -purge
Removed 187 unused cells and 16 unused wires.
Using template $paramod$constmap:adb438881b02fecb1f59073c7886d76877143183$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:7d63b0b746a2310cce190ea3204845e0ea091190$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1139. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a62692369clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:901be07d49c81ebaf12ce00f00f017ade1c47af7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1141. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1143. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:63d591d0eddb798a3d70db9c9c06618d9482f048$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.1146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.1147. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732fclean -purge
Removed 216 unused cells and 18 unused wires.
Using template $paramod$constmap:bffdbecd5f8ac7303baeb23144315b9917806863$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1151. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:82c2ec97191fc354218b9b2fee6c3351995bfef6$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1153. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:7e0cb9eb2f46e064a465828a96bc743b60bc6638$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1155. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 253 unused cells and 18 unused wires.
Using template $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.1161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~421 debug messages>

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.1162. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~130 debug messages>

yosys [$paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:4d0703aee945fe65bb066dac710615cdb7ced659$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1164. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:8c7c29cf15450dd9fe4458e62e45775318a763f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1166. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1168. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:0e3c4ae01ca8e16a1cd7cc629d84bc68976bdac9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1170. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732fclean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:44ca6603022ca42be764186361036be1c435c7d6$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1172. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:1ad201a9e7181e2f5c3f347c11d7c1913adfe548$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1174. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 16 unused wires.
Using template $paramod$constmap:d121a2c864e9a0c83c5a0e78125039f7fd45b936$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1178. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:c2e391b594ac1a2105c55a0230fc1f78268ff455$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1180. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 17 unused wires.
Using template $paramod$constmap:39776ebc236fbe98e52e4cee8b7f895c101628be$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.59.1181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.59.1182. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~273 debug messages>

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 78 unused cells and 15 unused wires.
Using template $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1184. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:90e50ce97bb639fc7f2acc5edc2fe2bc30c07d64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.1185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.1186. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dclean -purge
Removed 153 unused cells and 17 unused wires.
Using template $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1188. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 16 unused wires.
Using template $paramod$constmap:497c43e33ce1af823454853f1679fdf099fb5f57$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1190. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1192. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:5a04abd4a92662042f030ebe3646a146413e90e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1194. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1196. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a62692369clean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:a867697135a4816504550cdcb552ec5c5ea5cc28$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1198. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a62692369clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:170163e965202995ac7eb9b75d20151fa38f021a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1202. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 247 unused cells and 18 unused wires.
Using template $paramod$constmap:fcf1bd3287956b6d6fb26936175bbfe06d2dc8d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1204. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~876 debug messages>

yosys [$paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:6ab34d40f8f3dc64842c67d898e89842574ee311$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:f50d5151ecc9dd7fe30a10de553029b02dcc7b59$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1208. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~764 debug messages>

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.1209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.1210. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:a783fca82c17b52f92eee071c384a84d8ef6a609$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1212. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:fe2ca56c38004a71b34e938ad526c52720921719$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.1213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.1214. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.1215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.1216. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 18 unused wires.
Using template $paramod$constmap:023024af0b6a8bd443a2cc5b449c65405aba098a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1220. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~394 debug messages>

yosys [$paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 79 unused cells and 15 unused wires.
Using template $paramod$constmap:89423a853f4708aef8c7f583e572987aa20194ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.1221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.1222. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:db873d508f10a246ac2b632c67ee3e510fa9b417$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1224. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0fclean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:e14e9a32cd97931c77ff16514f4f61bc9367e562$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0fclean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:20f053fad3cd9a627d0dea6a73516b43e2326f93$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1228. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:48798a478ff68089812f29af7a68ce4fefd12a0f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.1229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.1230. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:4a134ee890058e9bc6c7809ec49640a5d95aeed7$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1232. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
Creating constmapped module `$paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70f4a6dcb619c4d18d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70opt_muxtree

3.59.1233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70f4a6dcb619c4d18d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70opt_expr -mux_undef -mux_bool -fine

3.59.1234. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70f4a6dcb619c4d18d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~593 debug messages>

yosys [$paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70clean -purge
Removed 191 unused cells and 16 unused wires.
Using template $paramod$constmap:e1ccb5353bfda2709d791751b80904cf63622a4d$paramod$6a86f5dbecb06c649a413b70f4a6dcb619c4d18d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1236. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~970 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 176 unused cells and 17 unused wires.
Using template $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.1237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.1238. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~760 debug messages>

yosys [$paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848clean -purge
Removed 231 unused cells and 16 unused wires.
Using template $paramod$constmap:ef2eeb2a788dbab9a22a20f69cb9a5ef254a9c3e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.1239. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.1240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fclean -purge
Removed 216 unused cells and 17 unused wires.
Using template $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.1241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.1242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 208 unused cells and 18 unused wires.
Using template $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1244. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:0a4c00f5da88a02a048fec2009bdfc8fa2529613$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:faf953fe8d72473f1716483a41e77c68713a4342$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:60c4c081d50592bfdfcafcedb513ba4032120d1b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700opt_muxtree

3.59.1249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.59.1250. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~703 debug messages>

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1252. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:dfa9afac4443c843cb26a77b235f99f3badc6f31$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1254. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:c1b938b3676723aac54feb2f668972263af9b6d9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.1255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.1256. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~772 debug messages>

yosys [$paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:57739d910dae4a922c469d913c09aa99e57cd0d7$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1258. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:10e5b5350b47e870d7a94d8430bda8e5083897f6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.59.1259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.59.1260. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.1261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.1262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369clean -purge
Removed 224 unused cells and 17 unused wires.
Using template $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.1270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~194 debug messages>

yosys [$paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.1271. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:d03ce03e7243e7726bdfb9b0caf6016eddcf5a35$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.1272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.1273. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~739 debug messages>

yosys [$paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 214 unused cells and 16 unused wires.
Using template $paramod$constmap:28d2b5ac151e7f576bc558129dc2413829b6884c$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.1274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.1275. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:d05d5d6d86936ae63e2580accd1b3750fd565f7e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1277. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.1278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.1279. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adclean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:ac11185070e56a3e081a50d082adb2e902a0da49$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.1280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.1281. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~52 debug messages>

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967clean -purge
Removed 8 unused cells and 11 unused wires.
Using template $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.1282. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.1283. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a62692369clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:884f870426787c62b1a4fb6f0cf49caa259153c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1285. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:15462cd62a60fab4166c821adbe3bbd2bd74693e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.1288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.1289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:75a5e3a384b008b267c7b33e9fd71fc5cf034a84$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.1290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.1291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 18 unused wires.
Using template $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~2 debug messages>

yosys> stat

3.60. Printing statistics.

=== pdc ===

   Number of wires:              13361
   Number of wire bits:         3125029
   Number of public wires:        1422
   Number of public wire bits:    1422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18571
     $_MUX_                      13998
     $_NOT_                       4457
     $_OR_                         116


yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
<suppressed ~31311 debug messages>
Removed a total of 10437 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 7817 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
<suppressed ~1548 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 714 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
<suppressed ~1554 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  6558 cells in clk={ }, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 6558 gates and 6576 wires to a netlist network with 16 inputs and 40 outputs.

3.94.2.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  4351 cells in clk={ }, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 4351 gates and 4367 wires to a netlist network with 16 inputs and 40 outputs.

3.95.2.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  3947 cells in clk={ }, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 3947 gates and 3963 wires to a netlist network with 16 inputs and 40 outputs.

3.96.2.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  3967 cells in clk={ }, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 3967 gates and 3983 wires to a netlist network with 16 inputs and 40 outputs.

3.97.2.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 17124 unused wires.
<suppressed ~1367 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.108. Executing BMUXMAP pass.

yosys> demuxmap

3.109. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_haJy67/abc_tmp_1.scr

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
Extracted 3743 gates and 3759 wires to a netlist network with 16 inputs and 40 outputs.

3.110.1.1. Executing ABC.
DE:   #PIs =  16  #Luts =  1395  Max Lvl =   7  Avg Lvl =   4.88  [   0.15 sec. at Pass 0]{firstMap}
DE:   #PIs =  16  #Luts =   951  Max Lvl =  12  Avg Lvl =   6.78  [  13.91 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  16  #Luts =   904  Max Lvl =  13  Avg Lvl =   7.05  [   1.89 sec. at Pass 2]{map}
DE:   #PIs =  16  #Luts =   613  Max Lvl =  13  Avg Lvl =   6.25  [   3.98 sec. at Pass 3]{postMap}
DE:   #PIs =  16  #Luts =   611  Max Lvl =  12  Avg Lvl =   6.18  [   1.11 sec. at Pass 4]{map}
DE:   #PIs =  16  #Luts =   369  Max Lvl =  12  Avg Lvl =   6.35  [   4.80 sec. at Pass 5]{postMap}
DE:   #PIs =  16  #Luts =   351  Max Lvl =  11  Avg Lvl =   5.72  [   0.82 sec. at Pass 6]{map}
DE:   #PIs =  16  #Luts =   252  Max Lvl =  11  Avg Lvl =   5.88  [   1.77 sec. at Pass 7]{postMap}
DE:   #PIs =  16  #Luts =   235  Max Lvl =  12  Avg Lvl =   6.12  [   0.73 sec. at Pass 8]{map}
DE:   #PIs =  16  #Luts =   192  Max Lvl =  10  Avg Lvl =   5.60  [   1.38 sec. at Pass 9]{postMap}
DE:   #PIs =  16  #Luts =   185  Max Lvl =   9  Avg Lvl =   5.25  [   0.90 sec. at Pass 10]{map}
DE:   #PIs =  16  #Luts =   157  Max Lvl =   9  Avg Lvl =   4.68  [   1.22 sec. at Pass 11]{postMap}
DE:   #PIs =  16  #Luts =   150  Max Lvl =   9  Avg Lvl =   4.62  [   1.09 sec. at Pass 12]{map}
DE:   #PIs =  16  #Luts =   137  Max Lvl =   9  Avg Lvl =   4.43  [   1.20 sec. at Pass 13]{postMap}
DE:   #PIs =  16  #Luts =   131  Max Lvl =   8  Avg Lvl =   4.55  [   0.77 sec. at Pass 14]{map}
DE:   #PIs =  16  #Luts =   108  Max Lvl =   9  Avg Lvl =   4.28  [   1.66 sec. at Pass 15]{postMap}
DE:   #PIs =  16  #Luts =   108  Max Lvl =   8  Avg Lvl =   4.35  [   0.41 sec. at Pass 16]{map}
DE:   #PIs =  16  #Luts =   101  Max Lvl =   7  Avg Lvl =   4.55  [   0.86 sec. at Pass 17]{postMap}
DE:   #PIs =  16  #Luts =   101  Max Lvl =   7  Avg Lvl =   4.55  [   0.60 sec. at Pass 18]{map}
DE:   #PIs =  16  #Luts =    93  Max Lvl =   8  Avg Lvl =   4.30  [   0.95 sec. at Pass 19]{postMap}
DE:   #PIs =  16  #Luts =    89  Max Lvl =   7  Avg Lvl =   4.05  [   0.90 sec. at Pass 20]{map}
DE:   #PIs =  16  #Luts =    86  Max Lvl =   6  Avg Lvl =   3.88  [   1.97 sec. at Pass 21]{postMap}
DE:   #PIs =  16  #Luts =    86  Max Lvl =   6  Avg Lvl =   3.88  [   1.22 sec. at Pass 22]{map}
DE:   #PIs =  16  #Luts =    85  Max Lvl =   7  Avg Lvl =   4.18  [   1.64 sec. at Pass 23]{postMap}
DE:   #PIs =  16  #Luts =    85  Max Lvl =   6  Avg Lvl =   3.80  [   1.40 sec. at Pass 24]{map}
DE:   #PIs =  16  #Luts =    84  Max Lvl =   6  Avg Lvl =   3.78  [   1.61 sec. at Pass 25]{postMap}
DE:   #PIs =  16  #Luts =    84  Max Lvl =   6  Avg Lvl =   3.78  [   1.20 sec. at Pass 26]{map}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   6  Avg Lvl =   3.78  [   1.73 sec. at Pass 27]{postMap}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   6  Avg Lvl =   3.78  [   1.29 sec. at Pass 28]{map}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   6  Avg Lvl =   3.78  [   1.62 sec. at Pass 29]{postMap}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   6  Avg Lvl =   3.78  [   1.33 sec. at Pass 30]{map}
DE:   #PIs =  16  #Luts =    81  Max Lvl =   6  Avg Lvl =   3.58  [   3.84 sec. at Pass 31]{pushMap}
DE:   #PIs =  16  #Luts =    80  Max Lvl =   6  Avg Lvl =   3.60  [   1.70 sec. at Pass 32]{postMap}
DE:   #PIs =  16  #Luts =    80  Max Lvl =   6  Avg Lvl =   3.60  [   1.15 sec. at Pass 33]{map}
DE:   #PIs =  16  #Luts =    80  Max Lvl =   6  Avg Lvl =   3.60  [   1.54 sec. at Pass 34]{postMap}
DE:   #PIs =  16  #Luts =    80  Max Lvl =   6  Avg Lvl =   3.60  [   1.13 sec. at Pass 35]{map}
DE:   #PIs =  16  #Luts =    78  Max Lvl =   6  Avg Lvl =   3.62  [   3.56 sec. at Pass 36]{pushMap}
DE:   #PIs =  16  #Luts =    78  Max Lvl =   6  Avg Lvl =   3.62  [   1.30 sec. at Pass 37]{postMap}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   1.32 sec. at Pass 38]{map}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   1.76 sec. at Pass 39]{postMap}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   1.27 sec. at Pass 40]{map}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   1.37 sec. at Pass 41]{postMap}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   4.43 sec. at Pass 42]{pushMap}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.03  [   1.08 sec. at Pass 43]{finalMap}

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.116. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 3759 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.120. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.121. Printing statistics.

=== pdc ===

   Number of wires:                 93
   Number of wire bits:             93
   Number of public wires:          56
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $lut                           77


yosys> shregmap -minlen 8 -maxlen 20

3.122. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.123. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.124. Printing statistics.

=== pdc ===

   Number of wires:                 93
   Number of wire bits:             93
   Number of public wires:          56
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $lut                           77


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.125. Executing TECHMAP pass (map to technology primitives).

3.125.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.125.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.125.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~213 debug messages>

yosys> opt_expr -mux_undef

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
<suppressed ~2048 debug messages>

yosys> simplemap

3.127. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

yosys> opt_dff -nodffe -nosdff

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 148 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
<suppressed ~23 debug messages>

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_haJy67/abc_tmp_2.scr

3.141. Executing ABC pass (technology mapping using ABC).

3.141.1. Extracting gate netlist of module `\pdc' to `<abc-temp-dir>/input.blif'..
Extracted 349 gates and 367 wires to a netlist network with 16 inputs and 40 outputs.

3.141.1.1. Executing ABC.
DE:   #PIs =  16  #Luts =    86  Max Lvl =   5  Avg Lvl =   3.30  [   0.09 sec. at Pass 0]{firstMap}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   7  Avg Lvl =   4.18  [   1.22 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  16  #Luts =    83  Max Lvl =   7  Avg Lvl =   4.18  [   0.23 sec. at Pass 2]{map}
DE:   #PIs =  16  #Luts =    82  Max Lvl =   7  Avg Lvl =   3.97  [   0.61 sec. at Pass 3]{postMap}
DE:   #PIs =  16  #Luts =    79  Max Lvl =   7  Avg Lvl =   4.10  [   0.64 sec. at Pass 4]{map}
DE:   #PIs =  16  #Luts =    79  Max Lvl =   7  Avg Lvl =   4.10  [   1.31 sec. at Pass 5]{postMap}
DE:   #PIs =  16  #Luts =    77  Max Lvl =   7  Avg Lvl =   4.07  [   1.31 sec. at Pass 6]{map}
DE:   #PIs =  16  #Luts =    76  Max Lvl =   7  Avg Lvl =   3.97  [   1.65 sec. at Pass 7]{postMap}
DE:   #PIs =  16  #Luts =    76  Max Lvl =   7  Avg Lvl =   3.97  [   1.35 sec. at Pass 8]{map}
DE:   #PIs =  16  #Luts =    76  Max Lvl =   6  Avg Lvl =   3.62  [   1.65 sec. at Pass 9]{postMap}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   7  Avg Lvl =   3.80  [   1.29 sec. at Pass 10]{map}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   7  Avg Lvl =   3.80  [   1.42 sec. at Pass 11]{postMap}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   7  Avg Lvl =   3.80  [   1.20 sec. at Pass 12]{map}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   6  Avg Lvl =   3.78  [   1.61 sec. at Pass 13]{postMap}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   6  Avg Lvl =   3.78  [   1.33 sec. at Pass 14]{map}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   6  Avg Lvl =   3.78  [   1.65 sec. at Pass 15]{postMap}
DE:   #PIs =  16  #Luts =    75  Max Lvl =   6  Avg Lvl =   3.78  [   1.17 sec. at Pass 16]{map}
DE:   #PIs =  16  #Luts =    74  Max Lvl =   6  Avg Lvl =   3.67  [   3.43 sec. at Pass 17]{pushMap}
DE:   #PIs =  16  #Luts =    74  Max Lvl =   6  Avg Lvl =   3.67  [   1.73 sec. at Pass 18]{postMap}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   1.38 sec. at Pass 19]{map}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   1.36 sec. at Pass 20]{postMap}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   1.24 sec. at Pass 21]{map}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   1.48 sec. at Pass 22]{postMap}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   3.21 sec. at Pass 23]{pushMap}
DE:   #PIs =  16  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.65  [   1.26 sec. at Pass 24]{finalMap}

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.

yosys> opt_merge -nomux

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pdc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pdc.
Performed a total of 0 changes.

yosys> opt_merge

3.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pdc'.
Removed a total of 0 cells.

yosys> opt_share

3.147. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.148. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..
Removed 0 unused cells and 297 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module pdc.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.151. Executing HIERARCHY pass (managing design hierarchy).

3.151.1. Analyzing design hierarchy..
Top module:  \pdc

3.151.2. Analyzing design hierarchy..
Top module:  \pdc
Removed 0 unused modules.

yosys> stat

3.152. Printing statistics.

=== pdc ===

   Number of wires:                 89
   Number of wire bits:             89
   Number of public wires:          56
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $lut                           73


yosys> opt_clean -purge

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pdc..

yosys> write_verilog -noattr -nohex synthesized.v

3.154. Executing Verilog backend.
Dumping module `\pdc'.

Warnings: 1406 unique messages, 1406 total
End of script. Logfile hash: c6bb69b96f, CPU: user 135.57s system 2.27s, MEM: 726.62 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 80% 6x abc (547 sec), 13% 609x clean (91 sec), ...
real 370.58
user 627.80
sys 56.86
