# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../xup_and_test.ip_user_files/bd/system/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../xup_and_test.ip_user_files/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v" \
"../../../../xup_and_test.ip_user_files/bd/system/ipshared/a94f/xup_and_vector.srcs/sources_1/new/xup_and_vector.v" \
"../../../../xup_and_test.ip_user_files/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v" \
"../../../../xup_and_test.ip_user_files/bd/system/sim/system.v" \
"../../../../xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../../../../sources/xup_and_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
