
---------- Begin Simulation Statistics ----------
final_tick                               154408107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    721                       # Simulator instruction rate (inst/s)
host_mem_usage                               32784308                       # Number of bytes of host memory used
host_op_rate                                      740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                183151.93                       # Real time elapsed on the host
host_tick_rate                                 268349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132141586                       # Number of instructions simulated
sim_ops                                     135505765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049149                       # Number of seconds simulated
sim_ticks                                 49148693125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.346065                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266046                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               339578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4216                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22207                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            338205                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41784                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8760                       # Number of indirect misses.
system.cpu.branchPred.lookups                  606093                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  103424                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5491                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3414193                       # Number of instructions committed
system.cpu.committedOps                       3788273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.680750                       # CPI: cycles per instruction
system.cpu.discardedOps                         63794                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1986470                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            812669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374256                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7963357                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.271684                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4199                       # number of quiesce instructions executed
system.cpu.numCycles                         12566790                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4199                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2320559     61.26%     61.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9874      0.26%     61.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 886367     23.40%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                571473     15.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3788273                       # Class of committed instruction
system.cpu.quiesceCycles                     66071119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4603433                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1741904                       # Transaction distribution
system.membus.trans_dist::ReadResp            1760427                       # Transaction distribution
system.membus.trans_dist::WriteReq             772200                       # Transaction distribution
system.membus.trans_dist::WriteResp            772200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4569                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15916                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2103                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2103                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4395                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4941694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4941694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5089953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       904704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       904704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       703296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       835541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    158132932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    158132932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159873177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2537798                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000452                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021255                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2536651     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1147      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2537798                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6122677995                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88376875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41358889                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16636375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           84692523                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10418813544                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71502750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1624576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1624576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3668302                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3668301                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9928704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10113024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3571                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3571                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10585755                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93361                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    158859264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    161808384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        57068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        57068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    168351573                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18033386000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             36.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11524845                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14791628134                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8544333000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4000269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20001346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3000202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4000269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31002086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4000269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3000202                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7000471                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4000269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20001346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7000471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7000471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38002557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        57068                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204524                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1786                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149242                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3000202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7000471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10000673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3000202                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1161130                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4161331                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3000202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10000673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1161130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14162004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1737667                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1737659                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       733184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       733184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4872192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1798                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4941694                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    155910144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        57100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    158132932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2959869                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2959869    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2959869                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6571892995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9421440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962807836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40002691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40002691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2042813219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40002691                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40063731                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80066422                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2002810527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80066422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40002691                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122879641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    196083712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     44761088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    242614272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    109969408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114098176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    224067584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     49020928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1398784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50475008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27492352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3565568                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31057920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36002422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3989601748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    910727939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4936332109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2237483868                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2321489520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4558973388                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36002422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6227085616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3232217459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9495305497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       904704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       909696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       904704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       904704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14136                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           78                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14214                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18407488                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       101569                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18509058                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18407488                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18407488                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18407488                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       101569                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18509058                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    111149056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        57292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         410880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111620228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       292416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     44761088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47216192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1736704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1744082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       699392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             737753                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2261485483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1165687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8359937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2271072147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5949619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40002691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    910727939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4000269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            960680519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5949619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40063731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3172213422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4000269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1165687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8359937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3231752665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2433998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000462836250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3136619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             782631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1744087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     737753                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1744087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   737753                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46098                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56855718710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8709925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102582824960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32638.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58888.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3039                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1624185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1744084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               737753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1525241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.724155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.383112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.319664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5263      3.09%      3.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4652      2.73%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2689      1.58%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2899      1.70%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3302      1.94%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2186      1.28%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2371      1.39%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2854      1.67%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       144300     84.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170516                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     724.613561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1417.958923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1718     71.46%     71.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.12%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     71.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.17%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     71.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.12%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          198      8.24%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.17%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     80.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          167      6.95%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          101      4.20%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           85      3.54%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.17%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.12%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           30      1.25%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           63      2.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     306.887271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.873927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    451.869051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1595     66.35%     66.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            63      2.62%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      1.08%     70.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     70.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.37%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.33%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.12%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.17%     71.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     71.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.12%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     71.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     71.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.08%     71.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     72.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     72.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     72.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     72.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     72.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      0.58%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          648     26.96%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111487040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  134528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47216448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111620548                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47216192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2268.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       960.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2271.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    960.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49148690625                       # Total gap between requests
system.mem_ctrls.avgGap                      19803.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    111014784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57612                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       294336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     44759424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61039.262882740186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2258753528.148872852325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1172198.004400142469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8354728.760654102080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5988684.159951404668                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40002691.322832606733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 910694082.672010064125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4000269.132283260580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1736704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       699392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4115155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102113818035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    201526740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    263365030                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 134872526230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19419969315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 855652158980                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8933409435                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68585.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58797.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    223174.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41022.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29519047.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    632160.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1223422.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2908010.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         84143271.824996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58728121.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3168295237.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1025320026.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470529605.699900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     861827121.637468                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     327386775.600028                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5996230160.212631                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        122.001823                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16781175060                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2658810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29711346440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8398                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9834810.996666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2409077.229294                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12452750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113111736125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41296371375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1174367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1174367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1174367                       # number of overall hits
system.cpu.icache.overall_hits::total         1174367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14136                       # number of overall misses
system.cpu.icache.overall_misses::total         14136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    612708125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    612708125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    612708125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    612708125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1188503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1188503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1188503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1188503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011894                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011894                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011894                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011894                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43343.811899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43343.811899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43343.811899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43343.811899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    591407250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    591407250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    591407250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    591407250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011894                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.958829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.958829                       # average overall mshr miss latency
system.cpu.icache.replacements                  13987                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1174367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1174367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    612708125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    612708125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1188503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1188503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43343.811899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43343.811899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    591407250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    591407250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.958829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.578677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8089157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13987                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            578.333953                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.578677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2391142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2391142                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1415352                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1415352                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1415352                       # number of overall hits
system.cpu.dcache.overall_hits::total         1415352                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8390                       # number of overall misses
system.cpu.dcache.overall_misses::total          8390                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    614127375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    614127375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    614127375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    614127375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423742                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73197.541716                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73197.541716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73197.541716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73197.541716                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4569                       # number of writebacks
system.cpu.dcache.writebacks::total              4569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1892                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43253                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43253                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    477063375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    477063375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    477063375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    477063375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004564                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73416.955217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73416.955217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73416.955217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73416.955217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.476499                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.476499                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6498                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       888920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          888920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    338680625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    338680625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       893335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       893335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76711.353341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76711.353341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4237                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4237                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    331083875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    331083875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75331.939704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75331.939704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.760916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.760916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       526432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         526432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    275446750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    275446750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       530407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       530407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69294.779874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69294.779874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39016                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39016                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    145979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    145979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69414.883500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69414.883500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              195080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.021545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5701466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5701466                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154408107500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               154409641875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    721                       # Simulator instruction rate (inst/s)
host_mem_usage                               32784308                       # Number of bytes of host memory used
host_op_rate                                      740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                183153.16                       # Real time elapsed on the host
host_tick_rate                                 268356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132143445                       # Number of instructions simulated
sim_ops                                     135508060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049150                       # Number of seconds simulated
sim_ticks                                 49150227500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.335899                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266147                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               339751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4216                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22225                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            338251                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41784                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8760                       # Number of indirect misses.
system.cpu.branchPred.lookups                  606372                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  103513                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5491                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3416052                       # Number of instructions committed
system.cpu.committedOps                       3790568                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.679465                       # CPI: cycles per instruction
system.cpu.discardedOps                         63839                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1987604                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            813142                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374439                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7963627                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.271779                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4199                       # number of quiesce instructions executed
system.cpu.numCycles                         12569245                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4199                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2321886     61.25%     61.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9874      0.26%     61.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 886898     23.40%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                571909     15.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3790568                       # Class of committed instruction
system.cpu.quiesceCycles                     66071119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4605618                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1742046                       # Transaction distribution
system.membus.trans_dist::ReadResp            1760572                       # Transaction distribution
system.membus.trans_dist::WriteReq             772200                       # Transaction distribution
system.membus.trans_dist::WriteResp            772200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4571                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15916                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2103                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2103                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4397                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4941979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4941979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5090244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       904704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       904704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       703552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       835797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    158142084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    158142084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159882585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2537942                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000452                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021254                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2536795     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1147      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2537942                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6122833495                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88376875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41358889                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16636375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           84703933                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10419596264                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71502750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1624576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1624576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3668587                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3668586                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9928704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10113024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4141                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4141                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10586325                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93361                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    158859264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    161808384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    168360693                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18034383000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             36.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11525415                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14792483134                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8544618000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4000144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20000721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3000108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4000144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31001118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4000144                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3000108                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7000252                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4000144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20000721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7000252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7000252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38001370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        66188                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       213644                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2071                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149527                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3000108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7000252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10000361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3000108                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1346647                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4346755                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3000108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10000361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1346647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14347116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1737809                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1737801                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       733184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       733184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4872192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4941978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    155910144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    158142020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2960011                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2960011    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2960011                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6572034995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9422150000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962746561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40001443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40001443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2042749446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40001443                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40062480                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80063922                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2002748004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80063922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40001443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122813368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    196083712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     44761088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    242614272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    109969408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114098176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    224067584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     49020928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1398784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50475008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27492352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3565568                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31057920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36001298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3989477200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    910699508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4936178007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2237414018                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2321417047                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4558831065                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36001298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6226891218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3232116555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9495009072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       904704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       909696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       904704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       904704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14136                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           78                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14214                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18406914                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       101566                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18508480                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18406914                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18406914                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18406914                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       101566                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18508480                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    111149056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         411008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111629508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       292544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     44761088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47216320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1736704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1744227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       699392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             737755                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2261414884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8362281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2271190057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5952038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40001443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    910699508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4000144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            960653132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5952038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40062480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3172114392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4000144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8362281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3231843189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2433998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000462836250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3136875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             782631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1744231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     737755                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1744231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   737755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46098                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56859590740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8710640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102590450740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32637.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58887.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3039                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1624317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1744228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               737755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1525364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.729078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.391749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.314035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5263      3.09%      3.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4652      2.73%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2689      1.58%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2899      1.70%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3302      1.94%     11.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2186      1.28%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2371      1.39%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2854      1.67%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       144309     84.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170525                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     724.613561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1417.958923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1718     71.46%     71.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.12%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     71.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.17%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     71.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.12%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          198      8.24%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.17%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     80.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          167      6.95%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          101      4.20%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           85      3.54%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.17%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.12%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           30      1.25%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           63      2.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     306.887271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.873927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    451.869051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1595     66.35%     66.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            63      2.62%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      1.08%     70.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     70.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.37%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.33%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.12%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.17%     71.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     71.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.12%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     71.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     71.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.08%     71.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     72.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     72.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     72.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     72.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     72.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      0.58%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          648     26.96%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111496192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  134528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47216448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111629764                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47216320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2268.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       960.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2271.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    960.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49150220625                       # Total gap between requests
system.mem_ctrls.avgGap                      19802.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    111014784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        66636                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       294336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     44759424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61037.357355060056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2258683014.234267711639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1355761.781570594059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8357072.202768542804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5988497.204819652252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40001442.516212157905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 910665652.564883947372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4000144.251621216070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1736704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       699392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4115155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102113818035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    209036930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    263480620                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 134872526230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19419969315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 855652158980                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8933409435                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68585.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58797.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    200035.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41027.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29506131.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    632160.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1223422.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2908010.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         84148206.074996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58731220.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3168555318.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1025320026.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470529605.699900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     861868612.687468                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     327386775.600028                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5996539766.362631                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        122.004314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16781175060                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2658810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29712880815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8398                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9834810.996666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2409077.229294                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12452750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113113270500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41296371375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1174967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1174967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1174967                       # number of overall hits
system.cpu.icache.overall_hits::total         1174967                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14136                       # number of overall misses
system.cpu.icache.overall_misses::total         14136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    612708125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    612708125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    612708125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    612708125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1189103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1189103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1189103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1189103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011888                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011888                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011888                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011888                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43343.811899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43343.811899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43343.811899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43343.811899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    591407250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    591407250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    591407250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    591407250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011888                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011888                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011888                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011888                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.958829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.958829                       # average overall mshr miss latency
system.cpu.icache.replacements                  13987                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1174967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1174967                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    612708125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    612708125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1189103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1189103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43343.811899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43343.811899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    591407250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    591407250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.958829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.958829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.578815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34514407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2396.500972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.578815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2392342                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2392342                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1416334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1416334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1416334                       # number of overall hits
system.cpu.dcache.overall_hits::total         1416334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8392                       # number of overall misses
system.cpu.dcache.overall_misses::total          8392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    614311125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    614311125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    614311125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    614311125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005890                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005890                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005890                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005890                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73201.992969                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73201.992969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73201.992969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73201.992969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4571                       # number of writebacks
system.cpu.dcache.writebacks::total              4571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1892                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43253                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43253                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    477244125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    477244125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    477244125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    477244125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004562                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004562                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73422.173077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73422.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73422.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73422.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.476499                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.476499                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       889466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          889466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    338864375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    338864375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       893883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       893883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76718.219380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76718.219380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4237                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4237                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    331264625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    331264625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75338.782124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75338.782124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.760916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.760916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       526868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         526868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    275446750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    275446750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       530843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       530843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69294.779874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69294.779874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39016                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39016                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    145979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    145979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69414.883500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69414.883500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1426626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            203.454934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5705404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5705404                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154409641875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
