
---------- Begin Simulation Statistics ----------
final_tick                                14463560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    269                       # Simulator instruction rate (inst/s)
host_mem_usage                                8084440                       # Number of bytes of host memory used
host_op_rate                                      275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31646.87                       # Real time elapsed on the host
host_tick_rate                                 342017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8497760                       # Number of instructions simulated
sim_ops                                       8693466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010824                       # Number of seconds simulated
sim_ticks                                 10823765000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.079143                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  422403                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435112                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                618                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4586                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              754                       # Number of indirect misses.
system.cpu.branchPred.lookups                  475663                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14189                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2919489                       # Number of instructions committed
system.cpu.committedOps                       2965985                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.172141                       # CPI: cycles per instruction
system.cpu.discardedOps                         11227                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1619598                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           801392                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2877383                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315245                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      517                       # number of quiesce instructions executed
system.cpu.numCycles                          9261030                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       517                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2040550     68.80%     68.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1311      0.04%     68.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 101844      3.43%     72.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                822280     27.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2965985                       # Class of committed instruction
system.cpu.quiesceCycles                      8056994                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6383647                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1084                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        762685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              238384                       # Transaction distribution
system.membus.trans_dist::ReadResp             243318                       # Transaction distribution
system.membus.trans_dist::WriteReq             143305                       # Transaction distribution
system.membus.trans_dist::WriteResp            143305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          330                       # Transaction distribution
system.membus.trans_dist::WriteClean               76                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4553                       # Transaction distribution
system.membus.trans_dist::ReadExReq               181                       # Transaction distribution
system.membus.trans_dist::ReadExResp              181                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           369                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       376338                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        376338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       754335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       765097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       752676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       752676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1531244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       292160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       292160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24454981                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1139694                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000966                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031066                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1138593     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    1101      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1139694                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1933395466                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10870250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13061624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2214125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9026770                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1462344365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23637250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1513706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7568531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1513706                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6054825                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7568531                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7568531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7568531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15137062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       489677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       489677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8534                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1552794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11929                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23658500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24719893                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2616436750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2101616853                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1350605000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4541119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16650768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6054825                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4541119                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10595943                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6054825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10595943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10595943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27246711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4541119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10595943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15137062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4541119                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1561379                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6102498                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4541119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15137062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1561379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21239559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       237842                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       237842                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       138496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       138496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       752676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       466865                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       466865    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       466865                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1099665875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1327695000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1106983383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24219299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1137257507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30274124                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30308492                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     60582616                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1137257507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54527791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      6054825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1197840123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25886724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15073284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25165828                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4579329                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       471041                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2994177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1592419274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    787127215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6054825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2391656138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    932443009                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1392610058                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2325053066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6054825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2524862282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2179737273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6054825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4716709204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       292224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       293888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       292224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       292224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4566                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4592                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26998369                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       153736                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27152105                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26998369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26998369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26998369                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       153736                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27152105                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15255164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8889728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              238366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          406                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18198843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1386555233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1561379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3098367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409413822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2400643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24219299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    787127215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6054825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1513706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            821315688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2400643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42418142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2173682448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6054825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1513706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1561379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3098367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2230729510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000592892250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147797                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      238366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    238366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7698290695                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1191110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13951618195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32315.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58565.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       203                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   222206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  129331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                238364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  210176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    406                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.019183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.813056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.917763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          571      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          637      2.49%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397      1.55%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          353      1.38%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          437      1.71%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          346      1.35%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          429      1.68%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          400      1.56%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22025     86.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25595                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1301.814208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    929.563125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             47     25.68%     25.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.55%     26.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     25.68%     51.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.55%     52.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           79     43.17%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      1.64%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.19%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     759.065574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    431.259165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    423.922209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     17.49%     17.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.64%     19.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.64%     20.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.64%     22.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.55%     22.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.55%     23.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.64%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.55%     25.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.09%     26.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.55%     27.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.55%     27.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.09%     28.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.55%     29.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.55%     30.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.37%     34.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     65.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15246208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8890176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15255164                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8889728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1408.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       821.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    821.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10823413125                       # Total gap between requests
system.mem_ctrls.avgGap                      28688.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14998660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18198843.008879072964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1385715598.962098598480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1561379.058026481420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3086541.513050218578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2530727.524110140745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24219298.922325085849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 787127214.975565314293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6054824.730581271462                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1425012.461005943827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          406                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    181744750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13728841420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18263830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22768195                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10244699065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3876885000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 186873055000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    660992125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     81499125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59008.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58545.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68920.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43450.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25233248.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946505.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1403793.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    645500.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    318355.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5755811910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    585480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4484606090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1034                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740471.711799                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    5592238.315584                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1249750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    104202875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9427736125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5035823875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1450683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1450683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1450683                       # number of overall hits
system.cpu.icache.overall_hits::total         1450683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4566                       # number of overall misses
system.cpu.icache.overall_misses::total          4566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199496875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199496875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199496875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199496875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1455249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1455249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1455249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1455249                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003138                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43691.825449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43691.825449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43691.825449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43691.825449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    192514375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    192514375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    192514375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    192514375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42162.587604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42162.587604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42162.587604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42162.587604                       # average overall mshr miss latency
system.cpu.icache.replacements                   4340                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1450683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1450683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199496875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199496875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1455249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1455249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43691.825449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43691.825449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    192514375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    192514375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42162.587604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42162.587604                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.753367                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1487673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            342.781797                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.753367                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2915063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2915063                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       167179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           167179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       167179                       # number of overall hits
system.cpu.dcache.overall_hits::total          167179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          706                       # number of overall misses
system.cpu.dcache.overall_misses::total           706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53059625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53059625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53059625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53059625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167885                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75155.276204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75155.276204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75155.276204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75155.276204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          330                       # number of writebacks
system.cpu.dcache.writebacks::total               330                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41047500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41047500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11799250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11799250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003276                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74631.818182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74631.818182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74631.818182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74631.818182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.055130                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.055130                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       102952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30230875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30230875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75577.187500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75577.187500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          542                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          542                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28072375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28072375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11799250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11799250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76076.897019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76076.897019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.833948                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.833948                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22828750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22828750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74603.758170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74603.758170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4809                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4809                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12975125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12975125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71685.773481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71685.773481                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       376338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       376338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3929683875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3929683875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.900300                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.900300                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65886                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65886                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       310452                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       310452                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3790283216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3790283216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12208.918661                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12208.918661                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.792808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.510501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.792808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3682794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3682794                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14463560000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14463836250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    269                       # Simulator instruction rate (inst/s)
host_mem_usage                                8084440                       # Number of bytes of host memory used
host_op_rate                                      275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31647.03                       # Real time elapsed on the host
host_tick_rate                                 342024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8497769                       # Number of instructions simulated
sim_ops                                       8693481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010824                       # Number of seconds simulated
sim_ticks                                 10824041250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.078710                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  422405                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435116                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                619                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4588                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              754                       # Number of indirect misses.
system.cpu.branchPred.lookups                  475670                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2919498                       # Number of instructions committed
system.cpu.committedOps                       2966000                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.172282                       # CPI: cycles per instruction
system.cpu.discardedOps                         11234                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1619617                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           801395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2877763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315230                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      517                       # number of quiesce instructions executed
system.cpu.numCycles                          9261472                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       517                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2040558     68.80%     68.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1311      0.04%     68.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 101850      3.43%     72.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                822280     27.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2966000                       # Class of committed instruction
system.cpu.quiesceCycles                      8056994                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6383709                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        762694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              238384                       # Transaction distribution
system.membus.trans_dist::ReadResp             243323                       # Transaction distribution
system.membus.trans_dist::WriteReq             143305                       # Transaction distribution
system.membus.trans_dist::WriteResp            143305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          332                       # Transaction distribution
system.membus.trans_dist::WriteClean               76                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4556                       # Transaction distribution
system.membus.trans_dist::ReadExReq               181                       # Transaction distribution
system.membus.trans_dist::ReadExResp              181                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4568                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           371                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       376338                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        376338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       754341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       765103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       752676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       752676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1531258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       292352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       292352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24455429                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1139698                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000966                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031066                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1138597     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    1101      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1139698                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1933409466                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10870250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13068999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2214125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9038270                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1462344365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23652250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1513668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7568338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1513668                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6054670                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7568338                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7568338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7568338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15136676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       489677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       489677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8534                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1552794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11929                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23658500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24719893                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2616436750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2101616853                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1350605000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4541003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16650343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6054670                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4541003                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10595673                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6054670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10595673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10595673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27246016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4541003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10595673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15136676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4541003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1561339                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6102342                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4541003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15136676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1561339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21239017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       237842                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       237842                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       138496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       138496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       752676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24085372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       466865                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       466865    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       466865                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1099665875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1327695000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1106955131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24218681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1137228482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30273351                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30307719                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     60581070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1137228482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54526400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      6054670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1197809552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25886724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15073284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25165828                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4579329                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       471041                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2994177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1592378632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    787107126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6054670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2391595099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    932419211                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1392574516                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2324993726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6054670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2524797843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2179681642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6054670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4716588825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       292352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       294016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       292352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       292352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4568                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4594                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27009505                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       153732                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27163237                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27009505                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27009505                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27009505                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       153732                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27163237                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15255292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8889856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              238368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18198379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1386519845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1561339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3110114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409389677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2412408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24218681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    787107126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6054670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1513668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            821306552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2412408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42417059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2173626971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6054670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1513668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1561339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3110114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2230696229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000592892250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147797                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      238368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138904                       # Number of write requests accepted
system.mem_ctrls.readBursts                    238368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7698290695                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1191120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13951670695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32315.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58565.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       203                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   222208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  129331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                238366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138904                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  210176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    406                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.019183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.813056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.917763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          571      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          637      2.49%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397      1.55%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          353      1.38%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          437      1.71%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          346      1.35%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          429      1.68%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          400      1.56%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22025     86.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25595                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1301.814208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    929.563125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             47     25.68%     25.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.55%     26.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     25.68%     51.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.55%     52.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           79     43.17%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      1.64%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.19%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     759.065574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    431.259165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    423.922209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     17.49%     17.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.64%     19.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.64%     20.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.64%     22.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.55%     22.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.55%     23.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.64%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.55%     25.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.09%     26.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.55%     27.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.55%     27.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.09%     28.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.55%     29.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.55%     30.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.37%     34.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     65.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15246336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8890176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15255292                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8889856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1408.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       821.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    821.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10823986250                       # Total gap between requests
system.mem_ctrls.avgGap                      28690.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14998660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18198378.539993092418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1385680232.879748106003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1561339.208680491662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3098288.266408815049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2530662.935158344917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24218680.800020050257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 787107126.000651597977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6054670.200005012564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1424976.091993367067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    181744750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13728841420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18263830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22820695                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10244699065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3876885000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 186873055000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    660992125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     81499125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59008.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58545.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68920.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43385.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25109556.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946505.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1403793.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    645500.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    318355.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5755811910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    585480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4484882340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1034                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740471.711799                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    5592238.315584                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1249750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    104202875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9428012375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5035823875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1450695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1450695                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1450695                       # number of overall hits
system.cpu.icache.overall_hits::total         1450695                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4568                       # number of overall misses
system.cpu.icache.overall_misses::total          4568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199627500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199627500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199627500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199627500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1455263                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1455263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1455263                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1455263                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43701.291594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43701.291594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43701.291594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43701.291594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4568                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4568                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4568                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4568                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    192639875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    192639875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    192639875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    192639875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42171.601357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42171.601357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42171.601357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42171.601357                       # average overall mshr miss latency
system.cpu.icache.replacements                   4343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1450695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1450695                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199627500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199627500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1455263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1455263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43701.291594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43701.291594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4568                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4568                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    192639875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    192639875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42171.601357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42171.601357                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.753449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3035401                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            633.960109                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.753449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2915094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2915094                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       167183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           167183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       167183                       # number of overall hits
system.cpu.dcache.overall_hits::total          167183                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          708                       # number of overall misses
system.cpu.dcache.overall_misses::total           708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53179625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53179625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53179625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53179625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75112.464689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75112.464689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75112.464689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75112.464689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          332                       # number of writebacks
system.cpu.dcache.writebacks::total               332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5351                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41164750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41164750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41164750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41164750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11799250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11799250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74573.822464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74573.822464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74573.822464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74573.822464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.055130                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.055130                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       102956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30350875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30350875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75499.689055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75499.689055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          542                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          542                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28189625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28189625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11799250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11799250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75982.816712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75982.816712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.833948                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.833948                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22828750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22828750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74603.758170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74603.758170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4809                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4809                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12975125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12975125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71685.773481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71685.773481                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       376338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       376338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3929683875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3929683875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.900300                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.900300                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65886                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65886                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       310452                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       310452                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3790283216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3790283216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12208.918661                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12208.918661                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.791308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              172078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.727444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.791308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3682820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3682820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14463836250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
