
Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e430  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b8  0800e5c0  0800e5c0  0001e5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb78  0800eb78  000209c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb78  0800eb78  0001eb78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb80  0800eb80  000209c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800eb80  0800eb80  0001eb80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb88  0800eb88  0001eb88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c4  20000000  0800eb8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005cc  200009c4  0800f550  000209c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f90  0800f550  00020f90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000209c4  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000fdcf  00000000  00000000  000209f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00018c1b  00000000  00000000  000307c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000032fd  00000000  00000000  000493de  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001358  00000000  00000000  0004c6e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000f4f30  00000000  00000000  0004da38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000011c0  00000000  00000000  00142968  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00029013  00000000  00000000  00143b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016cb3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006398  00000000  00000000  0016cbb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200009c4 	.word	0x200009c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e5a8 	.word	0x0800e5a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200009c8 	.word	0x200009c8
 80001cc:	0800e5a8 	.word	0x0800e5a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f8e:	e003      	b.n	8000f98 <LoopCopyDataInit>

08000f90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f96:	3104      	adds	r1, #4

08000f98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f98:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fa0:	d3f6      	bcc.n	8000f90 <CopyDataInit>
	ldr	r2, =_sbss
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fa4:	e002      	b.n	8000fac <LoopFillZerobss>

08000fa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fa6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fa8:	f842 3b04 	str.w	r3, [r2], #4

08000fac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <LoopForever+0x16>)
	cmp	r2, r3
 8000fae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fb0:	d3f9      	bcc.n	8000fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fb2:	f006 f8af 	bl	8007114 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f006 f92f 	bl	8007218 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fba:	f004 fd77 	bl	8005aac <main>

08000fbe <LoopForever>:

LoopForever:
    b LoopForever
 8000fbe:	e7fe      	b.n	8000fbe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fc0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000fc4:	0800eb8c 	.word	0x0800eb8c
	ldr	r0, =_sdata
 8000fc8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fcc:	200009c4 	.word	0x200009c4
	ldr	r2, =_sbss
 8000fd0:	200009c4 	.word	0x200009c4
	ldr	r3, = _ebss
 8000fd4:	20000f90 	.word	0x20000f90

08000fd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC1_2_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <HAL_Init+0x3c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <HAL_Init+0x3c>)
 8000fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff2:	2003      	movs	r0, #3
 8000ff4:	f000 f93a 	bl	800126c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f000 f80f 	bl	800101c <HAL_InitTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	71fb      	strb	r3, [r7, #7]
 8001008:	e001      	b.n	800100e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800100a:	f005 fe67 	bl	8006cdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800100e:	79fb      	ldrb	r3, [r7, #7]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40022000 	.word	0x40022000

0800101c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001028:	4b16      	ldr	r3, [pc, #88]	; (8001084 <HAL_InitTick+0x68>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d022      	beq.n	8001076 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <HAL_InitTick+0x6c>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <HAL_InitTick+0x68>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800103c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001040:	fbb2 f3f3 	udiv	r3, r2, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f946 	bl	80012d6 <HAL_SYSTICK_Config>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d10f      	bne.n	8001070 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b0f      	cmp	r3, #15
 8001054:	d809      	bhi.n	800106a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001056:	2200      	movs	r2, #0
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	f04f 30ff 	mov.w	r0, #4294967295
 800105e:	f000 f910 	bl	8001282 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <HAL_InitTick+0x70>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	e007      	b.n	800107a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	e004      	b.n	800107a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	e001      	b.n	800107a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000004 	.word	0x20000004
 8001088:	2000000c 	.word	0x2000000c
 800108c:	20000000 	.word	0x20000000

08001090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <HAL_IncTick+0x1c>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <HAL_IncTick+0x20>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4413      	add	r3, r2
 800109e:	4a03      	ldr	r2, [pc, #12]	; (80010ac <HAL_IncTick+0x1c>)
 80010a0:	6013      	str	r3, [r2, #0]
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	20000a1c 	.word	0x20000a1c
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return uwTick;
 80010b8:	4b03      	ldr	r3, [pc, #12]	; (80010c8 <HAL_GetTick+0x14>)
 80010ba:	681b      	ldr	r3, [r3, #0]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	20000a1c 	.word	0x20000a1c

080010cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010e8:	4013      	ands	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fe:	4a04      	ldr	r2, [pc, #16]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	60d3      	str	r3, [r2, #12]
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <__NVIC_GetPriorityGrouping+0x18>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	0a1b      	lsrs	r3, r3, #8
 800111e:	f003 0307 	and.w	r3, r3, #7
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	db0b      	blt.n	800115a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f003 021f 	and.w	r2, r3, #31
 8001148:	4907      	ldr	r1, [pc, #28]	; (8001168 <__NVIC_EnableIRQ+0x38>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	2001      	movs	r0, #1
 8001152:	fa00 f202 	lsl.w	r2, r0, r2
 8001156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000e100 	.word	0xe000e100

0800116c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	2b00      	cmp	r3, #0
 800117e:	db0a      	blt.n	8001196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	490c      	ldr	r1, [pc, #48]	; (80011b8 <__NVIC_SetPriority+0x4c>)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	0112      	lsls	r2, r2, #4
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	440b      	add	r3, r1
 8001190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001194:	e00a      	b.n	80011ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4908      	ldr	r1, [pc, #32]	; (80011bc <__NVIC_SetPriority+0x50>)
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	3b04      	subs	r3, #4
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	440b      	add	r3, r1
 80011aa:	761a      	strb	r2, [r3, #24]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000e100 	.word	0xe000e100
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	; 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f1c3 0307 	rsb	r3, r3, #7
 80011da:	2b04      	cmp	r3, #4
 80011dc:	bf28      	it	cs
 80011de:	2304      	movcs	r3, #4
 80011e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	3304      	adds	r3, #4
 80011e6:	2b06      	cmp	r3, #6
 80011e8:	d902      	bls.n	80011f0 <NVIC_EncodePriority+0x30>
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3b03      	subs	r3, #3
 80011ee:	e000      	b.n	80011f2 <NVIC_EncodePriority+0x32>
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f4:	f04f 32ff 	mov.w	r2, #4294967295
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43da      	mvns	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	401a      	ands	r2, r3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001208:	f04f 31ff 	mov.w	r1, #4294967295
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	43d9      	mvns	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	4313      	orrs	r3, r2
         );
}
 800121a:	4618      	mov	r0, r3
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
	...

08001228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3b01      	subs	r3, #1
 8001234:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001238:	d301      	bcc.n	800123e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800123a:	2301      	movs	r3, #1
 800123c:	e00f      	b.n	800125e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123e:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <SysTick_Config+0x40>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3b01      	subs	r3, #1
 8001244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001246:	210f      	movs	r1, #15
 8001248:	f04f 30ff 	mov.w	r0, #4294967295
 800124c:	f7ff ff8e 	bl	800116c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001250:	4b05      	ldr	r3, [pc, #20]	; (8001268 <SysTick_Config+0x40>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001256:	4b04      	ldr	r3, [pc, #16]	; (8001268 <SysTick_Config+0x40>)
 8001258:	2207      	movs	r2, #7
 800125a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	e000e010 	.word	0xe000e010

0800126c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ff29 	bl	80010cc <__NVIC_SetPriorityGrouping>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b086      	sub	sp, #24
 8001286:	af00      	add	r7, sp, #0
 8001288:	4603      	mov	r3, r0
 800128a:	60b9      	str	r1, [r7, #8]
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001294:	f7ff ff3e 	bl	8001114 <__NVIC_GetPriorityGrouping>
 8001298:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	68b9      	ldr	r1, [r7, #8]
 800129e:	6978      	ldr	r0, [r7, #20]
 80012a0:	f7ff ff8e 	bl	80011c0 <NVIC_EncodePriority>
 80012a4:	4602      	mov	r2, r0
 80012a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012aa:	4611      	mov	r1, r2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff ff5d 	bl	800116c <__NVIC_SetPriority>
}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4603      	mov	r3, r0
 80012c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff31 	bl	8001130 <__NVIC_EnableIRQ>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff ffa2 	bl	8001228 <SysTick_Config>
 80012e4:	4603      	mov	r3, r0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b084      	sub	sp, #16
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d005      	beq.n	8001312 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2204      	movs	r2, #4
 800130a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
 8001310:	e029      	b.n	8001366 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 020e 	bic.w	r2, r2, #14
 8001320:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 0201 	bic.w	r2, r2, #1
 8001330:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001336:	f003 021c 	and.w	r2, r3, #28
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	2101      	movs	r1, #1
 8001340:	fa01 f202 	lsl.w	r2, r1, r2
 8001344:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2201      	movs	r2, #1
 800134a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	4798      	blx	r3
    }
  }
  return status;
 8001366:	7bfb      	ldrb	r3, [r7, #15]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137e:	e17f      	b.n	8001680 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2101      	movs	r1, #1
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8171 	beq.w	800167a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d003      	beq.n	80013a8 <HAL_GPIO_Init+0x38>
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b12      	cmp	r3, #18
 80013a6:	d123      	bne.n	80013f0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	08da      	lsrs	r2, r3, #3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3208      	adds	r2, #8
 80013b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	f003 0307 	and.w	r3, r3, #7
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	220f      	movs	r2, #15
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4013      	ands	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	691a      	ldr	r2, [r3, #16]
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	4313      	orrs	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	08da      	lsrs	r2, r3, #3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3208      	adds	r2, #8
 80013ea:	6939      	ldr	r1, [r7, #16]
 80013ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	2203      	movs	r2, #3
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	43db      	mvns	r3, r3
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 0203 	and.w	r2, r3, #3
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d00b      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d007      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001438:	2b11      	cmp	r3, #17
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b12      	cmp	r3, #18
 8001442:	d130      	bne.n	80014a6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	2203      	movs	r2, #3
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800147a:	2201      	movs	r2, #1
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	091b      	lsrs	r3, r3, #4
 8001490:	f003 0201 	and.w	r2, r3, #1
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 0303 	and.w	r3, r3, #3
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d118      	bne.n	80014e4 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014b8:	2201      	movs	r2, #1
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	08db      	lsrs	r3, r3, #3
 80014ce:	f003 0201 	and.w	r2, r3, #1
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80ac 	beq.w	800167a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b5e      	ldr	r3, [pc, #376]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001526:	4a5d      	ldr	r2, [pc, #372]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6613      	str	r3, [r2, #96]	; 0x60
 800152e:	4b5b      	ldr	r3, [pc, #364]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800153a:	4a59      	ldr	r2, [pc, #356]	; (80016a0 <HAL_GPIO_Init+0x330>)
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	089b      	lsrs	r3, r3, #2
 8001540:	3302      	adds	r3, #2
 8001542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001546:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	f003 0303 	and.w	r3, r3, #3
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	220f      	movs	r2, #15
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001564:	d025      	beq.n	80015b2 <HAL_GPIO_Init+0x242>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4e      	ldr	r2, [pc, #312]	; (80016a4 <HAL_GPIO_Init+0x334>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d01f      	beq.n	80015ae <HAL_GPIO_Init+0x23e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4d      	ldr	r2, [pc, #308]	; (80016a8 <HAL_GPIO_Init+0x338>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d019      	beq.n	80015aa <HAL_GPIO_Init+0x23a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4c      	ldr	r2, [pc, #304]	; (80016ac <HAL_GPIO_Init+0x33c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d013      	beq.n	80015a6 <HAL_GPIO_Init+0x236>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4b      	ldr	r2, [pc, #300]	; (80016b0 <HAL_GPIO_Init+0x340>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d00d      	beq.n	80015a2 <HAL_GPIO_Init+0x232>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a4a      	ldr	r2, [pc, #296]	; (80016b4 <HAL_GPIO_Init+0x344>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d007      	beq.n	800159e <HAL_GPIO_Init+0x22e>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a49      	ldr	r2, [pc, #292]	; (80016b8 <HAL_GPIO_Init+0x348>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d101      	bne.n	800159a <HAL_GPIO_Init+0x22a>
 8001596:	2306      	movs	r3, #6
 8001598:	e00c      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 800159a:	2307      	movs	r3, #7
 800159c:	e00a      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 800159e:	2305      	movs	r3, #5
 80015a0:	e008      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015a2:	2304      	movs	r3, #4
 80015a4:	e006      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015a6:	2303      	movs	r3, #3
 80015a8:	e004      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e002      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015b2:	2300      	movs	r3, #0
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	f002 0203 	and.w	r2, r2, #3
 80015ba:	0092      	lsls	r2, r2, #2
 80015bc:	4093      	lsls	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015c4:	4936      	ldr	r1, [pc, #216]	; (80016a0 <HAL_GPIO_Init+0x330>)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	089b      	lsrs	r3, r3, #2
 80015ca:	3302      	adds	r3, #2
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015d2:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43db      	mvns	r3, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015f6:	4a31      	ldr	r2, [pc, #196]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015fc:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001620:	4a26      	ldr	r2, [pc, #152]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001626:	4b25      	ldr	r3, [pc, #148]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43db      	mvns	r3, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800164a:	4a1c      	ldr	r2, [pc, #112]	; (80016bc <HAL_GPIO_Init+0x34c>)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001674:	4a11      	ldr	r2, [pc, #68]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	3301      	adds	r3, #1
 800167e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa22 f303 	lsr.w	r3, r2, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	f47f ae78 	bne.w	8001380 <HAL_GPIO_Init+0x10>
  }
}
 8001690:	bf00      	nop
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	40021000 	.word	0x40021000
 80016a0:	40010000 	.word	0x40010000
 80016a4:	48000400 	.word	0x48000400
 80016a8:	48000800 	.word	0x48000800
 80016ac:	48000c00 	.word	0x48000c00
 80016b0:	48001000 	.word	0x48001000
 80016b4:	48001400 	.word	0x48001400
 80016b8:	48001800 	.word	0x48001800
 80016bc:	40010400 	.word	0x40010400

080016c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	807b      	strh	r3, [r7, #2]
 80016cc:	4613      	mov	r3, r2
 80016ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016d0:	787b      	ldrb	r3, [r7, #1]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d003      	beq.n	80016de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d6:	887a      	ldrh	r2, [r7, #2]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016dc:	e002      	b.n	80016e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016de:	887a      	ldrh	r2, [r7, #2]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80016f4:	4b04      	ldr	r3, [pc, #16]	; (8001708 <HAL_PWREx_GetVoltageRange+0x18>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40007000 	.word	0x40007000

0800170c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800171a:	d130      	bne.n	800177e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800171c:	4b23      	ldr	r3, [pc, #140]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001728:	d038      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001732:	4a1e      	ldr	r2, [pc, #120]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001734:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001738:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800173a:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2232      	movs	r2, #50	; 0x32
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	4a1b      	ldr	r2, [pc, #108]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	0c9b      	lsrs	r3, r3, #18
 800174c:	3301      	adds	r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001750:	e002      	b.n	8001758 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	3b01      	subs	r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175a:	695b      	ldr	r3, [r3, #20]
 800175c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001764:	d102      	bne.n	800176c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f2      	bne.n	8001752 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001778:	d110      	bne.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e00f      	b.n	800179e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800178a:	d007      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001794:	4a05      	ldr	r2, [pc, #20]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001796:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800179a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	40007000 	.word	0x40007000
 80017b0:	2000000c 	.word	0x2000000c
 80017b4:	431bde83 	.word	0x431bde83

080017b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e39d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017ca:	4ba4      	ldr	r3, [pc, #656]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017d4:	4ba1      	ldr	r3, [pc, #644]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0310 	and.w	r3, r3, #16
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 80e1 	beq.w	80019ae <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_RCC_OscConfig+0x4a>
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	2b0c      	cmp	r3, #12
 80017f6:	f040 8088 	bne.w	800190a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	f040 8084 	bne.w	800190a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001802:	4b96      	ldr	r3, [pc, #600]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d005      	beq.n	800181a <HAL_RCC_OscConfig+0x62>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e375      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1a      	ldr	r2, [r3, #32]
 800181e:	4b8f      	ldr	r3, [pc, #572]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <HAL_RCC_OscConfig+0x7c>
 800182a:	4b8c      	ldr	r3, [pc, #560]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001832:	e005      	b.n	8001840 <HAL_RCC_OscConfig+0x88>
 8001834:	4b89      	ldr	r3, [pc, #548]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800183a:	091b      	lsrs	r3, r3, #4
 800183c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001840:	4293      	cmp	r3, r2
 8001842:	d223      	bcs.n	800188c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fd09 	bl	8002260 <RCC_SetFlashLatencyFromMSIRange>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e356      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001858:	4b80      	ldr	r3, [pc, #512]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a7f      	ldr	r2, [pc, #508]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b7d      	ldr	r3, [pc, #500]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	497a      	ldr	r1, [pc, #488]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001876:	4b79      	ldr	r3, [pc, #484]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	4975      	ldr	r1, [pc, #468]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001886:	4313      	orrs	r3, r2
 8001888:	604b      	str	r3, [r1, #4]
 800188a:	e022      	b.n	80018d2 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800188c:	4b73      	ldr	r3, [pc, #460]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a72      	ldr	r2, [pc, #456]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b70      	ldr	r3, [pc, #448]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	496d      	ldr	r1, [pc, #436]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018aa:	4b6c      	ldr	r3, [pc, #432]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	4968      	ldr	r1, [pc, #416]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a1b      	ldr	r3, [r3, #32]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 fccc 	bl	8002260 <RCC_SetFlashLatencyFromMSIRange>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e319      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018d2:	f000 fc03 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 80018d6:	4601      	mov	r1, r0
 80018d8:	4b60      	ldr	r3, [pc, #384]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	4a5f      	ldr	r2, [pc, #380]	; (8001a60 <HAL_RCC_OscConfig+0x2a8>)
 80018e4:	5cd3      	ldrb	r3, [r2, r3]
 80018e6:	f003 031f 	and.w	r3, r3, #31
 80018ea:	fa21 f303 	lsr.w	r3, r1, r3
 80018ee:	4a5d      	ldr	r2, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80018f2:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <HAL_RCC_OscConfig+0x2b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fb90 	bl	800101c <HAL_InitTick>
 80018fc:	4603      	mov	r3, r0
 80018fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d052      	beq.n	80019ac <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	e2fd      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d032      	beq.n	8001978 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001912:	4b52      	ldr	r3, [pc, #328]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a51      	ldr	r2, [pc, #324]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800191e:	f7ff fbc9 	bl	80010b4 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001926:	f7ff fbc5 	bl	80010b4 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e2e6      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001938:	4b48      	ldr	r3, [pc, #288]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001944:	4b45      	ldr	r3, [pc, #276]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a44      	ldr	r2, [pc, #272]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800194a:	f043 0308 	orr.w	r3, r3, #8
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	4b42      	ldr	r3, [pc, #264]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	493f      	ldr	r1, [pc, #252]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800195e:	4313      	orrs	r3, r2
 8001960:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001962:	4b3e      	ldr	r3, [pc, #248]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	021b      	lsls	r3, r3, #8
 8001970:	493a      	ldr	r1, [pc, #232]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001972:	4313      	orrs	r3, r2
 8001974:	604b      	str	r3, [r1, #4]
 8001976:	e01a      	b.n	80019ae <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001978:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a37      	ldr	r2, [pc, #220]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001984:	f7ff fb96 	bl	80010b4 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800198c:	f7ff fb92 	bl	80010b4 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e2b3      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800199e:	4b2f      	ldr	r3, [pc, #188]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x1d4>
 80019aa:	e000      	b.n	80019ae <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d074      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d005      	beq.n	80019cc <HAL_RCC_OscConfig+0x214>
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d10e      	bne.n	80019e4 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d10b      	bne.n	80019e4 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019cc:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d064      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x2ea>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d160      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e290      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ec:	d106      	bne.n	80019fc <HAL_RCC_OscConfig+0x244>
 80019ee:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1a      	ldr	r2, [pc, #104]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e01d      	b.n	8001a38 <HAL_RCC_OscConfig+0x280>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a04:	d10c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x268>
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a11      	ldr	r2, [pc, #68]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e00b      	b.n	8001a38 <HAL_RCC_OscConfig+0x280>
 8001a20:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a0d      	ldr	r2, [pc, #52]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a0a      	ldr	r2, [pc, #40]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d01c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a40:	f7ff fb38 	bl	80010b4 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a46:	e011      	b.n	8001a6c <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a48:	f7ff fb34 	bl	80010b4 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	; 0x64
 8001a54:	d90a      	bls.n	8001a6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e255      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	0800e5f0 	.word	0x0800e5f0
 8001a64:	2000000c 	.word	0x2000000c
 8001a68:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a6c:	4bae      	ldr	r3, [pc, #696]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0e7      	beq.n	8001a48 <HAL_RCC_OscConfig+0x290>
 8001a78:	e014      	b.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7a:	f7ff fb1b 	bl	80010b4 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a82:	f7ff fb17 	bl	80010b4 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b64      	cmp	r3, #100	; 0x64
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e238      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a94:	4ba4      	ldr	r3, [pc, #656]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f0      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2ca>
 8001aa0:	e000      	b.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d060      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d005      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x30a>
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b0c      	cmp	r3, #12
 8001aba:	d119      	bne.n	8001af0 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d116      	bne.n	8001af0 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ac2:	4b99      	ldr	r3, [pc, #612]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d005      	beq.n	8001ada <HAL_RCC_OscConfig+0x322>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e215      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ada:	4b93      	ldr	r3, [pc, #588]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	061b      	lsls	r3, r3, #24
 8001ae8:	498f      	ldr	r1, [pc, #572]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aee:	e040      	b.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d023      	beq.n	8001b40 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af8:	4b8b      	ldr	r3, [pc, #556]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a8a      	ldr	r2, [pc, #552]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b04:	f7ff fad6 	bl	80010b4 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b0c:	f7ff fad2 	bl	80010b4 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e1f3      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b1e:	4b82      	ldr	r3, [pc, #520]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2a:	4b7f      	ldr	r3, [pc, #508]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	061b      	lsls	r3, r3, #24
 8001b38:	497b      	ldr	r1, [pc, #492]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	604b      	str	r3, [r1, #4]
 8001b3e:	e018      	b.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b40:	4b79      	ldr	r3, [pc, #484]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a78      	ldr	r2, [pc, #480]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff fab2 	bl	80010b4 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b54:	f7ff faae 	bl	80010b4 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e1cf      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b66:	4b70      	ldr	r3, [pc, #448]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f0      	bne.n	8001b54 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d03c      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d01c      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b86:	4b68      	ldr	r3, [pc, #416]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b8c:	4a66      	ldr	r2, [pc, #408]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b96:	f7ff fa8d 	bl	80010b4 <HAL_GetTick>
 8001b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b9c:	e008      	b.n	8001bb0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7ff fa89 	bl	80010b4 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e1aa      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bb0:	4b5d      	ldr	r3, [pc, #372]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0ef      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3e6>
 8001bbe:	e01b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc0:	4b59      	ldr	r3, [pc, #356]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bc6:	4a58      	ldr	r2, [pc, #352]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bc8:	f023 0301 	bic.w	r3, r3, #1
 8001bcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd0:	f7ff fa70 	bl	80010b4 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fa6c 	bl	80010b4 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e18d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bea:	4b4f      	ldr	r3, [pc, #316]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1ef      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 80a5 	beq.w	8001d50 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c0a:	4b47      	ldr	r3, [pc, #284]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10d      	bne.n	8001c32 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b44      	ldr	r3, [pc, #272]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	4a43      	ldr	r2, [pc, #268]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c20:	6593      	str	r3, [r2, #88]	; 0x58
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c32:	4b3e      	ldr	r3, [pc, #248]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d118      	bne.n	8001c70 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c3e:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a3a      	ldr	r2, [pc, #232]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c4a:	f7ff fa33 	bl	80010b4 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c52:	f7ff fa2f 	bl	80010b4 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e150      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c64:	4b31      	ldr	r3, [pc, #196]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d108      	bne.n	8001c8a <HAL_RCC_OscConfig+0x4d2>
 8001c78:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c7e:	4a2a      	ldr	r2, [pc, #168]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c88:	e024      	b.n	8001cd4 <HAL_RCC_OscConfig+0x51c>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2b05      	cmp	r3, #5
 8001c90:	d110      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x4fc>
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca8:	4a1f      	ldr	r2, [pc, #124]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cb2:	e00f      	b.n	8001cd4 <HAL_RCC_OscConfig+0x51c>
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cba:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cbc:	f023 0301 	bic.w	r3, r3, #1
 8001cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cca:	4a17      	ldr	r2, [pc, #92]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ccc:	f023 0304 	bic.w	r3, r3, #4
 8001cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d016      	beq.n	8001d0a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cdc:	f7ff f9ea 	bl	80010b4 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce4:	f7ff f9e6 	bl	80010b4 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e105      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0ed      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x52c>
 8001d08:	e019      	b.n	8001d3e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0a:	f7ff f9d3 	bl	80010b4 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d10:	e00e      	b.n	8001d30 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d12:	f7ff f9cf 	bl	80010b4 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d905      	bls.n	8001d30 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e0ee      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d30:	4b77      	ldr	r3, [pc, #476]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1e9      	bne.n	8001d12 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d105      	bne.n	8001d50 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d44:	4b72      	ldr	r3, [pc, #456]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d48:	4a71      	ldr	r2, [pc, #452]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 80d5 	beq.w	8001f04 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	2b0c      	cmp	r3, #12
 8001d5e:	f000 808e 	beq.w	8001e7e <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d15b      	bne.n	8001e22 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	4b69      	ldr	r3, [pc, #420]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a68      	ldr	r2, [pc, #416]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d76:	f7ff f99d 	bl	80010b4 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7e:	f7ff f999 	bl	80010b4 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e0ba      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d90:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d1f0      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9c:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	4b5c      	ldr	r3, [pc, #368]	; (8001f14 <HAL_RCC_OscConfig+0x75c>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dac:	3a01      	subs	r2, #1
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	4311      	orrs	r1, r2
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001db6:	0212      	lsls	r2, r2, #8
 8001db8:	4311      	orrs	r1, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dbe:	0852      	lsrs	r2, r2, #1
 8001dc0:	3a01      	subs	r2, #1
 8001dc2:	0552      	lsls	r2, r2, #21
 8001dc4:	4311      	orrs	r1, r2
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001dca:	0852      	lsrs	r2, r2, #1
 8001dcc:	3a01      	subs	r2, #1
 8001dce:	0652      	lsls	r2, r2, #25
 8001dd0:	4311      	orrs	r1, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dd6:	0912      	lsrs	r2, r2, #4
 8001dd8:	0452      	lsls	r2, r2, #17
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	494c      	ldr	r1, [pc, #304]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001de2:	4b4b      	ldr	r3, [pc, #300]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a4a      	ldr	r2, [pc, #296]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001de8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dec:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dee:	4b48      	ldr	r3, [pc, #288]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001df8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfa:	f7ff f95b 	bl	80010b4 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e02:	f7ff f957 	bl	80010b4 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e078      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e14:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x64a>
 8001e20:	e070      	b.n	8001f04 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e22:	4b3b      	ldr	r3, [pc, #236]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a3a      	ldr	r2, [pc, #232]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e2e:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e3a:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	4a34      	ldr	r2, [pc, #208]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e40:	f023 0303 	bic.w	r3, r3, #3
 8001e44:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e46:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	4a31      	ldr	r2, [pc, #196]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e4c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e54:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e56:	f7ff f92d 	bl	80010b4 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5e:	f7ff f929 	bl	80010b4 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e04a      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e70:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f0      	bne.n	8001e5e <HAL_RCC_OscConfig+0x6a6>
 8001e7c:	e042      	b.n	8001f04 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e03d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f003 0203 	and.w	r2, r3, #3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d130      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d127      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eba:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d11f      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001eca:	2a07      	cmp	r2, #7
 8001ecc:	bf14      	ite	ne
 8001ece:	2201      	movne	r2, #1
 8001ed0:	2200      	moveq	r2, #0
 8001ed2:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d113      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ee2:	085b      	lsrs	r3, r3, #1
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d109      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d001      	beq.n	8001f04 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3720      	adds	r7, #32
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	f99d808c 	.word	0xf99d808c

08001f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0c8      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f2c:	4b66      	ldr	r3, [pc, #408]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d910      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3a:	4b63      	ldr	r3, [pc, #396]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 0207 	bic.w	r2, r3, #7
 8001f42:	4961      	ldr	r1, [pc, #388]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d001      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0b0      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d04c      	beq.n	8002002 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b03      	cmp	r3, #3
 8001f6e:	d107      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f70:	4b56      	ldr	r3, [pc, #344]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d121      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e09e      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d107      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f88:	4b50      	ldr	r3, [pc, #320]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d115      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e092      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fa0:	4b4a      	ldr	r3, [pc, #296]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d109      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e086      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb0:	4b46      	ldr	r3, [pc, #280]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e07e      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fc0:	4b42      	ldr	r3, [pc, #264]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f023 0203 	bic.w	r2, r3, #3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	493f      	ldr	r1, [pc, #252]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fd2:	f7ff f86f 	bl	80010b4 <HAL_GetTick>
 8001fd6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd8:	e00a      	b.n	8001ff0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fda:	f7ff f86b 	bl	80010b4 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e066      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 020c 	and.w	r2, r3, #12
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d1eb      	bne.n	8001fda <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d008      	beq.n	8002020 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800200e:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	492c      	ldr	r1, [pc, #176]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800201c:	4313      	orrs	r3, r2
 800201e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002020:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	429a      	cmp	r2, r3
 800202c:	d210      	bcs.n	8002050 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202e:	4b26      	ldr	r3, [pc, #152]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 0207 	bic.w	r2, r3, #7
 8002036:	4924      	ldr	r1, [pc, #144]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b22      	ldr	r3, [pc, #136]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e036      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800205c:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4918      	ldr	r1, [pc, #96]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800206a:	4313      	orrs	r3, r2
 800206c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d009      	beq.n	800208e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4910      	ldr	r1, [pc, #64]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800208e:	f000 f825 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002092:	4601      	mov	r1, r0
 8002094:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	4a0c      	ldr	r2, [pc, #48]	; (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 80020a0:	5cd3      	ldrb	r3, [r2, r3]
 80020a2:	f003 031f 	and.w	r3, r3, #31
 80020a6:	fa21 f303 	lsr.w	r3, r1, r3
 80020aa:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_RCC_ClockConfig+0x1c0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe ffb2 	bl	800101c <HAL_InitTick>
 80020b8:	4603      	mov	r3, r0
 80020ba:	72fb      	strb	r3, [r7, #11]

  return status;
 80020bc:	7afb      	ldrb	r3, [r7, #11]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40022000 	.word	0x40022000
 80020cc:	40021000 	.word	0x40021000
 80020d0:	0800e5f0 	.word	0x0800e5f0
 80020d4:	2000000c 	.word	0x2000000c
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	; 0x24
 80020e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	2300      	movs	r3, #0
 80020e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ea:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020f4:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0303 	and.w	r3, r3, #3
 80020fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x34>
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	2b0c      	cmp	r3, #12
 8002108:	d121      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d11e      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d107      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800211c:	4b30      	ldr	r3, [pc, #192]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800211e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002122:	0a1b      	lsrs	r3, r3, #8
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e005      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800212c:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002138:	4a2a      	ldr	r2, [pc, #168]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002140:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10d      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800214c:	e00a      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	2b04      	cmp	r3, #4
 8002152:	d102      	bne.n	800215a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002154:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	e004      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b08      	cmp	r3, #8
 800215e:	d101      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002160:	4b22      	ldr	r3, [pc, #136]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002162:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b0c      	cmp	r3, #12
 8002168:	d133      	bne.n	80021d2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d002      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0xa4>
 800217a:	2b03      	cmp	r3, #3
 800217c:	d003      	beq.n	8002186 <HAL_RCC_GetSysClockFreq+0xaa>
 800217e:	e005      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002180:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002182:	617b      	str	r3, [r7, #20]
      break;
 8002184:	e005      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002186:	4b19      	ldr	r3, [pc, #100]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002188:	617b      	str	r3, [r7, #20]
      break;
 800218a:	e002      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	617b      	str	r3, [r7, #20]
      break;
 8002190:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	3301      	adds	r3, #1
 800219e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	0a1b      	lsrs	r3, r3, #8
 80021a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	fb02 f203 	mul.w	r2, r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	0e5b      	lsrs	r3, r3, #25
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	3301      	adds	r3, #1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021d2:	69bb      	ldr	r3, [r7, #24]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3724      	adds	r7, #36	; 0x24
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	40021000 	.word	0x40021000
 80021e4:	0800e608 	.word	0x0800e608
 80021e8:	00f42400 	.word	0x00f42400
 80021ec:	007a1200 	.word	0x007a1200

080021f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <HAL_RCC_GetHCLKFreq+0x14>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	2000000c 	.word	0x2000000c

08002208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800220c:	f7ff fff0 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 8002210:	4601      	mov	r1, r0
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	4a04      	ldr	r2, [pc, #16]	; (8002230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800221e:	5cd3      	ldrb	r3, [r2, r3]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002228:	4618      	mov	r0, r3
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	0800e600 	.word	0x0800e600

08002234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002238:	f7ff ffda 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 800223c:	4601      	mov	r1, r0
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	0adb      	lsrs	r3, r3, #11
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	4a04      	ldr	r2, [pc, #16]	; (800225c <HAL_RCC_GetPCLK2Freq+0x28>)
 800224a:	5cd3      	ldrb	r3, [r2, r3]
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002254:	4618      	mov	r0, r3
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000
 800225c:	0800e600 	.word	0x0800e600

08002260 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800226c:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002278:	f7ff fa3a 	bl	80016f0 <HAL_PWREx_GetVoltageRange>
 800227c:	6178      	str	r0, [r7, #20]
 800227e:	e014      	b.n	80022aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002280:	4b25      	ldr	r3, [pc, #148]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002284:	4a24      	ldr	r2, [pc, #144]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228a:	6593      	str	r3, [r2, #88]	; 0x58
 800228c:	4b22      	ldr	r3, [pc, #136]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002298:	f7ff fa2a 	bl	80016f0 <HAL_PWREx_GetVoltageRange>
 800229c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a2:	4a1d      	ldr	r2, [pc, #116]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b0:	d10b      	bne.n	80022ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b80      	cmp	r3, #128	; 0x80
 80022b6:	d919      	bls.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2ba0      	cmp	r3, #160	; 0xa0
 80022bc:	d902      	bls.n	80022c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022be:	2302      	movs	r3, #2
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	e013      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022c4:	2301      	movs	r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	e010      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b80      	cmp	r3, #128	; 0x80
 80022ce:	d902      	bls.n	80022d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022d0:	2303      	movs	r3, #3
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	e00a      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b80      	cmp	r3, #128	; 0x80
 80022da:	d102      	bne.n	80022e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022dc:	2302      	movs	r3, #2
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	e004      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b70      	cmp	r3, #112	; 0x70
 80022e6:	d101      	bne.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022e8:	2301      	movs	r3, #1
 80022ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f023 0207 	bic.w	r2, r3, #7
 80022f4:	4909      	ldr	r1, [pc, #36]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000
 800231c:	40022000 	.word	0x40022000

08002320 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002328:	2300      	movs	r3, #0
 800232a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800232c:	2300      	movs	r3, #0
 800232e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002338:	2b00      	cmp	r3, #0
 800233a:	d03f      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002340:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002344:	d01c      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002346:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800234a:	d802      	bhi.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00e      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002350:	e01f      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002352:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002356:	d003      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002358:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800235c:	d01c      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800235e:	e018      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002360:	4b85      	ldr	r3, [pc, #532]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a84      	ldr	r2, [pc, #528]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800236a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800236c:	e015      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3304      	adds	r3, #4
 8002372:	2100      	movs	r1, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f000 fab9 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800237a:	4603      	mov	r3, r0
 800237c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800237e:	e00c      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3320      	adds	r3, #32
 8002384:	2100      	movs	r1, #0
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fba0 	bl	8002acc <RCCEx_PLLSAI2_Config>
 800238c:	4603      	mov	r3, r0
 800238e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002390:	e003      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	74fb      	strb	r3, [r7, #19]
      break;
 8002396:	e000      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002398:	bf00      	nop
    }

    if(ret == HAL_OK)
 800239a:	7cfb      	ldrb	r3, [r7, #19]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10b      	bne.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023a0:	4b75      	ldr	r3, [pc, #468]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ae:	4972      	ldr	r1, [pc, #456]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80023b6:	e001      	b.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023b8:	7cfb      	ldrb	r3, [r7, #19]
 80023ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d03f      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d0:	d01c      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xec>
 80023d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d6:	d802      	bhi.n	80023de <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00e      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0xda>
 80023dc:	e01f      	b.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023e2:	d003      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80023e4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80023e8:	d01c      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80023ea:	e018      	b.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023ec:	4b62      	ldr	r3, [pc, #392]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a61      	ldr	r2, [pc, #388]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023f8:	e015      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f000 fa73 	bl	80028ec <RCCEx_PLLSAI1_Config>
 8002406:	4603      	mov	r3, r0
 8002408:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800240a:	e00c      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3320      	adds	r3, #32
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f000 fb5a 	bl	8002acc <RCCEx_PLLSAI2_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800241c:	e003      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	74fb      	strb	r3, [r7, #19]
      break;
 8002422:	e000      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002424:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002426:	7cfb      	ldrb	r3, [r7, #19]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10b      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800242c:	4b52      	ldr	r3, [pc, #328]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800243a:	494f      	ldr	r1, [pc, #316]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002442:	e001      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002444:	7cfb      	ldrb	r3, [r7, #19]
 8002446:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80a0 	beq.w	8002596 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002456:	2300      	movs	r3, #0
 8002458:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800245a:	4b47      	ldr	r3, [pc, #284]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800246a:	2300      	movs	r3, #0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00d      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002470:	4b41      	ldr	r3, [pc, #260]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002474:	4a40      	ldr	r2, [pc, #256]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800247a:	6593      	str	r3, [r2, #88]	; 0x58
 800247c:	4b3e      	ldr	r3, [pc, #248]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800247e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002488:	2301      	movs	r3, #1
 800248a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800248c:	4b3b      	ldr	r3, [pc, #236]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a3a      	ldr	r2, [pc, #232]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002498:	f7fe fe0c 	bl	80010b4 <HAL_GetTick>
 800249c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800249e:	e009      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a0:	f7fe fe08 	bl	80010b4 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d902      	bls.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	74fb      	strb	r3, [r7, #19]
        break;
 80024b2:	e005      	b.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024b4:	4b31      	ldr	r3, [pc, #196]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80024c0:	7cfb      	ldrb	r3, [r7, #19]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d15c      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024c6:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d01f      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d019      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024e4:	4b24      	ldr	r3, [pc, #144]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024f0:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f6:	4a20      	ldr	r2, [pc, #128]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002500:	4b1d      	ldr	r3, [pc, #116]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002506:	4a1c      	ldr	r2, [pc, #112]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800250c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002510:	4a19      	ldr	r2, [pc, #100]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d016      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002522:	f7fe fdc7 	bl	80010b4 <HAL_GetTick>
 8002526:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002528:	e00b      	b.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252a:	f7fe fdc3 	bl	80010b4 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f241 3288 	movw	r2, #5000	; 0x1388
 8002538:	4293      	cmp	r3, r2
 800253a:	d902      	bls.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	74fb      	strb	r3, [r7, #19]
            break;
 8002540:	e006      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0ec      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002550:	7cfb      	ldrb	r3, [r7, #19]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10c      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800255c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002566:	4904      	ldr	r1, [pc, #16]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800256e:	e009      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
 8002574:	e006      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002584:	7c7b      	ldrb	r3, [r7, #17]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d105      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4b9e      	ldr	r3, [pc, #632]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258e:	4a9d      	ldr	r2, [pc, #628]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002594:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00a      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025a2:	4b98      	ldr	r3, [pc, #608]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a8:	f023 0203 	bic.w	r2, r3, #3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b0:	4994      	ldr	r1, [pc, #592]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00a      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025c4:	4b8f      	ldr	r3, [pc, #572]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ca:	f023 020c 	bic.w	r2, r3, #12
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d2:	498c      	ldr	r1, [pc, #560]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025e6:	4b87      	ldr	r3, [pc, #540]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	4983      	ldr	r1, [pc, #524]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00a      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002608:	4b7e      	ldr	r3, [pc, #504]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	497b      	ldr	r1, [pc, #492]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002618:	4313      	orrs	r3, r2
 800261a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800262a:	4b76      	ldr	r3, [pc, #472]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800262c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002638:	4972      	ldr	r1, [pc, #456]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0320 	and.w	r3, r3, #32
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00a      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800264c:	4b6d      	ldr	r3, [pc, #436]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265a:	496a      	ldr	r1, [pc, #424]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800266e:	4b65      	ldr	r3, [pc, #404]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002674:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267c:	4961      	ldr	r1, [pc, #388]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00a      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002690:	4b5c      	ldr	r3, [pc, #368]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002696:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269e:	4959      	ldr	r1, [pc, #356]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00a      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026b2:	4b54      	ldr	r3, [pc, #336]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026c0:	4950      	ldr	r1, [pc, #320]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00a      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026d4:	4b4b      	ldr	r3, [pc, #300]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e2:	4948      	ldr	r1, [pc, #288]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026f6:	4b43      	ldr	r3, [pc, #268]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002704:	493f      	ldr	r1, [pc, #252]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002706:	4313      	orrs	r3, r2
 8002708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d028      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002718:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800271a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002726:	4937      	ldr	r1, [pc, #220]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002732:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002736:	d106      	bne.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002738:	4b32      	ldr	r3, [pc, #200]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	4a31      	ldr	r2, [pc, #196]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800273e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002742:	60d3      	str	r3, [r2, #12]
 8002744:	e011      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800274a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800274e:	d10c      	bne.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3304      	adds	r3, #4
 8002754:	2101      	movs	r1, #1
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f8c8 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800275c:	4603      	mov	r3, r0
 800275e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002760:	7cfb      	ldrb	r3, [r7, #19]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d028      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002776:	4b23      	ldr	r3, [pc, #140]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002784:	491f      	ldr	r1, [pc, #124]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002790:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002794:	d106      	bne.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002796:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	4a1a      	ldr	r2, [pc, #104]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800279c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027a0:	60d3      	str	r3, [r2, #12]
 80027a2:	e011      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 f899 	bl	80028ec <RCCEx_PLLSAI1_Config>
 80027ba:	4603      	mov	r3, r0
 80027bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027be:	7cfb      	ldrb	r3, [r7, #19]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80027c4:	7cfb      	ldrb	r3, [r7, #19]
 80027c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d02b      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027f2:	d109      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027f4:	4b03      	ldr	r3, [pc, #12]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	4a02      	ldr	r2, [pc, #8]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027fe:	60d3      	str	r3, [r2, #12]
 8002800:	e014      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800280c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002810:	d10c      	bne.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3304      	adds	r3, #4
 8002816:	2101      	movs	r1, #1
 8002818:	4618      	mov	r0, r3
 800281a:	f000 f867 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800281e:	4603      	mov	r3, r0
 8002820:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002822:	7cfb      	ldrb	r3, [r7, #19]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002828:	7cfb      	ldrb	r3, [r7, #19]
 800282a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d02f      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002838:	4b2b      	ldr	r3, [pc, #172]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800283a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002846:	4928      	ldr	r1, [pc, #160]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002848:	4313      	orrs	r3, r2
 800284a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002852:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002856:	d10d      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3304      	adds	r3, #4
 800285c:	2102      	movs	r1, #2
 800285e:	4618      	mov	r0, r3
 8002860:	f000 f844 	bl	80028ec <RCCEx_PLLSAI1_Config>
 8002864:	4603      	mov	r3, r0
 8002866:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d014      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800286e:	7cfb      	ldrb	r3, [r7, #19]
 8002870:	74bb      	strb	r3, [r7, #18]
 8002872:	e011      	b.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800287c:	d10c      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3320      	adds	r3, #32
 8002882:	2102      	movs	r1, #2
 8002884:	4618      	mov	r0, r3
 8002886:	f000 f921 	bl	8002acc <RCCEx_PLLSAI2_Config>
 800288a:	4603      	mov	r3, r0
 800288c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800288e:	7cfb      	ldrb	r3, [r7, #19]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00a      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80028a4:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028b2:	490d      	ldr	r1, [pc, #52]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80028c6:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028d6:	4904      	ldr	r1, [pc, #16]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80028de:	7cbb      	ldrb	r3, [r7, #18]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028fa:	4b73      	ldr	r3, [pc, #460]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d018      	beq.n	8002938 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002906:	4b70      	ldr	r3, [pc, #448]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	f003 0203 	and.w	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d10d      	bne.n	8002932 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
       ||
 800291a:	2b00      	cmp	r3, #0
 800291c:	d009      	beq.n	8002932 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800291e:	4b6a      	ldr	r3, [pc, #424]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	091b      	lsrs	r3, r3, #4
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
       ||
 800292e:	429a      	cmp	r2, r3
 8002930:	d044      	beq.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	73fb      	strb	r3, [r7, #15]
 8002936:	e041      	b.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b02      	cmp	r3, #2
 800293e:	d00c      	beq.n	800295a <RCCEx_PLLSAI1_Config+0x6e>
 8002940:	2b03      	cmp	r3, #3
 8002942:	d013      	beq.n	800296c <RCCEx_PLLSAI1_Config+0x80>
 8002944:	2b01      	cmp	r3, #1
 8002946:	d120      	bne.n	800298a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002948:	4b5f      	ldr	r3, [pc, #380]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d11d      	bne.n	8002990 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002958:	e01a      	b.n	8002990 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800295a:	4b5b      	ldr	r3, [pc, #364]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002962:	2b00      	cmp	r3, #0
 8002964:	d116      	bne.n	8002994 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800296a:	e013      	b.n	8002994 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800296c:	4b56      	ldr	r3, [pc, #344]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10f      	bne.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002978:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d109      	bne.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002988:	e006      	b.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	73fb      	strb	r3, [r7, #15]
      break;
 800298e:	e004      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002990:	bf00      	nop
 8002992:	e002      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002994:	bf00      	nop
 8002996:	e000      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002998:	bf00      	nop
    }

    if(status == HAL_OK)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10d      	bne.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029a0:	4b49      	ldr	r3, [pc, #292]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	430b      	orrs	r3, r1
 80029b6:	4944      	ldr	r1, [pc, #272]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d17d      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80029c2:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a40      	ldr	r2, [pc, #256]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029c8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80029cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029ce:	f7fe fb71 	bl	80010b4 <HAL_GetTick>
 80029d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029d4:	e009      	b.n	80029ea <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029d6:	f7fe fb6d 	bl	80010b4 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d902      	bls.n	80029ea <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	73fb      	strb	r3, [r7, #15]
        break;
 80029e8:	e005      	b.n	80029f6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029ea:	4b37      	ldr	r3, [pc, #220]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ef      	bne.n	80029d6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80029f6:	7bfb      	ldrb	r3, [r7, #15]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d160      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d111      	bne.n	8002a26 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a02:	4b31      	ldr	r3, [pc, #196]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6892      	ldr	r2, [r2, #8]
 8002a12:	0211      	lsls	r1, r2, #8
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	68d2      	ldr	r2, [r2, #12]
 8002a18:	0912      	lsrs	r2, r2, #4
 8002a1a:	0452      	lsls	r2, r2, #17
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	492a      	ldr	r1, [pc, #168]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	610b      	str	r3, [r1, #16]
 8002a24:	e027      	b.n	8002a76 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d112      	bne.n	8002a52 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a2c:	4b26      	ldr	r3, [pc, #152]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6892      	ldr	r2, [r2, #8]
 8002a3c:	0211      	lsls	r1, r2, #8
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6912      	ldr	r2, [r2, #16]
 8002a42:	0852      	lsrs	r2, r2, #1
 8002a44:	3a01      	subs	r2, #1
 8002a46:	0552      	lsls	r2, r2, #21
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	491f      	ldr	r1, [pc, #124]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	610b      	str	r3, [r1, #16]
 8002a50:	e011      	b.n	8002a76 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a52:	4b1d      	ldr	r3, [pc, #116]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6892      	ldr	r2, [r2, #8]
 8002a62:	0211      	lsls	r1, r2, #8
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6952      	ldr	r2, [r2, #20]
 8002a68:	0852      	lsrs	r2, r2, #1
 8002a6a:	3a01      	subs	r2, #1
 8002a6c:	0652      	lsls	r2, r2, #25
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	4915      	ldr	r1, [pc, #84]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002a76:	4b14      	ldr	r3, [pc, #80]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a13      	ldr	r2, [pc, #76]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a82:	f7fe fb17 	bl	80010b4 <HAL_GetTick>
 8002a86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a88:	e009      	b.n	8002a9e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a8a:	f7fe fb13 	bl	80010b4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d902      	bls.n	8002a9e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	73fb      	strb	r3, [r7, #15]
          break;
 8002a9c:	e005      	b.n	8002aaa <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0ef      	beq.n	8002a8a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d106      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab2:	691a      	ldr	r2, [r3, #16]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4903      	ldr	r1, [pc, #12]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000

08002acc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ada:	4b68      	ldr	r3, [pc, #416]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d018      	beq.n	8002b18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ae6:	4b65      	ldr	r3, [pc, #404]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0203 	and.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d10d      	bne.n	8002b12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
       ||
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002afe:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	091b      	lsrs	r3, r3, #4
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d044      	beq.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
 8002b16:	e041      	b.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d00c      	beq.n	8002b3a <RCCEx_PLLSAI2_Config+0x6e>
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d013      	beq.n	8002b4c <RCCEx_PLLSAI2_Config+0x80>
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d120      	bne.n	8002b6a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b28:	4b54      	ldr	r3, [pc, #336]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d11d      	bne.n	8002b70 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b38:	e01a      	b.n	8002b70 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b3a:	4b50      	ldr	r3, [pc, #320]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d116      	bne.n	8002b74 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b4a:	e013      	b.n	8002b74 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b4c:	4b4b      	ldr	r3, [pc, #300]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10f      	bne.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b58:	4b48      	ldr	r3, [pc, #288]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d109      	bne.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b68:	e006      	b.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b6e:	e004      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b70:	bf00      	nop
 8002b72:	e002      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b74:	bf00      	nop
 8002b76:	e000      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b78:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b7a:	7bfb      	ldrb	r3, [r7, #15]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10d      	bne.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b80:	4b3e      	ldr	r3, [pc, #248]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6819      	ldr	r1, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	3b01      	subs	r3, #1
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	430b      	orrs	r3, r1
 8002b96:	4939      	ldr	r1, [pc, #228]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d167      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ba2:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a35      	ldr	r2, [pc, #212]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bae:	f7fe fa81 	bl	80010b4 <HAL_GetTick>
 8002bb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bb4:	e009      	b.n	8002bca <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bb6:	f7fe fa7d 	bl	80010b4 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d902      	bls.n	8002bca <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	73fb      	strb	r3, [r7, #15]
        break;
 8002bc8:	e005      	b.n	8002bd6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1ef      	bne.n	8002bb6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d14a      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d111      	bne.n	8002c06 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6892      	ldr	r2, [r2, #8]
 8002bf2:	0211      	lsls	r1, r2, #8
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	68d2      	ldr	r2, [r2, #12]
 8002bf8:	0912      	lsrs	r2, r2, #4
 8002bfa:	0452      	lsls	r2, r2, #17
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	491f      	ldr	r1, [pc, #124]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	614b      	str	r3, [r1, #20]
 8002c04:	e011      	b.n	8002c2a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c0e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6892      	ldr	r2, [r2, #8]
 8002c16:	0211      	lsls	r1, r2, #8
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6912      	ldr	r2, [r2, #16]
 8002c1c:	0852      	lsrs	r2, r2, #1
 8002c1e:	3a01      	subs	r2, #1
 8002c20:	0652      	lsls	r2, r2, #25
 8002c22:	430a      	orrs	r2, r1
 8002c24:	4915      	ldr	r1, [pc, #84]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c2a:	4b14      	ldr	r3, [pc, #80]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a13      	ldr	r2, [pc, #76]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fa3d 	bl	80010b4 <HAL_GetTick>
 8002c3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c3c:	e009      	b.n	8002c52 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c3e:	f7fe fa39 	bl	80010b4 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d902      	bls.n	8002c52 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c50:	e005      	b.n	8002c5e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c52:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0ef      	beq.n	8002c3e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d106      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	4903      	ldr	r1, [pc, #12]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000

08002c80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e07c      	b.n	8002d8c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f004 f839 	bl	8006d24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cd2:	d902      	bls.n	8002cda <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	e002      	b.n	8002ce0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002cda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cde:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002ce8:	d007      	beq.n	8002cfa <HAL_SPI_Init+0x7a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cf2:	d002      	beq.n	8002cfa <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10b      	bne.n	8002d1a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d0a:	d903      	bls.n	8002d14 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
 8002d12:	e002      	b.n	8002d1a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	ea42 0103 	orr.w	r1, r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	f003 0204 	and.w	r2, r3, #4
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	ea42 0103 	orr.w	r1, r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e01d      	b.n	8002de2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f004 f892 	bl	8006ee4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3304      	adds	r3, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	f000 fbcc 	bl	8003570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	6839      	ldr	r1, [r7, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 ff26 	bl	8003c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a1e      	ldr	r2, [pc, #120]	; (8002e84 <HAL_TIM_PWM_Start+0x98>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a1d      	ldr	r2, [pc, #116]	; (8002e88 <HAL_TIM_PWM_Start+0x9c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a1b      	ldr	r2, [pc, #108]	; (8002e8c <HAL_TIM_PWM_Start+0xa0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_TIM_PWM_Start+0xa4>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a18      	ldr	r2, [pc, #96]	; (8002e94 <HAL_TIM_PWM_Start+0xa8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d101      	bne.n	8002e3a <HAL_TIM_PWM_Start+0x4e>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <HAL_TIM_PWM_Start+0x50>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e4e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <HAL_TIM_PWM_Start+0xac>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d00b      	beq.n	8002e7a <HAL_TIM_PWM_Start+0x8e>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e68:	d007      	beq.n	8002e7a <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	40013400 	.word	0x40013400
 8002e8c:	40014000 	.word	0x40014000
 8002e90:	40014400 	.word	0x40014400
 8002e94:	40014800 	.word	0x40014800
 8002e98:	00010007 	.word	0x00010007

08002e9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	6839      	ldr	r1, [r7, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 fece 	bl	8003c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a2a      	ldr	r2, [pc, #168]	; (8002f64 <HAL_TIM_PWM_Stop+0xc8>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d013      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a29      	ldr	r2, [pc, #164]	; (8002f68 <HAL_TIM_PWM_Stop+0xcc>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d00e      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <HAL_TIM_PWM_Stop+0xd0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d009      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a26      	ldr	r2, [pc, #152]	; (8002f70 <HAL_TIM_PWM_Stop+0xd4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d004      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a24      	ldr	r2, [pc, #144]	; (8002f74 <HAL_TIM_PWM_Stop+0xd8>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_TIM_PWM_Stop+0x4e>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_PWM_Stop+0x50>
 8002eea:	2300      	movs	r3, #0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d017      	beq.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6a1a      	ldr	r2, [r3, #32]
 8002ef6:	f241 1311 	movw	r3, #4369	; 0x1111
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10f      	bne.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6a1a      	ldr	r2, [r3, #32]
 8002f06:	f240 4344 	movw	r3, #1092	; 0x444
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d107      	bne.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f1e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6a1a      	ldr	r2, [r3, #32]
 8002f26:	f241 1311 	movw	r3, #4369	; 0x1111
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10f      	bne.n	8002f50 <HAL_TIM_PWM_Stop+0xb4>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6a1a      	ldr	r2, [r3, #32]
 8002f36:	f240 4344 	movw	r3, #1092	; 0x444
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d107      	bne.n	8002f50 <HAL_TIM_PWM_Stop+0xb4>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40013400 	.word	0x40013400
 8002f6c:	40014000 	.word	0x40014000
 8002f70:	40014400 	.word	0x40014400
 8002f74:	40014800 	.word	0x40014800

08002f78 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e083      	b.n	8003094 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d106      	bne.n	8002fa6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f003 ff21 	bl	8006de8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2202      	movs	r2, #2
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002fbc:	f023 0307 	bic.w	r3, r3, #7
 8002fc0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3304      	adds	r3, #4
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4610      	mov	r0, r2
 8002fce:	f000 facf 	bl	8003570 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ffa:	f023 0303 	bic.w	r3, r3, #3
 8002ffe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	021b      	lsls	r3, r3, #8
 800300a:	4313      	orrs	r3, r2
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003018:	f023 030c 	bic.w	r3, r3, #12
 800301c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003024:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003028:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	4313      	orrs	r3, r2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	011a      	lsls	r2, r3, #4
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	031b      	lsls	r3, r3, #12
 8003048:	4313      	orrs	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003056:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800305e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	4313      	orrs	r3, r2
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d122      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d11b      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0202 	mvn.w	r2, #2
 80030c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fa28 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 80030e4:	e005      	b.n	80030f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fa1a 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 fa2b 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	2b04      	cmp	r3, #4
 8003104:	d122      	bne.n	800314c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b04      	cmp	r3, #4
 8003112:	d11b      	bne.n	800314c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f06f 0204 	mvn.w	r2, #4
 800311c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2202      	movs	r2, #2
 8003122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f9fe 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 8003138:	e005      	b.n	8003146 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f9f0 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 fa01 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b08      	cmp	r3, #8
 8003158:	d122      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b08      	cmp	r3, #8
 8003166:	d11b      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f06f 0208 	mvn.w	r2, #8
 8003170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2204      	movs	r2, #4
 8003176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f9d4 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 800318c:	e005      	b.n	800319a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f9c6 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f9d7 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d122      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0310 	and.w	r3, r3, #16
 80031b8:	2b10      	cmp	r3, #16
 80031ba:	d11b      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0210 	mvn.w	r2, #16
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2208      	movs	r2, #8
 80031ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f9aa 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f99c 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f9ad 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d10e      	bne.n	8003220 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b01      	cmp	r3, #1
 800320e:	d107      	bne.n	8003220 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0201 	mvn.w	r2, #1
 8003218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f976 	bl	800350c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322a:	2b80      	cmp	r3, #128	; 0x80
 800322c:	d10e      	bne.n	800324c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003238:	2b80      	cmp	r3, #128	; 0x80
 800323a:	d107      	bne.n	800324c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 fd8e 	bl	8003d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800325a:	d10e      	bne.n	800327a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003266:	2b80      	cmp	r3, #128	; 0x80
 8003268:	d107      	bne.n	800327a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fd81 	bl	8003d7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	d10e      	bne.n	80032a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003292:	2b40      	cmp	r3, #64	; 0x40
 8003294:	d107      	bne.n	80032a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800329e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f95b 	bl	800355c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b20      	cmp	r3, #32
 80032b2:	d10e      	bne.n	80032d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d107      	bne.n	80032d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f06f 0220 	mvn.w	r2, #32
 80032ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 fd41 	bl	8003d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e105      	b.n	8003502 <HAL_TIM_PWM_ConfigChannel+0x226>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b14      	cmp	r3, #20
 800330a:	f200 80f0 	bhi.w	80034ee <HAL_TIM_PWM_ConfigChannel+0x212>
 800330e:	a201      	add	r2, pc, #4	; (adr r2, 8003314 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003369 	.word	0x08003369
 8003318:	080034ef 	.word	0x080034ef
 800331c:	080034ef 	.word	0x080034ef
 8003320:	080034ef 	.word	0x080034ef
 8003324:	080033a9 	.word	0x080033a9
 8003328:	080034ef 	.word	0x080034ef
 800332c:	080034ef 	.word	0x080034ef
 8003330:	080034ef 	.word	0x080034ef
 8003334:	080033eb 	.word	0x080033eb
 8003338:	080034ef 	.word	0x080034ef
 800333c:	080034ef 	.word	0x080034ef
 8003340:	080034ef 	.word	0x080034ef
 8003344:	0800342b 	.word	0x0800342b
 8003348:	080034ef 	.word	0x080034ef
 800334c:	080034ef 	.word	0x080034ef
 8003350:	080034ef 	.word	0x080034ef
 8003354:	0800346d 	.word	0x0800346d
 8003358:	080034ef 	.word	0x080034ef
 800335c:	080034ef 	.word	0x080034ef
 8003360:	080034ef 	.word	0x080034ef
 8003364:	080034ad 	.word	0x080034ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	4618      	mov	r0, r3
 8003370:	f000 f998 	bl	80036a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	699a      	ldr	r2, [r3, #24]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0208 	orr.w	r2, r2, #8
 8003382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699a      	ldr	r2, [r3, #24]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0204 	bic.w	r2, r2, #4
 8003392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6999      	ldr	r1, [r3, #24]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	691a      	ldr	r2, [r3, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	619a      	str	r2, [r3, #24]
      break;
 80033a6:	e0a3      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fa08 	bl	80037c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699a      	ldr	r2, [r3, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6999      	ldr	r1, [r3, #24]
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	021a      	lsls	r2, r3, #8
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	619a      	str	r2, [r3, #24]
      break;
 80033e8:	e082      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fa71 	bl	80038d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	69da      	ldr	r2, [r3, #28]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 0208 	orr.w	r2, r2, #8
 8003404:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69da      	ldr	r2, [r3, #28]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0204 	bic.w	r2, r2, #4
 8003414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	69d9      	ldr	r1, [r3, #28]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	61da      	str	r2, [r3, #28]
      break;
 8003428:	e062      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fad9 	bl	80039e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	69da      	ldr	r2, [r3, #28]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	69da      	ldr	r2, [r3, #28]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	69d9      	ldr	r1, [r3, #28]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	021a      	lsls	r2, r3, #8
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	61da      	str	r2, [r3, #28]
      break;
 800346a:	e041      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fb22 	bl	8003abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0208 	orr.w	r2, r2, #8
 8003486:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0204 	bic.w	r2, r2, #4
 8003496:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034aa:	e021      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fb66 	bl	8003b84 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	021a      	lsls	r2, r3, #8
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034ec:	e000      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80034ee:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop

0800350c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a40      	ldr	r2, [pc, #256]	; (8003684 <TIM_Base_SetConfig+0x114>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d013      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800358e:	d00f      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a3d      	ldr	r2, [pc, #244]	; (8003688 <TIM_Base_SetConfig+0x118>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00b      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a3c      	ldr	r2, [pc, #240]	; (800368c <TIM_Base_SetConfig+0x11c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d007      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a3b      	ldr	r2, [pc, #236]	; (8003690 <TIM_Base_SetConfig+0x120>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d003      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3a      	ldr	r2, [pc, #232]	; (8003694 <TIM_Base_SetConfig+0x124>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d108      	bne.n	80035c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a2f      	ldr	r2, [pc, #188]	; (8003684 <TIM_Base_SetConfig+0x114>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01f      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d0:	d01b      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a2c      	ldr	r2, [pc, #176]	; (8003688 <TIM_Base_SetConfig+0x118>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d017      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a2b      	ldr	r2, [pc, #172]	; (800368c <TIM_Base_SetConfig+0x11c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d013      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a2a      	ldr	r2, [pc, #168]	; (8003690 <TIM_Base_SetConfig+0x120>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d00f      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a29      	ldr	r2, [pc, #164]	; (8003694 <TIM_Base_SetConfig+0x124>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d00b      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a28      	ldr	r2, [pc, #160]	; (8003698 <TIM_Base_SetConfig+0x128>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d007      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a27      	ldr	r2, [pc, #156]	; (800369c <TIM_Base_SetConfig+0x12c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d003      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a26      	ldr	r2, [pc, #152]	; (80036a0 <TIM_Base_SetConfig+0x130>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d108      	bne.n	800361c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a10      	ldr	r2, [pc, #64]	; (8003684 <TIM_Base_SetConfig+0x114>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d00f      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a12      	ldr	r2, [pc, #72]	; (8003694 <TIM_Base_SetConfig+0x124>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00b      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a11      	ldr	r2, [pc, #68]	; (8003698 <TIM_Base_SetConfig+0x128>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d007      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a10      	ldr	r2, [pc, #64]	; (800369c <TIM_Base_SetConfig+0x12c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d003      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a0f      	ldr	r2, [pc, #60]	; (80036a0 <TIM_Base_SetConfig+0x130>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d103      	bne.n	8003670 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	615a      	str	r2, [r3, #20]
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	40012c00 	.word	0x40012c00
 8003688:	40000400 	.word	0x40000400
 800368c:	40000800 	.word	0x40000800
 8003690:	40000c00 	.word	0x40000c00
 8003694:	40013400 	.word	0x40013400
 8003698:	40014000 	.word	0x40014000
 800369c:	40014400 	.word	0x40014400
 80036a0:	40014800 	.word	0x40014800

080036a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	f023 0201 	bic.w	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f023 0303 	bic.w	r3, r3, #3
 80036de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f023 0302 	bic.w	r3, r3, #2
 80036f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a2c      	ldr	r2, [pc, #176]	; (80037b0 <TIM_OC1_SetConfig+0x10c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d00f      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a2b      	ldr	r2, [pc, #172]	; (80037b4 <TIM_OC1_SetConfig+0x110>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00b      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a2a      	ldr	r2, [pc, #168]	; (80037b8 <TIM_OC1_SetConfig+0x114>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d007      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a29      	ldr	r2, [pc, #164]	; (80037bc <TIM_OC1_SetConfig+0x118>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d003      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a28      	ldr	r2, [pc, #160]	; (80037c0 <TIM_OC1_SetConfig+0x11c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d10c      	bne.n	800373e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0308 	bic.w	r3, r3, #8
 800372a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f023 0304 	bic.w	r3, r3, #4
 800373c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a1b      	ldr	r2, [pc, #108]	; (80037b0 <TIM_OC1_SetConfig+0x10c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d00f      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a1a      	ldr	r2, [pc, #104]	; (80037b4 <TIM_OC1_SetConfig+0x110>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00b      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a19      	ldr	r2, [pc, #100]	; (80037b8 <TIM_OC1_SetConfig+0x114>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d007      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a18      	ldr	r2, [pc, #96]	; (80037bc <TIM_OC1_SetConfig+0x118>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d003      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a17      	ldr	r2, [pc, #92]	; (80037c0 <TIM_OC1_SetConfig+0x11c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d111      	bne.n	800378a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800376c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	621a      	str	r2, [r3, #32]
}
 80037a4:	bf00      	nop
 80037a6:	371c      	adds	r7, #28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	40012c00 	.word	0x40012c00
 80037b4:	40013400 	.word	0x40013400
 80037b8:	40014000 	.word	0x40014000
 80037bc:	40014400 	.word	0x40014400
 80037c0:	40014800 	.word	0x40014800

080037c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	f023 0210 	bic.w	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	021b      	lsls	r3, r3, #8
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f023 0320 	bic.w	r3, r3, #32
 8003812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	4313      	orrs	r3, r2
 800381e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a28      	ldr	r2, [pc, #160]	; (80038c4 <TIM_OC2_SetConfig+0x100>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d003      	beq.n	8003830 <TIM_OC2_SetConfig+0x6c>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a27      	ldr	r2, [pc, #156]	; (80038c8 <TIM_OC2_SetConfig+0x104>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d10d      	bne.n	800384c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	4313      	orrs	r3, r2
 8003842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800384a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <TIM_OC2_SetConfig+0x100>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00f      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <TIM_OC2_SetConfig+0x104>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00b      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a1b      	ldr	r2, [pc, #108]	; (80038cc <TIM_OC2_SetConfig+0x108>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d007      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a1a      	ldr	r2, [pc, #104]	; (80038d0 <TIM_OC2_SetConfig+0x10c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d003      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a19      	ldr	r2, [pc, #100]	; (80038d4 <TIM_OC2_SetConfig+0x110>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d113      	bne.n	800389c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800387a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	621a      	str	r2, [r3, #32]
}
 80038b6:	bf00      	nop
 80038b8:	371c      	adds	r7, #28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	40013400 	.word	0x40013400
 80038cc:	40014000 	.word	0x40014000
 80038d0:	40014400 	.word	0x40014400
 80038d4:	40014800 	.word	0x40014800

080038d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800390a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f023 0303 	bic.w	r3, r3, #3
 8003912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a27      	ldr	r2, [pc, #156]	; (80039d4 <TIM_OC3_SetConfig+0xfc>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d003      	beq.n	8003942 <TIM_OC3_SetConfig+0x6a>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a26      	ldr	r2, [pc, #152]	; (80039d8 <TIM_OC3_SetConfig+0x100>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d10d      	bne.n	800395e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800395c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a1c      	ldr	r2, [pc, #112]	; (80039d4 <TIM_OC3_SetConfig+0xfc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00f      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a1b      	ldr	r2, [pc, #108]	; (80039d8 <TIM_OC3_SetConfig+0x100>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00b      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a1a      	ldr	r2, [pc, #104]	; (80039dc <TIM_OC3_SetConfig+0x104>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d007      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a19      	ldr	r2, [pc, #100]	; (80039e0 <TIM_OC3_SetConfig+0x108>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d003      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <TIM_OC3_SetConfig+0x10c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d113      	bne.n	80039ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800398c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	621a      	str	r2, [r3, #32]
}
 80039c8:	bf00      	nop
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	40012c00 	.word	0x40012c00
 80039d8:	40013400 	.word	0x40013400
 80039dc:	40014000 	.word	0x40014000
 80039e0:	40014400 	.word	0x40014400
 80039e4:	40014800 	.word	0x40014800

080039e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	031b      	lsls	r3, r3, #12
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <TIM_OC4_SetConfig+0xc0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00f      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a17      	ldr	r2, [pc, #92]	; (8003aac <TIM_OC4_SetConfig+0xc4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00b      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <TIM_OC4_SetConfig+0xc8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d007      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a15      	ldr	r2, [pc, #84]	; (8003ab4 <TIM_OC4_SetConfig+0xcc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d003      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <TIM_OC4_SetConfig+0xd0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d109      	bne.n	8003a80 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	019b      	lsls	r3, r3, #6
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	621a      	str	r2, [r3, #32]
}
 8003a9a:	bf00      	nop
 8003a9c:	371c      	adds	r7, #28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40013400 	.word	0x40013400
 8003ab0:	40014000 	.word	0x40014000
 8003ab4:	40014400 	.word	0x40014400
 8003ab8:	40014800 	.word	0x40014800

08003abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	041b      	lsls	r3, r3, #16
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a17      	ldr	r2, [pc, #92]	; (8003b70 <TIM_OC5_SetConfig+0xb4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00f      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a16      	ldr	r2, [pc, #88]	; (8003b74 <TIM_OC5_SetConfig+0xb8>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00b      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a15      	ldr	r2, [pc, #84]	; (8003b78 <TIM_OC5_SetConfig+0xbc>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d007      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <TIM_OC5_SetConfig+0xc0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d003      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <TIM_OC5_SetConfig+0xc4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d109      	bne.n	8003b4a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	621a      	str	r2, [r3, #32]
}
 8003b64:	bf00      	nop
 8003b66:	371c      	adds	r7, #28
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	40012c00 	.word	0x40012c00
 8003b74:	40013400 	.word	0x40013400
 8003b78:	40014000 	.word	0x40014000
 8003b7c:	40014400 	.word	0x40014400
 8003b80:	40014800 	.word	0x40014800

08003b84 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	021b      	lsls	r3, r3, #8
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	051b      	lsls	r3, r3, #20
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a18      	ldr	r2, [pc, #96]	; (8003c3c <TIM_OC6_SetConfig+0xb8>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00f      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a17      	ldr	r2, [pc, #92]	; (8003c40 <TIM_OC6_SetConfig+0xbc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00b      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a16      	ldr	r2, [pc, #88]	; (8003c44 <TIM_OC6_SetConfig+0xc0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d007      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a15      	ldr	r2, [pc, #84]	; (8003c48 <TIM_OC6_SetConfig+0xc4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <TIM_OC6_SetConfig+0xc8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d109      	bne.n	8003c14 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	029b      	lsls	r3, r3, #10
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	621a      	str	r2, [r3, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	371c      	adds	r7, #28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40012c00 	.word	0x40012c00
 8003c40:	40013400 	.word	0x40013400
 8003c44:	40014000 	.word	0x40014000
 8003c48:	40014400 	.word	0x40014400
 8003c4c:	40014800 	.word	0x40014800

08003c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	2201      	movs	r2, #1
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a1a      	ldr	r2, [r3, #32]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	401a      	ands	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6a1a      	ldr	r2, [r3, #32]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 031f 	and.w	r3, r3, #31
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	fa01 f303 	lsl.w	r3, r1, r3
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	621a      	str	r2, [r3, #32]
}
 8003c8e:	bf00      	nop
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e045      	b.n	8003d40 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1c      	ldr	r2, [pc, #112]	; (8003d4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d004      	beq.n	8003ce8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1b      	ldr	r2, [pc, #108]	; (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d108      	bne.n	8003cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003cee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d12:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40012c00 	.word	0x40012c00
 8003d50:	40013400 	.word	0x40013400

08003d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e040      	b.n	8003e24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f003 f922 	bl	8006ffc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2224      	movs	r2, #36	; 0x24
 8003dbc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0201 	bic.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 faa6 	bl	8004320 <UART_SetConfig>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e022      	b.n	8003e24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fde2 	bl	80049b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 fe69 	bl	8004af4 <UART_CheckIdleState>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08a      	sub	sp, #40	; 0x28
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	603b      	str	r3, [r7, #0]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e40:	2b20      	cmp	r3, #32
 8003e42:	f040 8081 	bne.w	8003f48 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <HAL_UART_Transmit+0x26>
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e079      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_UART_Transmit+0x38>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e072      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2221      	movs	r2, #33	; 0x21
 8003e76:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003e78:	f7fd f91c 	bl	80010b4 <HAL_GetTick>
 8003e7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	88fa      	ldrh	r2, [r7, #6]
 8003e82:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	88fa      	ldrh	r2, [r7, #6]
 8003e8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e96:	d108      	bne.n	8003eaa <HAL_UART_Transmit+0x7e>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	61bb      	str	r3, [r7, #24]
 8003ea8:	e003      	b.n	8003eb2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003eb2:	e02d      	b.n	8003f10 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	2180      	movs	r1, #128	; 0x80
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fe5d 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e03d      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	881a      	ldrh	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ee0:	b292      	uxth	r2, r2
 8003ee2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	3302      	adds	r3, #2
 8003ee8:	61bb      	str	r3, [r7, #24]
 8003eea:	e008      	b.n	8003efe <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	781a      	ldrb	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	b292      	uxth	r2, r2
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	3301      	adds	r3, #1
 8003efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	3b01      	subs	r3, #1
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1cb      	bne.n	8003eb4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2140      	movs	r1, #64	; 0x40
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fe29 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e009      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2220      	movs	r2, #32
 8003f3a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	e000      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003f48:	2302      	movs	r3, #2
  }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3720      	adds	r7, #32
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	f040 808a 	bne.w	8004080 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_UART_Receive_IT+0x24>
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e082      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_UART_Receive_IT+0x36>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e07b      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	88fa      	ldrh	r2, [r7, #6]
 8003f9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	88fa      	ldrh	r2, [r7, #6]
 8003fa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb6:	d10e      	bne.n	8003fd6 <HAL_UART_Receive_IT+0x82>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d105      	bne.n	8003fcc <HAL_UART_Receive_IT+0x78>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003fc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fca:	e02d      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	22ff      	movs	r2, #255	; 0xff
 8003fd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fd4:	e028      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10d      	bne.n	8003ffa <HAL_UART_Receive_IT+0xa6>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d104      	bne.n	8003ff0 <HAL_UART_Receive_IT+0x9c>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	22ff      	movs	r2, #255	; 0xff
 8003fea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fee:	e01b      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	227f      	movs	r2, #127	; 0x7f
 8003ff4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ff8:	e016      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004002:	d10d      	bne.n	8004020 <HAL_UART_Receive_IT+0xcc>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <HAL_UART_Receive_IT+0xc2>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	227f      	movs	r2, #127	; 0x7f
 8004010:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004014:	e008      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	223f      	movs	r2, #63	; 0x3f
 800401a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800401e:	e003      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2222      	movs	r2, #34	; 0x22
 8004032:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0201 	orr.w	r2, r2, #1
 8004042:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404c:	d107      	bne.n	800405e <HAL_UART_Receive_IT+0x10a>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d103      	bne.n	800405e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4a0d      	ldr	r2, [pc, #52]	; (8004090 <HAL_UART_Receive_IT+0x13c>)
 800405a:	661a      	str	r2, [r3, #96]	; 0x60
 800405c:	e002      	b.n	8004064 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a0c      	ldr	r2, [pc, #48]	; (8004094 <HAL_UART_Receive_IT+0x140>)
 8004062:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800407a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	08004d57 	.word	0x08004d57
 8004094:	08004cad 	.word	0x08004cad

08004098 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d113      	bne.n	80040ee <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00e      	beq.n	80040ee <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	f003 0320 	and.w	r3, r3, #32
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d009      	beq.n	80040ee <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 80ff 	beq.w	80042e2 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4798      	blx	r3
      }
      return;
 80040ec:	e0f9      	b.n	80042e2 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80c1 	beq.w	8004278 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d105      	bne.n	800410c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80b6 	beq.w	8004278 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00e      	beq.n	8004134 <HAL_UART_IRQHandler+0x9c>
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2201      	movs	r2, #1
 8004126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800412c:	f043 0201 	orr.w	r2, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00e      	beq.n	800415c <HAL_UART_IRQHandler+0xc4>
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d009      	beq.n	800415c <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2202      	movs	r2, #2
 800414e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004154:	f043 0204 	orr.w	r2, r3, #4
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00e      	beq.n	8004184 <HAL_UART_IRQHandler+0xec>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2204      	movs	r2, #4
 8004176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800417c:	f043 0202 	orr.w	r2, r3, #2
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d013      	beq.n	80041b6 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d104      	bne.n	80041a2 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2208      	movs	r2, #8
 80041a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ae:	f043 0208 	orr.w	r2, r3, #8
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 8093 	beq.w	80042e6 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041e8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	2b40      	cmp	r3, #64	; 0x40
 80041f6:	d004      	beq.n	8004202 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d031      	beq.n	8004266 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fd03 	bl	8004c0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004212:	2b40      	cmp	r3, #64	; 0x40
 8004214:	d123      	bne.n	800425e <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004224:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d013      	beq.n	8004256 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004232:	4a30      	ldr	r2, [pc, #192]	; (80042f4 <HAL_UART_IRQHandler+0x25c>)
 8004234:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800423a:	4618      	mov	r0, r3
 800423c:	f7fd f857 	bl	80012ee <HAL_DMA_Abort_IT>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004250:	4610      	mov	r0, r2
 8004252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004254:	e00e      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f858 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	e00a      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f854 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e006      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f850 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8004272:	e038      	b.n	80042e6 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	bf00      	nop
    return;
 8004276:	e036      	b.n	80042e6 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00d      	beq.n	800429e <HAL_UART_IRQHandler+0x206>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d008      	beq.n	800429e <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004294:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 fdb2 	bl	8004e00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800429c:	e026      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00d      	beq.n	80042c4 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d008      	beq.n	80042c4 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d017      	beq.n	80042ea <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
    }
    return;
 80042c2:	e012      	b.n	80042ea <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00e      	beq.n	80042ec <HAL_UART_IRQHandler+0x254>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d009      	beq.n	80042ec <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 fcce 	bl	8004c7a <UART_EndTransmit_IT>
    return;
 80042de:	bf00      	nop
 80042e0:	e004      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
      return;
 80042e2:	bf00      	nop
 80042e4:	e002      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
    return;
 80042e6:	bf00      	nop
 80042e8:	e000      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
    return;
 80042ea:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80042ec:	3720      	adds	r7, #32
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	08004c4f 	.word	0x08004c4f

080042f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004320:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004324:	b088      	sub	sp, #32
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689a      	ldr	r2, [r3, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	431a      	orrs	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	4313      	orrs	r3, r2
 800434c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4bac      	ldr	r3, [pc, #688]	; (8004608 <UART_SetConfig+0x2e8>)
 8004356:	4013      	ands	r3, r2
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	69f9      	ldr	r1, [r7, #28]
 800435e:	430b      	orrs	r3, r1
 8004360:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4aa2      	ldr	r2, [pc, #648]	; (800460c <UART_SetConfig+0x2ec>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d004      	beq.n	8004392 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	4313      	orrs	r3, r2
 8004390:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a99      	ldr	r2, [pc, #612]	; (8004610 <UART_SetConfig+0x2f0>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d121      	bne.n	80043f4 <UART_SetConfig+0xd4>
 80043b0:	4b98      	ldr	r3, [pc, #608]	; (8004614 <UART_SetConfig+0x2f4>)
 80043b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d816      	bhi.n	80043ec <UART_SetConfig+0xcc>
 80043be:	a201      	add	r2, pc, #4	; (adr r2, 80043c4 <UART_SetConfig+0xa4>)
 80043c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c4:	080043d5 	.word	0x080043d5
 80043c8:	080043e1 	.word	0x080043e1
 80043cc:	080043db 	.word	0x080043db
 80043d0:	080043e7 	.word	0x080043e7
 80043d4:	2301      	movs	r3, #1
 80043d6:	76fb      	strb	r3, [r7, #27]
 80043d8:	e0e8      	b.n	80045ac <UART_SetConfig+0x28c>
 80043da:	2302      	movs	r3, #2
 80043dc:	76fb      	strb	r3, [r7, #27]
 80043de:	e0e5      	b.n	80045ac <UART_SetConfig+0x28c>
 80043e0:	2304      	movs	r3, #4
 80043e2:	76fb      	strb	r3, [r7, #27]
 80043e4:	e0e2      	b.n	80045ac <UART_SetConfig+0x28c>
 80043e6:	2308      	movs	r3, #8
 80043e8:	76fb      	strb	r3, [r7, #27]
 80043ea:	e0df      	b.n	80045ac <UART_SetConfig+0x28c>
 80043ec:	2310      	movs	r3, #16
 80043ee:	76fb      	strb	r3, [r7, #27]
 80043f0:	bf00      	nop
 80043f2:	e0db      	b.n	80045ac <UART_SetConfig+0x28c>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a87      	ldr	r2, [pc, #540]	; (8004618 <UART_SetConfig+0x2f8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d134      	bne.n	8004468 <UART_SetConfig+0x148>
 80043fe:	4b85      	ldr	r3, [pc, #532]	; (8004614 <UART_SetConfig+0x2f4>)
 8004400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004404:	f003 030c 	and.w	r3, r3, #12
 8004408:	2b0c      	cmp	r3, #12
 800440a:	d829      	bhi.n	8004460 <UART_SetConfig+0x140>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <UART_SetConfig+0xf4>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	08004449 	.word	0x08004449
 8004418:	08004461 	.word	0x08004461
 800441c:	08004461 	.word	0x08004461
 8004420:	08004461 	.word	0x08004461
 8004424:	08004455 	.word	0x08004455
 8004428:	08004461 	.word	0x08004461
 800442c:	08004461 	.word	0x08004461
 8004430:	08004461 	.word	0x08004461
 8004434:	0800444f 	.word	0x0800444f
 8004438:	08004461 	.word	0x08004461
 800443c:	08004461 	.word	0x08004461
 8004440:	08004461 	.word	0x08004461
 8004444:	0800445b 	.word	0x0800445b
 8004448:	2300      	movs	r3, #0
 800444a:	76fb      	strb	r3, [r7, #27]
 800444c:	e0ae      	b.n	80045ac <UART_SetConfig+0x28c>
 800444e:	2302      	movs	r3, #2
 8004450:	76fb      	strb	r3, [r7, #27]
 8004452:	e0ab      	b.n	80045ac <UART_SetConfig+0x28c>
 8004454:	2304      	movs	r3, #4
 8004456:	76fb      	strb	r3, [r7, #27]
 8004458:	e0a8      	b.n	80045ac <UART_SetConfig+0x28c>
 800445a:	2308      	movs	r3, #8
 800445c:	76fb      	strb	r3, [r7, #27]
 800445e:	e0a5      	b.n	80045ac <UART_SetConfig+0x28c>
 8004460:	2310      	movs	r3, #16
 8004462:	76fb      	strb	r3, [r7, #27]
 8004464:	bf00      	nop
 8004466:	e0a1      	b.n	80045ac <UART_SetConfig+0x28c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6b      	ldr	r2, [pc, #428]	; (800461c <UART_SetConfig+0x2fc>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d120      	bne.n	80044b4 <UART_SetConfig+0x194>
 8004472:	4b68      	ldr	r3, [pc, #416]	; (8004614 <UART_SetConfig+0x2f4>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004478:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800447c:	2b10      	cmp	r3, #16
 800447e:	d00f      	beq.n	80044a0 <UART_SetConfig+0x180>
 8004480:	2b10      	cmp	r3, #16
 8004482:	d802      	bhi.n	800448a <UART_SetConfig+0x16a>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <UART_SetConfig+0x174>
 8004488:	e010      	b.n	80044ac <UART_SetConfig+0x18c>
 800448a:	2b20      	cmp	r3, #32
 800448c:	d005      	beq.n	800449a <UART_SetConfig+0x17a>
 800448e:	2b30      	cmp	r3, #48	; 0x30
 8004490:	d009      	beq.n	80044a6 <UART_SetConfig+0x186>
 8004492:	e00b      	b.n	80044ac <UART_SetConfig+0x18c>
 8004494:	2300      	movs	r3, #0
 8004496:	76fb      	strb	r3, [r7, #27]
 8004498:	e088      	b.n	80045ac <UART_SetConfig+0x28c>
 800449a:	2302      	movs	r3, #2
 800449c:	76fb      	strb	r3, [r7, #27]
 800449e:	e085      	b.n	80045ac <UART_SetConfig+0x28c>
 80044a0:	2304      	movs	r3, #4
 80044a2:	76fb      	strb	r3, [r7, #27]
 80044a4:	e082      	b.n	80045ac <UART_SetConfig+0x28c>
 80044a6:	2308      	movs	r3, #8
 80044a8:	76fb      	strb	r3, [r7, #27]
 80044aa:	e07f      	b.n	80045ac <UART_SetConfig+0x28c>
 80044ac:	2310      	movs	r3, #16
 80044ae:	76fb      	strb	r3, [r7, #27]
 80044b0:	bf00      	nop
 80044b2:	e07b      	b.n	80045ac <UART_SetConfig+0x28c>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a59      	ldr	r2, [pc, #356]	; (8004620 <UART_SetConfig+0x300>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d120      	bne.n	8004500 <UART_SetConfig+0x1e0>
 80044be:	4b55      	ldr	r3, [pc, #340]	; (8004614 <UART_SetConfig+0x2f4>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80044c8:	2b40      	cmp	r3, #64	; 0x40
 80044ca:	d00f      	beq.n	80044ec <UART_SetConfig+0x1cc>
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d802      	bhi.n	80044d6 <UART_SetConfig+0x1b6>
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <UART_SetConfig+0x1c0>
 80044d4:	e010      	b.n	80044f8 <UART_SetConfig+0x1d8>
 80044d6:	2b80      	cmp	r3, #128	; 0x80
 80044d8:	d005      	beq.n	80044e6 <UART_SetConfig+0x1c6>
 80044da:	2bc0      	cmp	r3, #192	; 0xc0
 80044dc:	d009      	beq.n	80044f2 <UART_SetConfig+0x1d2>
 80044de:	e00b      	b.n	80044f8 <UART_SetConfig+0x1d8>
 80044e0:	2300      	movs	r3, #0
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e062      	b.n	80045ac <UART_SetConfig+0x28c>
 80044e6:	2302      	movs	r3, #2
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e05f      	b.n	80045ac <UART_SetConfig+0x28c>
 80044ec:	2304      	movs	r3, #4
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	e05c      	b.n	80045ac <UART_SetConfig+0x28c>
 80044f2:	2308      	movs	r3, #8
 80044f4:	76fb      	strb	r3, [r7, #27]
 80044f6:	e059      	b.n	80045ac <UART_SetConfig+0x28c>
 80044f8:	2310      	movs	r3, #16
 80044fa:	76fb      	strb	r3, [r7, #27]
 80044fc:	bf00      	nop
 80044fe:	e055      	b.n	80045ac <UART_SetConfig+0x28c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a47      	ldr	r2, [pc, #284]	; (8004624 <UART_SetConfig+0x304>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d124      	bne.n	8004554 <UART_SetConfig+0x234>
 800450a:	4b42      	ldr	r3, [pc, #264]	; (8004614 <UART_SetConfig+0x2f4>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004518:	d012      	beq.n	8004540 <UART_SetConfig+0x220>
 800451a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451e:	d802      	bhi.n	8004526 <UART_SetConfig+0x206>
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <UART_SetConfig+0x214>
 8004524:	e012      	b.n	800454c <UART_SetConfig+0x22c>
 8004526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800452a:	d006      	beq.n	800453a <UART_SetConfig+0x21a>
 800452c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004530:	d009      	beq.n	8004546 <UART_SetConfig+0x226>
 8004532:	e00b      	b.n	800454c <UART_SetConfig+0x22c>
 8004534:	2300      	movs	r3, #0
 8004536:	76fb      	strb	r3, [r7, #27]
 8004538:	e038      	b.n	80045ac <UART_SetConfig+0x28c>
 800453a:	2302      	movs	r3, #2
 800453c:	76fb      	strb	r3, [r7, #27]
 800453e:	e035      	b.n	80045ac <UART_SetConfig+0x28c>
 8004540:	2304      	movs	r3, #4
 8004542:	76fb      	strb	r3, [r7, #27]
 8004544:	e032      	b.n	80045ac <UART_SetConfig+0x28c>
 8004546:	2308      	movs	r3, #8
 8004548:	76fb      	strb	r3, [r7, #27]
 800454a:	e02f      	b.n	80045ac <UART_SetConfig+0x28c>
 800454c:	2310      	movs	r3, #16
 800454e:	76fb      	strb	r3, [r7, #27]
 8004550:	bf00      	nop
 8004552:	e02b      	b.n	80045ac <UART_SetConfig+0x28c>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a2c      	ldr	r2, [pc, #176]	; (800460c <UART_SetConfig+0x2ec>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d124      	bne.n	80045a8 <UART_SetConfig+0x288>
 800455e:	4b2d      	ldr	r3, [pc, #180]	; (8004614 <UART_SetConfig+0x2f4>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004564:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004568:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456c:	d012      	beq.n	8004594 <UART_SetConfig+0x274>
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004572:	d802      	bhi.n	800457a <UART_SetConfig+0x25a>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <UART_SetConfig+0x268>
 8004578:	e012      	b.n	80045a0 <UART_SetConfig+0x280>
 800457a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800457e:	d006      	beq.n	800458e <UART_SetConfig+0x26e>
 8004580:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004584:	d009      	beq.n	800459a <UART_SetConfig+0x27a>
 8004586:	e00b      	b.n	80045a0 <UART_SetConfig+0x280>
 8004588:	2300      	movs	r3, #0
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e00e      	b.n	80045ac <UART_SetConfig+0x28c>
 800458e:	2302      	movs	r3, #2
 8004590:	76fb      	strb	r3, [r7, #27]
 8004592:	e00b      	b.n	80045ac <UART_SetConfig+0x28c>
 8004594:	2304      	movs	r3, #4
 8004596:	76fb      	strb	r3, [r7, #27]
 8004598:	e008      	b.n	80045ac <UART_SetConfig+0x28c>
 800459a:	2308      	movs	r3, #8
 800459c:	76fb      	strb	r3, [r7, #27]
 800459e:	e005      	b.n	80045ac <UART_SetConfig+0x28c>
 80045a0:	2310      	movs	r3, #16
 80045a2:	76fb      	strb	r3, [r7, #27]
 80045a4:	bf00      	nop
 80045a6:	e001      	b.n	80045ac <UART_SetConfig+0x28c>
 80045a8:	2310      	movs	r3, #16
 80045aa:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a16      	ldr	r2, [pc, #88]	; (800460c <UART_SetConfig+0x2ec>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	f040 80fa 	bne.w	80047ac <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045b8:	7efb      	ldrb	r3, [r7, #27]
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d836      	bhi.n	800462c <UART_SetConfig+0x30c>
 80045be:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <UART_SetConfig+0x2a4>)
 80045c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c4:	080045e9 	.word	0x080045e9
 80045c8:	0800462d 	.word	0x0800462d
 80045cc:	080045f1 	.word	0x080045f1
 80045d0:	0800462d 	.word	0x0800462d
 80045d4:	080045f7 	.word	0x080045f7
 80045d8:	0800462d 	.word	0x0800462d
 80045dc:	0800462d 	.word	0x0800462d
 80045e0:	0800462d 	.word	0x0800462d
 80045e4:	080045ff 	.word	0x080045ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80045e8:	f7fd fe0e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80045ec:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045ee:	e020      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80045f0:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <UART_SetConfig+0x308>)
 80045f2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045f4:	e01d      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80045f6:	f7fd fd71 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 80045fa:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045fc:	e019      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80045fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004602:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004604:	e015      	b.n	8004632 <UART_SetConfig+0x312>
 8004606:	bf00      	nop
 8004608:	efff69f3 	.word	0xefff69f3
 800460c:	40008000 	.word	0x40008000
 8004610:	40013800 	.word	0x40013800
 8004614:	40021000 	.word	0x40021000
 8004618:	40004400 	.word	0x40004400
 800461c:	40004800 	.word	0x40004800
 8004620:	40004c00 	.word	0x40004c00
 8004624:	40005000 	.word	0x40005000
 8004628:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	74fb      	strb	r3, [r7, #19]
        break;
 8004630:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 81ac 	beq.w	8004992 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	429a      	cmp	r2, r3
 8004648:	d305      	bcc.n	8004656 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	429a      	cmp	r2, r3
 8004654:	d902      	bls.n	800465c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	74fb      	strb	r3, [r7, #19]
 800465a:	e19a      	b.n	8004992 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800465c:	7efb      	ldrb	r3, [r7, #27]
 800465e:	2b08      	cmp	r3, #8
 8004660:	f200 8091 	bhi.w	8004786 <UART_SetConfig+0x466>
 8004664:	a201      	add	r2, pc, #4	; (adr r2, 800466c <UART_SetConfig+0x34c>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	08004691 	.word	0x08004691
 8004670:	08004787 	.word	0x08004787
 8004674:	080046dd 	.word	0x080046dd
 8004678:	08004787 	.word	0x08004787
 800467c:	08004711 	.word	0x08004711
 8004680:	08004787 	.word	0x08004787
 8004684:	08004787 	.word	0x08004787
 8004688:	08004787 	.word	0x08004787
 800468c:	0800475d 	.word	0x0800475d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004690:	f7fd fdba 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 8004694:	4603      	mov	r3, r0
 8004696:	4619      	mov	r1, r3
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	f04f 0400 	mov.w	r4, #0
 80046a4:	0214      	lsls	r4, r2, #8
 80046a6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80046aa:	020b      	lsls	r3, r1, #8
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6852      	ldr	r2, [r2, #4]
 80046b0:	0852      	lsrs	r2, r2, #1
 80046b2:	4611      	mov	r1, r2
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	eb13 0b01 	adds.w	fp, r3, r1
 80046bc:	eb44 0c02 	adc.w	ip, r4, r2
 80046c0:	4658      	mov	r0, fp
 80046c2:	4661      	mov	r1, ip
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f04f 0400 	mov.w	r4, #0
 80046cc:	461a      	mov	r2, r3
 80046ce:	4623      	mov	r3, r4
 80046d0:	f7fc fada 	bl	8000c88 <__aeabi_uldivmod>
 80046d4:	4603      	mov	r3, r0
 80046d6:	460c      	mov	r4, r1
 80046d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80046da:	e057      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	085b      	lsrs	r3, r3, #1
 80046e2:	f04f 0400 	mov.w	r4, #0
 80046e6:	49b1      	ldr	r1, [pc, #708]	; (80049ac <UART_SetConfig+0x68c>)
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	eb13 0b01 	adds.w	fp, r3, r1
 80046f0:	eb44 0c02 	adc.w	ip, r4, r2
 80046f4:	4658      	mov	r0, fp
 80046f6:	4661      	mov	r1, ip
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f04f 0400 	mov.w	r4, #0
 8004700:	461a      	mov	r2, r3
 8004702:	4623      	mov	r3, r4
 8004704:	f7fc fac0 	bl	8000c88 <__aeabi_uldivmod>
 8004708:	4603      	mov	r3, r0
 800470a:	460c      	mov	r4, r1
 800470c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800470e:	e03d      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004710:	f7fd fce4 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004714:	4603      	mov	r3, r0
 8004716:	4619      	mov	r1, r3
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	f04f 0400 	mov.w	r4, #0
 8004724:	0214      	lsls	r4, r2, #8
 8004726:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800472a:	020b      	lsls	r3, r1, #8
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6852      	ldr	r2, [r2, #4]
 8004730:	0852      	lsrs	r2, r2, #1
 8004732:	4611      	mov	r1, r2
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	eb13 0b01 	adds.w	fp, r3, r1
 800473c:	eb44 0c02 	adc.w	ip, r4, r2
 8004740:	4658      	mov	r0, fp
 8004742:	4661      	mov	r1, ip
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f04f 0400 	mov.w	r4, #0
 800474c:	461a      	mov	r2, r3
 800474e:	4623      	mov	r3, r4
 8004750:	f7fc fa9a 	bl	8000c88 <__aeabi_uldivmod>
 8004754:	4603      	mov	r3, r0
 8004756:	460c      	mov	r4, r1
 8004758:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800475a:	e017      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	085b      	lsrs	r3, r3, #1
 8004762:	f04f 0400 	mov.w	r4, #0
 8004766:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800476a:	f144 0100 	adc.w	r1, r4, #0
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f04f 0400 	mov.w	r4, #0
 8004776:	461a      	mov	r2, r3
 8004778:	4623      	mov	r3, r4
 800477a:	f7fc fa85 	bl	8000c88 <__aeabi_uldivmod>
 800477e:	4603      	mov	r3, r0
 8004780:	460c      	mov	r4, r1
 8004782:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004784:	e002      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	74fb      	strb	r3, [r7, #19]
            break;
 800478a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004792:	d308      	bcc.n	80047a6 <UART_SetConfig+0x486>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800479a:	d204      	bcs.n	80047a6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	60da      	str	r2, [r3, #12]
 80047a4:	e0f5      	b.n	8004992 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	74fb      	strb	r3, [r7, #19]
 80047aa:	e0f2      	b.n	8004992 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b4:	d17f      	bne.n	80048b6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80047b6:	7efb      	ldrb	r3, [r7, #27]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d85c      	bhi.n	8004876 <UART_SetConfig+0x556>
 80047bc:	a201      	add	r2, pc, #4	; (adr r2, 80047c4 <UART_SetConfig+0x4a4>)
 80047be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c2:	bf00      	nop
 80047c4:	080047e9 	.word	0x080047e9
 80047c8:	08004807 	.word	0x08004807
 80047cc:	08004825 	.word	0x08004825
 80047d0:	08004877 	.word	0x08004877
 80047d4:	08004841 	.word	0x08004841
 80047d8:	08004877 	.word	0x08004877
 80047dc:	08004877 	.word	0x08004877
 80047e0:	08004877 	.word	0x08004877
 80047e4:	0800485f 	.word	0x0800485f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80047e8:	f7fd fd0e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80047ec:	4603      	mov	r3, r0
 80047ee:	005a      	lsls	r2, r3, #1
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	085b      	lsrs	r3, r3, #1
 80047f6:	441a      	add	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	b29b      	uxth	r3, r3
 8004802:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004804:	e03a      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004806:	f7fd fd15 	bl	8002234 <HAL_RCC_GetPCLK2Freq>
 800480a:	4603      	mov	r3, r0
 800480c:	005a      	lsls	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	085b      	lsrs	r3, r3, #1
 8004814:	441a      	add	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	fbb2 f3f3 	udiv	r3, r2, r3
 800481e:	b29b      	uxth	r3, r3
 8004820:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004822:	e02b      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	085b      	lsrs	r3, r3, #1
 800482a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800482e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	6852      	ldr	r2, [r2, #4]
 8004836:	fbb3 f3f2 	udiv	r3, r3, r2
 800483a:	b29b      	uxth	r3, r3
 800483c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800483e:	e01d      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004840:	f7fd fc4c 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004844:	4603      	mov	r3, r0
 8004846:	005a      	lsls	r2, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	085b      	lsrs	r3, r3, #1
 800484e:	441a      	add	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	fbb2 f3f3 	udiv	r3, r2, r3
 8004858:	b29b      	uxth	r3, r3
 800485a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800485c:	e00e      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	085b      	lsrs	r3, r3, #1
 8004864:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004870:	b29b      	uxth	r3, r3
 8004872:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004874:	e002      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	74fb      	strb	r3, [r7, #19]
        break;
 800487a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b0f      	cmp	r3, #15
 8004880:	d916      	bls.n	80048b0 <UART_SetConfig+0x590>
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004888:	d212      	bcs.n	80048b0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	b29b      	uxth	r3, r3
 800488e:	f023 030f 	bic.w	r3, r3, #15
 8004892:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	b29b      	uxth	r3, r3
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	b29a      	uxth	r2, r3
 80048a0:	897b      	ldrh	r3, [r7, #10]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	897a      	ldrh	r2, [r7, #10]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	e070      	b.n	8004992 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	74fb      	strb	r3, [r7, #19]
 80048b4:	e06d      	b.n	8004992 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80048b6:	7efb      	ldrb	r3, [r7, #27]
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d859      	bhi.n	8004970 <UART_SetConfig+0x650>
 80048bc:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0x5a4>)
 80048be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c2:	bf00      	nop
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	08004905 	.word	0x08004905
 80048cc:	08004921 	.word	0x08004921
 80048d0:	08004971 	.word	0x08004971
 80048d4:	0800493d 	.word	0x0800493d
 80048d8:	08004971 	.word	0x08004971
 80048dc:	08004971 	.word	0x08004971
 80048e0:	08004971 	.word	0x08004971
 80048e4:	08004959 	.word	0x08004959
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80048e8:	f7fd fc8e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80048ec:	4602      	mov	r2, r0
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	085b      	lsrs	r3, r3, #1
 80048f4:	441a      	add	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fe:	b29b      	uxth	r3, r3
 8004900:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004902:	e038      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004904:	f7fd fc96 	bl	8002234 <HAL_RCC_GetPCLK2Freq>
 8004908:	4602      	mov	r2, r0
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	441a      	add	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	fbb2 f3f3 	udiv	r3, r2, r3
 800491a:	b29b      	uxth	r3, r3
 800491c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800491e:	e02a      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	085b      	lsrs	r3, r3, #1
 8004926:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800492a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6852      	ldr	r2, [r2, #4]
 8004932:	fbb3 f3f2 	udiv	r3, r3, r2
 8004936:	b29b      	uxth	r3, r3
 8004938:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800493a:	e01c      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800493c:	f7fd fbce 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004940:	4602      	mov	r2, r0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	085b      	lsrs	r3, r3, #1
 8004948:	441a      	add	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004952:	b29b      	uxth	r3, r3
 8004954:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004956:	e00e      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	085b      	lsrs	r3, r3, #1
 800495e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	b29b      	uxth	r3, r3
 800496c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800496e:	e002      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	74fb      	strb	r3, [r7, #19]
        break;
 8004974:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2b0f      	cmp	r3, #15
 800497a:	d908      	bls.n	800498e <UART_SetConfig+0x66e>
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004982:	d204      	bcs.n	800498e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	60da      	str	r2, [r3, #12]
 800498c:	e001      	b.n	8004992 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800499e:	7cfb      	ldrb	r3, [r7, #19]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3720      	adds	r7, #32
 80049a4:	46bd      	mov	sp, r7
 80049a6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80049aa:	bf00      	nop
 80049ac:	f4240000 	.word	0xf4240000

080049b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00a      	beq.n	80049da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	430a      	orrs	r2, r1
 80049fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01a      	beq.n	8004ac6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aae:	d10a      	bne.n	8004ac6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	605a      	str	r2, [r3, #4]
  }
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004b02:	f7fc fad7 	bl	80010b4 <HAL_GetTick>
 8004b06:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d10e      	bne.n	8004b34 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f82a 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e020      	b.n	8004b76 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d10e      	bne.n	8004b60 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f814 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e00a      	b.n	8004b76 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2220      	movs	r2, #32
 8004b64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b084      	sub	sp, #16
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	60f8      	str	r0, [r7, #12]
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	603b      	str	r3, [r7, #0]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b8e:	e02a      	b.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b96:	d026      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b98:	f7fc fa8c 	bl	80010b4 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d302      	bcc.n	8004bae <UART_WaitOnFlagUntilTimeout+0x30>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d11b      	bne.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004bbc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0201 	bic.w	r2, r2, #1
 8004bcc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e00f      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	bf0c      	ite	eq
 8004bf6:	2301      	moveq	r3, #1
 8004bf8:	2300      	movne	r3, #0
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d0c5      	beq.n	8004b90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c24:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 0201 	bic.w	r2, r2, #1
 8004c34:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b084      	sub	sp, #16
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff fb4d 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b082      	sub	sp, #8
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c90:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2220      	movs	r2, #32
 8004c96:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7ff fb2a 	bl	80042f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ca4:	bf00      	nop
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004cba:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cc0:	2b22      	cmp	r3, #34	; 0x22
 8004cc2:	d13a      	bne.n	8004d3a <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004cca:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004ccc:	89bb      	ldrh	r3, [r7, #12]
 8004cce:	b2d9      	uxtb	r1, r3
 8004cd0:	89fb      	ldrh	r3, [r7, #14]
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd8:	400a      	ands	r2, r1
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d123      	bne.n	8004d4e <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d14:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f001 fb06 	bl	8006344 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d38:	e009      	b.n	8004d4e <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	8b1b      	ldrh	r3, [r3, #24]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f042 0208 	orr.w	r2, r2, #8
 8004d4a:	b292      	uxth	r2, r2
 8004d4c:	831a      	strh	r2, [r3, #24]
}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d64:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6a:	2b22      	cmp	r3, #34	; 0x22
 8004d6c:	d13a      	bne.n	8004de4 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d74:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004d7c:	89ba      	ldrh	r2, [r7, #12]
 8004d7e:	89fb      	ldrh	r3, [r7, #14]
 8004d80:	4013      	ands	r3, r2
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8c:	1c9a      	adds	r2, r3, #2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d123      	bne.n	8004df8 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004dbe:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f001 fab1 	bl	8006344 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004de2:	e009      	b.n	8004df8 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	8b1b      	ldrh	r3, [r3, #24]
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0208 	orr.w	r2, r2, #8
 8004df4:	b292      	uxth	r2, r2
 8004df6:	831a      	strh	r2, [r3, #24]
}
 8004df8:	bf00      	nop
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <peekCommand>:
#include "command.h"


void peekCommand(gcodeCommand_context* command, diffDriveRobot_Context* robot, UART_HandleTypeDef *huart){
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08e      	sub	sp, #56	; 0x38
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
    if (hasM(command)) {
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 fceb 	bl	80057fc <hasM>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 8093 	beq.w	8004f54 <peekCommand+0x140>
        float Kp,Ti,Td;
        switch (command->M)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	88db      	ldrh	r3, [r3, #6]
 8004e32:	f240 122d 	movw	r2, #301	; 0x12d
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d022      	beq.n	8004e80 <peekCommand+0x6c>
 8004e3a:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 8004e3e:	da06      	bge.n	8004e4e <peekCommand+0x3a>
 8004e40:	2b13      	cmp	r3, #19
 8004e42:	d014      	beq.n	8004e6e <peekCommand+0x5a>
 8004e44:	2b72      	cmp	r3, #114	; 0x72
 8004e46:	d016      	beq.n	8004e76 <peekCommand+0x62>
 8004e48:	2b12      	cmp	r3, #18
 8004e4a:	d00c      	beq.n	8004e66 <peekCommand+0x52>
                break;
            case 667:
                printSelf(huart);
                break;
            default:
            	break;// default statements
 8004e4c:	e083      	b.n	8004f56 <peekCommand+0x142>
        switch (command->M)
 8004e4e:	f240 229a 	movw	r2, #666	; 0x29a
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d076      	beq.n	8004f44 <peekCommand+0x130>
 8004e56:	f240 229b 	movw	r2, #667	; 0x29b
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d076      	beq.n	8004f4c <peekCommand+0x138>
 8004e5e:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 8004e62:	d03e      	beq.n	8004ee2 <peekCommand+0xce>
            	break;// default statements
 8004e64:	e077      	b.n	8004f56 <peekCommand+0x142>
            	breakeMotors(robot);
 8004e66:	68b8      	ldr	r0, [r7, #8]
 8004e68:	f000 f90b 	bl	8005082 <breakeMotors>
              	break;
 8004e6c:	e073      	b.n	8004f56 <peekCommand+0x142>
            	unBreakeMotors(robot);
 8004e6e:	68b8      	ldr	r0, [r7, #8]
 8004e70:	f000 f919 	bl	80050a6 <unBreakeMotors>
              	break;
 8004e74:	e06f      	b.n	8004f56 <peekCommand+0x142>
                printPosition(robot, huart);
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	68b8      	ldr	r0, [r7, #8]
 8004e7a:	f000 f949 	bl	8005110 <printPosition>
                break;
 8004e7e:	e06a      	b.n	8004f56 <peekCommand+0x142>
                if (hasP(command)) Kp = command->P;
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fd1a 	bl	80058ba <hasP>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <peekCommand+0x80>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	637b      	str	r3, [r7, #52]	; 0x34
 8004e92:	e002      	b.n	8004e9a <peekCommand+0x86>
                else Kp = 0.;
 8004e94:	f04f 0300 	mov.w	r3, #0
 8004e98:	637b      	str	r3, [r7, #52]	; 0x34
                if (hasI(command)) Ti = command->I;
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fd20 	bl	80058e0 <hasI>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <peekCommand+0x9a>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eaa:	633b      	str	r3, [r7, #48]	; 0x30
 8004eac:	e002      	b.n	8004eb4 <peekCommand+0xa0>
                else Ti = 0.;
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	633b      	str	r3, [r7, #48]	; 0x30
                if (hasD(command)) Td = command->D;
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f000 fd26 	bl	8005906 <hasD>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <peekCommand+0xb4>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ec6:	e002      	b.n	8004ece <peekCommand+0xba>
                else Td = 0.;
 8004ec8:	f04f 0300 	mov.w	r3, #0
 8004ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
                setPID_D(robot, Kp, Ti, Td);
 8004ece:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8004ed2:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8004ed6:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8004eda:	68b8      	ldr	r0, [r7, #8]
 8004edc:	f000 f992 	bl	8005204 <setPID_D>
                break;
 8004ee0:	e039      	b.n	8004f56 <peekCommand+0x142>
                if (hasP(command)) Kp = command->P;
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 fce9 	bl	80058ba <hasP>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <peekCommand+0xe2>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ef4:	e002      	b.n	8004efc <peekCommand+0xe8>
                else Kp = 0.;
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	637b      	str	r3, [r7, #52]	; 0x34
                if (hasI(command)) Ti = command->I;
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 fcef 	bl	80058e0 <hasI>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <peekCommand+0xfc>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0e:	e002      	b.n	8004f16 <peekCommand+0x102>
                else Ti = 0.;
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	633b      	str	r3, [r7, #48]	; 0x30
                if (hasD(command)) Td = command->D;
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 fcf5 	bl	8005906 <hasD>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <peekCommand+0x116>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f28:	e002      	b.n	8004f30 <peekCommand+0x11c>
                else Td = 0.;
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
                setPID_G(robot, Kp, Ti, Td);
 8004f30:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8004f34:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8004f38:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8004f3c:	68b8      	ldr	r0, [r7, #8]
 8004f3e:	f000 f97d 	bl	800523c <setPID_G>
                break;
 8004f42:	e008      	b.n	8004f56 <peekCommand+0x142>
                printComTest(huart);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f927 	bl	8005198 <printComTest>
                break;
 8004f4a:	e004      	b.n	8004f56 <peekCommand+0x142>
                printSelf(huart);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 f93f 	bl	80051d0 <printSelf>
                break;
 8004f52:	e000      	b.n	8004f56 <peekCommand+0x142>
        }
    }
 8004f54:	bf00      	nop
    if (hasN(command)) {
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 fc63 	bl	8005822 <hasN>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
        switch (command->N)
        {
            default:
            	break;// default statements
        }
    }
 8004f60:	bf00      	nop
    if (hasG(command)) {
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	f000 fc70 	bl	8005848 <hasG>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d068      	beq.n	8005040 <peekCommand+0x22c>
        switch (command->G)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	891b      	ldrh	r3, [r3, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <peekCommand+0x168>
 8004f76:	2b5c      	cmp	r3, #92	; 0x5c
 8004f78:	d031      	beq.n	8004fde <peekCommand+0x1ca>
                if (hasA(command)) theta = command->A;
                setPosition(robot, x, y, theta);
                break;

            default:
                break;// default statements
 8004f7a:	e062      	b.n	8005042 <peekCommand+0x22e>
                xc = robot->odometry->position.x;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	62bb      	str	r3, [r7, #40]	; 0x28
                yc = robot->odometry->position.y;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	627b      	str	r3, [r7, #36]	; 0x24
                thetac = robot->odometry->position.theta; // ne pas faire a en vrai
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	623b      	str	r3, [r7, #32]
                if (hasX(command)) xc = command->X;
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 fc6a 	bl	800586e <hasX>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <peekCommand+0x192>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
                if (hasY(command)) yc = command->Y;
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f000 fc74 	bl	8005894 <hasY>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <peekCommand+0x1a4>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	627b      	str	r3, [r7, #36]	; 0x24
                if (hasA(command)) thetac = command->A;
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 fcb7 	bl	800592c <hasA>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <peekCommand+0x1b6>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc8:	623b      	str	r3, [r7, #32]
                fastMove(robot, xc, yc, thetac);
 8004fca:	ed97 1a08 	vldr	s2, [r7, #32]
 8004fce:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8004fd2:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004fd6:	68b8      	ldr	r0, [r7, #8]
 8004fd8:	f000 f837 	bl	800504a <fastMove>
                break;
 8004fdc:	e031      	b.n	8005042 <peekCommand+0x22e>
                x = robot->odometry->position.x;
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	61fb      	str	r3, [r7, #28]
                y = robot->odometry->position.y;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	61bb      	str	r3, [r7, #24]
                theta = robot->odometry->position.theta; // ne pas faire a en vrai
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	617b      	str	r3, [r7, #20]
                if (hasX(command)) x = command->X;
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 fc39 	bl	800586e <hasX>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d002      	beq.n	8005008 <peekCommand+0x1f4>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	61fb      	str	r3, [r7, #28]
                if (hasY(command)) y = command->Y;
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f000 fc43 	bl	8005894 <hasY>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <peekCommand+0x206>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	61bb      	str	r3, [r7, #24]
                if (hasA(command)) theta = command->A;
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 fc86 	bl	800592c <hasA>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <peekCommand+0x218>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502a:	617b      	str	r3, [r7, #20]
                setPosition(robot, x, y, theta);
 800502c:	ed97 1a05 	vldr	s2, [r7, #20]
 8005030:	edd7 0a06 	vldr	s1, [r7, #24]
 8005034:	ed97 0a07 	vldr	s0, [r7, #28]
 8005038:	68b8      	ldr	r0, [r7, #8]
 800503a:	f000 f850 	bl	80050de <setPosition>
                break;
 800503e:	e000      	b.n	8005042 <peekCommand+0x22e>
        }
    }
 8005040:	bf00      	nop
}
 8005042:	bf00      	nop
 8005044:	3738      	adds	r7, #56	; 0x38
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <fastMove>:


void fastMove(diffDriveRobot_Context* robot, float xc, float yc, float thetac){
 800504a:	b480      	push	{r7}
 800504c:	b085      	sub	sp, #20
 800504e:	af00      	add	r7, sp, #0
 8005050:	60f8      	str	r0, [r7, #12]
 8005052:	ed87 0a02 	vstr	s0, [r7, #8]
 8005056:	edc7 0a01 	vstr	s1, [r7, #4]
 800505a:	ed87 1a00 	vstr	s2, [r7]
    robot->motionController->consign.x = xc;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	601a      	str	r2, [r3, #0]
    robot->motionController->consign.y = yc;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	605a      	str	r2, [r3, #4]
    robot->motionController->consign.theta = thetac;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	683a      	ldr	r2, [r7, #0]
 8005074:	609a      	str	r2, [r3, #8]
}
 8005076:	bf00      	nop
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <breakeMotors>:

void breakeMotors(diffDriveRobot_Context* robot){
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
    motor_breake(robot->motorD);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f001 fb0c 	bl	80066ac <motor_breake>
    motor_breake(robot->motorG);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	4618      	mov	r0, r3
 800509a:	f001 fb07 	bl	80066ac <motor_breake>
}
 800509e:	bf00      	nop
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <unBreakeMotors>:

void unBreakeMotors(diffDriveRobot_Context* robot){
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
    motor_unbreake(robot->motorD);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 fb0b 	bl	80066ce <motor_unbreake>
    motor_unbreake(robot->motorG);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	4618      	mov	r0, r3
 80050be:	f001 fb06 	bl	80066ce <motor_unbreake>
    // reset des integrateurs des pid
    pid_init(robot->pidD);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f001 fcaa 	bl	8006a20 <pid_init>
    pid_init(robot->pidG);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f001 fca5 	bl	8006a20 <pid_init>
}
 80050d6:	bf00      	nop
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <setPosition>:

void setPosition(diffDriveRobot_Context* robot, float x, float y, float theta){
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	ed87 0a02 	vstr	s0, [r7, #8]
 80050ea:	edc7 0a01 	vstr	s1, [r7, #4]
 80050ee:	ed87 1a00 	vstr	s2, [r7]
    odometry_init(robot->odometry, x, y, theta);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	ed97 1a00 	vldr	s2, [r7]
 80050fa:	edd7 0a01 	vldr	s1, [r7, #4]
 80050fe:	ed97 0a02 	vldr	s0, [r7, #8]
 8005102:	4618      	mov	r0, r3
 8005104:	f001 fb24 	bl	8006750 <odometry_init>
}
 8005108:	bf00      	nop
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <printPosition>:

void printPosition(diffDriveRobot_Context* robot, UART_HandleTypeDef *huart){
 8005110:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005114:	b0ba      	sub	sp, #232	; 0xe8
 8005116:	af04      	add	r7, sp, #16
 8005118:	6078      	str	r0, [r7, #4]
 800511a:	6039      	str	r1, [r7, #0]
    float x,y,theta;
    x = robot->odometry->position.x;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    y = robot->odometry->position.y;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    theta = robot->odometry->position.theta;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    char buffer[190];
    HAL_UART_Transmit(huart, (uint8_t*)buffer, sprintf(buffer,"X%f Y%f A%f\n", x, y, theta), 90000);//s/ @suppress("Float formatting support")
 800513a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800513e:	f7fb fa03 	bl	8000548 <__aeabi_f2d>
 8005142:	4680      	mov	r8, r0
 8005144:	4689      	mov	r9, r1
 8005146:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800514a:	f7fb f9fd 	bl	8000548 <__aeabi_f2d>
 800514e:	4604      	mov	r4, r0
 8005150:	460d      	mov	r5, r1
 8005152:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8005156:	f7fb f9f7 	bl	8000548 <__aeabi_f2d>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	f107 000c 	add.w	r0, r7, #12
 8005162:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005166:	e9cd 4500 	strd	r4, r5, [sp]
 800516a:	4642      	mov	r2, r8
 800516c:	464b      	mov	r3, r9
 800516e:	4908      	ldr	r1, [pc, #32]	; (8005190 <printPosition+0x80>)
 8005170:	f002 f87e 	bl	8007270 <sprintf>
 8005174:	4603      	mov	r3, r0
 8005176:	b29a      	uxth	r2, r3
 8005178:	f107 010c 	add.w	r1, r7, #12
 800517c:	4b05      	ldr	r3, [pc, #20]	; (8005194 <printPosition+0x84>)
 800517e:	6838      	ldr	r0, [r7, #0]
 8005180:	f7fe fe54 	bl	8003e2c <HAL_UART_Transmit>
}
 8005184:	bf00      	nop
 8005186:	37d8      	adds	r7, #216	; 0xd8
 8005188:	46bd      	mov	sp, r7
 800518a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800518e:	bf00      	nop
 8005190:	0800e5c0 	.word	0x0800e5c0
 8005194:	00015f90 	.word	0x00015f90

08005198 <printComTest>:

void printComTest(UART_HandleTypeDef *huart){
 8005198:	b580      	push	{r7, lr}
 800519a:	b0b2      	sub	sp, #200	; 0xc8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	char buffer[190];
    HAL_UART_Transmit(huart, (uint8_t*)buffer, sprintf(buffer,"Com OK\n"), 90000);
 80051a0:	f107 0308 	add.w	r3, r7, #8
 80051a4:	4a08      	ldr	r2, [pc, #32]	; (80051c8 <printComTest+0x30>)
 80051a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80051aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80051ae:	2307      	movs	r3, #7
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	f107 0108 	add.w	r1, r7, #8
 80051b6:	4b05      	ldr	r3, [pc, #20]	; (80051cc <printComTest+0x34>)
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7fe fe37 	bl	8003e2c <HAL_UART_Transmit>
}
 80051be:	bf00      	nop
 80051c0:	37c8      	adds	r7, #200	; 0xc8
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	0800e5d0 	.word	0x0800e5d0
 80051cc:	00015f90 	.word	0x00015f90

080051d0 <printSelf>:
void printSelf(UART_HandleTypeDef *huart){
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b0b2      	sub	sp, #200	; 0xc8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	char buffer[190];
    HAL_UART_Transmit(huart, (uint8_t*)buffer, sprintf(buffer,"CmdBoard\n"), 90000);
 80051d8:	f107 0308 	add.w	r3, r7, #8
 80051dc:	4a07      	ldr	r2, [pc, #28]	; (80051fc <printSelf+0x2c>)
 80051de:	ca07      	ldmia	r2, {r0, r1, r2}
 80051e0:	c303      	stmia	r3!, {r0, r1}
 80051e2:	801a      	strh	r2, [r3, #0]
 80051e4:	2309      	movs	r3, #9
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	f107 0108 	add.w	r1, r7, #8
 80051ec:	4b04      	ldr	r3, [pc, #16]	; (8005200 <printSelf+0x30>)
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7fe fe1c 	bl	8003e2c <HAL_UART_Transmit>
}
 80051f4:	bf00      	nop
 80051f6:	37c8      	adds	r7, #200	; 0xc8
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	0800e5d8 	.word	0x0800e5d8
 8005200:	00015f90 	.word	0x00015f90

08005204 <setPID_D>:

void setPID_D(diffDriveRobot_Context* robot, float Kp, float Ti, float Td){
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005210:	edc7 0a01 	vstr	s1, [r7, #4]
 8005214:	ed87 1a00 	vstr	s2, [r7]
    robot->pidD->Kp = Kp;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	601a      	str	r2, [r3, #0]
    robot->pidD->Kp = Ti;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	601a      	str	r2, [r3, #0]
    robot->pidD->Kp = Td;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	601a      	str	r2, [r3, #0]
}
 8005230:	bf00      	nop
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <setPID_G>:

void setPID_G(diffDriveRobot_Context* robot, float Kp, float Ti, float Td){
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	ed87 0a02 	vstr	s0, [r7, #8]
 8005248:	edc7 0a01 	vstr	s1, [r7, #4]
 800524c:	ed87 1a00 	vstr	s2, [r7]
    robot->pidG->Kp = Kp;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	601a      	str	r2, [r3, #0]
    robot->pidG->Kp = Ti;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	601a      	str	r2, [r3, #0]
    robot->pidG->Kp = Td;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	601a      	str	r2, [r3, #0]
}
 8005268:	bf00      	nop
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <differential_update>:


void differential_update(differential_Context* diffDrive,
    float linearVelocity, float angularVelocity,
    float* rightWheelVelocity, float* leftWheelVelocity)
{
 8005274:	b5b0      	push	{r4, r5, r7, lr}
 8005276:	b088      	sub	sp, #32
 8005278:	af00      	add	r7, sp, #0
 800527a:	6178      	str	r0, [r7, #20]
 800527c:	ed87 0a04 	vstr	s0, [r7, #16]
 8005280:	edc7 0a03 	vstr	s1, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
    linearVelocity = linearVelocity / diffDrive->maxLinearVelocity;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	ed93 7a01 	vldr	s14, [r3, #4]
 800528e:	edd7 6a04 	vldr	s13, [r7, #16]
 8005292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005296:	edc7 7a04 	vstr	s15, [r7, #16]
    angularVelocity = angularVelocity / diffDrive->maxAngularVelocity;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	ed93 7a02 	vldr	s14, [r3, #8]
 80052a0:	edd7 6a03 	vldr	s13, [r7, #12]
 80052a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052a8:	edc7 7a03 	vstr	s15, [r7, #12]

    if ((fabs(angularVelocity)+fabs(linearVelocity)) > 1) {
 80052ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80052b0:	eef0 7ae7 	vabs.f32	s15, s15
 80052b4:	ee17 0a90 	vmov	r0, s15
 80052b8:	f7fb f946 	bl	8000548 <__aeabi_f2d>
 80052bc:	4604      	mov	r4, r0
 80052be:	460d      	mov	r5, r1
 80052c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80052c4:	eef0 7ae7 	vabs.f32	s15, s15
 80052c8:	ee17 0a90 	vmov	r0, s15
 80052cc:	f7fb f93c 	bl	8000548 <__aeabi_f2d>
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	4620      	mov	r0, r4
 80052d6:	4629      	mov	r1, r5
 80052d8:	f7fa ffd8 	bl	800028c <__adddf3>
 80052dc:	4603      	mov	r3, r0
 80052de:	460c      	mov	r4, r1
 80052e0:	4618      	mov	r0, r3
 80052e2:	4621      	mov	r1, r4
 80052e4:	f04f 0200 	mov.w	r2, #0
 80052e8:	4b2d      	ldr	r3, [pc, #180]	; (80053a0 <differential_update+0x12c>)
 80052ea:	f7fb fc15 	bl	8000b18 <__aeabi_dcmpgt>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01b      	beq.n	800532c <differential_update+0xb8>
        // set the point in the square maxvelocity maxangularVelocity.
        float m = fabs(angularVelocity)+fabs(linearVelocity);
 80052f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80052f8:	eeb0 7ae7 	vabs.f32	s14, s15
 80052fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8005300:	eef0 7ae7 	vabs.f32	s15, s15
 8005304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005308:	edc7 7a07 	vstr	s15, [r7, #28]
        angularVelocity = angularVelocity/m;
 800530c:	edd7 6a03 	vldr	s13, [r7, #12]
 8005310:	ed97 7a07 	vldr	s14, [r7, #28]
 8005314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005318:	edc7 7a03 	vstr	s15, [r7, #12]
        linearVelocity = linearVelocity/m;
 800531c:	edd7 6a04 	vldr	s13, [r7, #16]
 8005320:	ed97 7a07 	vldr	s14, [r7, #28]
 8005324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005328:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    linearVelocity = linearVelocity * diffDrive->maxLinearVelocity;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005332:	ed97 7a04 	vldr	s14, [r7, #16]
 8005336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800533a:	edc7 7a04 	vstr	s15, [r7, #16]
    angularVelocity = angularVelocity * diffDrive->maxAngularVelocity;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	edd3 7a02 	vldr	s15, [r3, #8]
 8005344:	ed97 7a03 	vldr	s14, [r7, #12]
 8005348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800534c:	edc7 7a03 	vstr	s15, [r7, #12]

    *rightWheelVelocity = (linearVelocity + angularVelocity*diffDrive->distanceBetweenWheels/2);
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	ed93 7a00 	vldr	s14, [r3]
 8005356:	edd7 7a03 	vldr	s15, [r7, #12]
 800535a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800535e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005362:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005366:	edd7 7a04 	vldr	s15, [r7, #16]
 800536a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	edc3 7a00 	vstr	s15, [r3]
    *leftWheelVelocity =  (linearVelocity - angularVelocity*diffDrive->distanceBetweenWheels/2);
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	ed93 7a00 	vldr	s14, [r3]
 800537a:	edd7 7a03 	vldr	s15, [r7, #12]
 800537e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005382:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005386:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800538a:	ed97 7a04 	vldr	s14, [r7, #16]
 800538e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	edc3 7a00 	vstr	s15, [r3]
}
 8005398:	bf00      	nop
 800539a:	3720      	adds	r7, #32
 800539c:	46bd      	mov	sp, r7
 800539e:	bdb0      	pop	{r4, r5, r7, pc}
 80053a0:	3ff00000 	.word	0x3ff00000

080053a4 <gcode_parseAscii>:
#include "gcode.h"

bool gcode_parseAscii(gcodeCommand_context* gcodeCommand, char *line)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
    char *pos = line;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	60fb      	str	r3, [r7, #12]
    gcodeCommand->params = 0;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	801a      	strh	r2, [r3, #0]
    gcodeCommand->params2 = 0;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	805a      	strh	r2, [r3, #2]
	bool hasChecksum = false;
 80053be:	2300      	movs	r3, #0
 80053c0:	72fb      	strb	r3, [r7, #11]
    char c;
    while ( (c = *(pos++)) )
 80053c2:	e20d      	b.n	80057e0 <gcode_parseAscii+0x43c>
    {
        if(c == '(' || c == '%') break; // alternative comment or program block
 80053c4:	7abb      	ldrb	r3, [r7, #10]
 80053c6:	2b28      	cmp	r3, #40	; 0x28
 80053c8:	f000 8213 	beq.w	80057f2 <gcode_parseAscii+0x44e>
 80053cc:	7abb      	ldrb	r3, [r7, #10]
 80053ce:	2b25      	cmp	r3, #37	; 0x25
 80053d0:	f000 820f 	beq.w	80057f2 <gcode_parseAscii+0x44e>
        switch(c)
 80053d4:	7abb      	ldrb	r3, [r7, #10]
 80053d6:	3b2a      	subs	r3, #42	; 0x2a
 80053d8:	2b50      	cmp	r3, #80	; 0x50
 80053da:	f200 8200 	bhi.w	80057de <gcode_parseAscii+0x43a>
 80053de:	a201      	add	r2, pc, #4	; (adr r2, 80053e4 <gcode_parseAscii+0x40>)
 80053e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e4:	080057e1 	.word	0x080057e1
 80053e8:	080057df 	.word	0x080057df
 80053ec:	080057df 	.word	0x080057df
 80053f0:	080057df 	.word	0x080057df
 80053f4:	080057df 	.word	0x080057df
 80053f8:	080057df 	.word	0x080057df
 80053fc:	080057df 	.word	0x080057df
 8005400:	080057df 	.word	0x080057df
 8005404:	080057df 	.word	0x080057df
 8005408:	080057df 	.word	0x080057df
 800540c:	080057df 	.word	0x080057df
 8005410:	080057df 	.word	0x080057df
 8005414:	080057df 	.word	0x080057df
 8005418:	080057df 	.word	0x080057df
 800541c:	080057df 	.word	0x080057df
 8005420:	080057df 	.word	0x080057df
 8005424:	080057df 	.word	0x080057df
 8005428:	080057df 	.word	0x080057df
 800542c:	080057df 	.word	0x080057df
 8005430:	080057df 	.word	0x080057df
 8005434:	080057df 	.word	0x080057df
 8005438:	080057df 	.word	0x080057df
 800543c:	080057df 	.word	0x080057df
 8005440:	0800573f 	.word	0x0800573f
 8005444:	0800575f 	.word	0x0800575f
 8005448:	080056ff 	.word	0x080056ff
 800544c:	080056df 	.word	0x080056df
 8005450:	080055e3 	.word	0x080055e3
 8005454:	08005603 	.word	0x08005603
 8005458:	08005547 	.word	0x08005547
 800545c:	0800571f 	.word	0x0800571f
 8005460:	0800567f 	.word	0x0800567f
 8005464:	0800569f 	.word	0x0800569f
 8005468:	0800577f 	.word	0x0800577f
 800546c:	0800579f 	.word	0x0800579f
 8005470:	08005565 	.word	0x08005565
 8005474:	08005529 	.word	0x08005529
 8005478:	080057bf 	.word	0x080057bf
 800547c:	0800565f 	.word	0x0800565f
 8005480:	080057df 	.word	0x080057df
 8005484:	080056bf 	.word	0x080056bf
 8005488:	08005643 	.word	0x08005643
 800548c:	08005623 	.word	0x08005623
 8005490:	080057df 	.word	0x080057df
 8005494:	080057df 	.word	0x080057df
 8005498:	080057df 	.word	0x080057df
 800549c:	08005583 	.word	0x08005583
 80054a0:	080055a3 	.word	0x080055a3
 80054a4:	080055c3 	.word	0x080055c3
 80054a8:	080057df 	.word	0x080057df
 80054ac:	080057df 	.word	0x080057df
 80054b0:	080057df 	.word	0x080057df
 80054b4:	080057df 	.word	0x080057df
 80054b8:	080057df 	.word	0x080057df
 80054bc:	080057df 	.word	0x080057df
 80054c0:	0800573f 	.word	0x0800573f
 80054c4:	0800575f 	.word	0x0800575f
 80054c8:	080056ff 	.word	0x080056ff
 80054cc:	080056df 	.word	0x080056df
 80054d0:	080055e3 	.word	0x080055e3
 80054d4:	08005603 	.word	0x08005603
 80054d8:	08005547 	.word	0x08005547
 80054dc:	0800571f 	.word	0x0800571f
 80054e0:	0800567f 	.word	0x0800567f
 80054e4:	0800569f 	.word	0x0800569f
 80054e8:	0800577f 	.word	0x0800577f
 80054ec:	0800579f 	.word	0x0800579f
 80054f0:	08005565 	.word	0x08005565
 80054f4:	08005529 	.word	0x08005529
 80054f8:	080057bf 	.word	0x080057bf
 80054fc:	0800565f 	.word	0x0800565f
 8005500:	080057df 	.word	0x080057df
 8005504:	080056bf 	.word	0x080056bf
 8005508:	08005643 	.word	0x08005643
 800550c:	08005623 	.word	0x08005623
 8005510:	080057df 	.word	0x080057df
 8005514:	080057df 	.word	0x080057df
 8005518:	080057df 	.word	0x080057df
 800551c:	08005583 	.word	0x08005583
 8005520:	080055a3 	.word	0x080055a3
 8005524:	080055c3 	.word	0x080055c3
        {
        case 'N':
        case 'n':
        {
            gcodeCommand->N = parseLongValue(pos) & 0xffff;
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 fa3b 	bl	80059a4 <parseLongValue>
 800552e:	4603      	mov	r3, r0
 8005530:	b29a      	uxth	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	809a      	strh	r2, [r3, #4]
            gcodeCommand->params |=1;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	f043 0301 	orr.w	r3, r3, #1
 800553e:	b29a      	uxth	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	801a      	strh	r2, [r3, #0]
            break;
 8005544:	e14c      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'G':
        case 'g':
        {
            gcodeCommand->G = parseLongValue(pos) & 0xffff;
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 fa2c 	bl	80059a4 <parseLongValue>
 800554c:	4603      	mov	r3, r0
 800554e:	b29a      	uxth	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	811a      	strh	r2, [r3, #8]
            gcodeCommand->params |= 4;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	881b      	ldrh	r3, [r3, #0]
 8005558:	f043 0304 	orr.w	r3, r3, #4
 800555c:	b29a      	uxth	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	801a      	strh	r2, [r3, #0]
            break;
 8005562:	e13d      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'M':
        case 'm':
        {
            gcodeCommand->M = parseLongValue(pos) & 0xffff;
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f000 fa1d 	bl	80059a4 <parseLongValue>
 800556a:	4603      	mov	r3, r0
 800556c:	b29a      	uxth	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	80da      	strh	r2, [r3, #6]
            gcodeCommand->params |= 2;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	f043 0302 	orr.w	r3, r3, #2
 800557a:	b29a      	uxth	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	801a      	strh	r2, [r3, #0]
            break;
 8005580:	e12e      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'X':
        case 'x':
        {
            gcodeCommand->X = parseFloatValue(pos);
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 f9e5 	bl	8005952 <parseFloatValue>
 8005588:	eef0 7a40 	vmov.f32	s15, s0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	edc3 7a03 	vstr	s15, [r3, #12]
            gcodeCommand->params |= 8;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	881b      	ldrh	r3, [r3, #0]
 8005596:	f043 0308 	orr.w	r3, r3, #8
 800559a:	b29a      	uxth	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	801a      	strh	r2, [r3, #0]
            break;
 80055a0:	e11e      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'Y':
        case 'y':
        {
            gcodeCommand->Y = parseFloatValue(pos);
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 f9d5 	bl	8005952 <parseFloatValue>
 80055a8:	eef0 7a40 	vmov.f32	s15, s0
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	edc3 7a04 	vstr	s15, [r3, #16]
            gcodeCommand->params |= 16;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	f043 0310 	orr.w	r3, r3, #16
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	801a      	strh	r2, [r3, #0]
            break;
 80055c0:	e10e      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'Z':
        case 'z':
        {
            gcodeCommand->Z = parseFloatValue(pos);
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f9c5 	bl	8005952 <parseFloatValue>
 80055c8:	eef0 7a40 	vmov.f32	s15, s0
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	edc3 7a05 	vstr	s15, [r3, #20]
            gcodeCommand->params |= 32;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	f043 0320 	orr.w	r3, r3, #32
 80055da:	b29a      	uxth	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	801a      	strh	r2, [r3, #0]
            break;
 80055e0:	e0fe      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'E':
        case 'e':
        {
            gcodeCommand->E = parseFloatValue(pos);
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 f9b5 	bl	8005952 <parseFloatValue>
 80055e8:	eef0 7a40 	vmov.f32	s15, s0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	edc3 7a06 	vstr	s15, [r3, #24]
            gcodeCommand->params |= 64;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	881b      	ldrh	r3, [r3, #0]
 80055f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	801a      	strh	r2, [r3, #0]
            break;
 8005600:	e0ee      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'F':
        case 'f':
        {
            gcodeCommand->F = parseFloatValue(pos);
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 f9a5 	bl	8005952 <parseFloatValue>
 8005608:	eef0 7a40 	vmov.f32	s15, s0
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	edc3 7a07 	vstr	s15, [r3, #28]
            gcodeCommand->params |= 256;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800561a:	b29a      	uxth	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	801a      	strh	r2, [r3, #0]
            break;
 8005620:	e0de      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'T':
        case 't':
        {
            gcodeCommand->T = parseLongValue(pos) & 0xff;
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f9be 	bl	80059a4 <parseLongValue>
 8005628:	4603      	mov	r3, r0
 800562a:	b2da      	uxtb	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
            gcodeCommand->params |= 512;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	881b      	ldrh	r3, [r3, #0]
 8005636:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800563a:	b29a      	uxth	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	801a      	strh	r2, [r3, #0]
            break;
 8005640:	e0ce      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'S':
        case 's':
        {
            gcodeCommand->S = parseLongValue(pos);
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 f9ae 	bl	80059a4 <parseLongValue>
 8005648:	4602      	mov	r2, r0
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	621a      	str	r2, [r3, #32]
            gcodeCommand->params |= 1024;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	881b      	ldrh	r3, [r3, #0]
 8005652:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005656:	b29a      	uxth	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	801a      	strh	r2, [r3, #0]
            break;
 800565c:	e0c0      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'P':
        case 'p':
        {
            gcodeCommand->P = parseFloatValue(pos);
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f977 	bl	8005952 <parseFloatValue>
 8005664:	eef0 7a40 	vmov.f32	s15, s0
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
            gcodeCommand->params |= 2048;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005676:	b29a      	uxth	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	801a      	strh	r2, [r3, #0]
            break;
 800567c:	e0b0      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'I':
        case 'i':
        {
            gcodeCommand->I = parseFloatValue(pos);
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 f967 	bl	8005952 <parseFloatValue>
 8005684:	eef0 7a40 	vmov.f32	s15, s0
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
            gcodeCommand->params2 |= 1;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	885b      	ldrh	r3, [r3, #2]
 8005692:	f043 0301 	orr.w	r3, r3, #1
 8005696:	b29a      	uxth	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	805a      	strh	r2, [r3, #2]
            break;
 800569c:	e0a0      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'J':
        case 'j':
        {
            gcodeCommand->J = parseFloatValue(pos);
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 f957 	bl	8005952 <parseFloatValue>
 80056a4:	eef0 7a40 	vmov.f32	s15, s0
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
            gcodeCommand->params2 |= 2;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	885b      	ldrh	r3, [r3, #2]
 80056b2:	f043 0302 	orr.w	r3, r3, #2
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	805a      	strh	r2, [r3, #2]
            break;
 80056bc:	e090      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'R':
        case 'r':
        {
            gcodeCommand->R = parseFloatValue(pos);
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 f947 	bl	8005952 <parseFloatValue>
 80056c4:	eef0 7a40 	vmov.f32	s15, s0
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
            gcodeCommand->params2 |= 4;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	885b      	ldrh	r3, [r3, #2]
 80056d2:	f043 0304 	orr.w	r3, r3, #4
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	805a      	strh	r2, [r3, #2]
            break;
 80056dc:	e080      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'D':
        case 'd':
        {
            gcodeCommand->D = parseFloatValue(pos);
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f937 	bl	8005952 <parseFloatValue>
 80056e4:	eef0 7a40 	vmov.f32	s15, s0
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
            gcodeCommand->params2 |= 8;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	885b      	ldrh	r3, [r3, #2]
 80056f2:	f043 0308 	orr.w	r3, r3, #8
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	805a      	strh	r2, [r3, #2]
            break;
 80056fc:	e070      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'C':
        case 'c':
        {
	        gcodeCommand->C = parseFloatValue(pos);
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f000 f927 	bl	8005952 <parseFloatValue>
 8005704:	eef0 7a40 	vmov.f32	s15, s0
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	        gcodeCommand->params2 |= 16;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	885b      	ldrh	r3, [r3, #2]
 8005712:	f043 0310 	orr.w	r3, r3, #16
 8005716:	b29a      	uxth	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	805a      	strh	r2, [r3, #2]
	        break;
 800571c:	e060      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'H':
        case 'h':
        {
	        gcodeCommand->H = parseFloatValue(pos);
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 f917 	bl	8005952 <parseFloatValue>
 8005724:	eef0 7a40 	vmov.f32	s15, s0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	        gcodeCommand->params2 |= 32;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	885b      	ldrh	r3, [r3, #2]
 8005732:	f043 0320 	orr.w	r3, r3, #32
 8005736:	b29a      	uxth	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	805a      	strh	r2, [r3, #2]
	        break;
 800573c:	e050      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'A':
        case 'a':
        {
	        gcodeCommand->A = parseFloatValue(pos);
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 f907 	bl	8005952 <parseFloatValue>
 8005744:	eef0 7a40 	vmov.f32	s15, s0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	        gcodeCommand->params2 |= 64;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	885b      	ldrh	r3, [r3, #2]
 8005752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005756:	b29a      	uxth	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	805a      	strh	r2, [r3, #2]
	        break;
 800575c:	e040      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'B':
        case 'b':
        {
	        gcodeCommand->B = parseFloatValue(pos);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f8f7 	bl	8005952 <parseFloatValue>
 8005764:	eef0 7a40 	vmov.f32	s15, s0
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	        gcodeCommand->params2 |= 128;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	885b      	ldrh	r3, [r3, #2]
 8005772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005776:	b29a      	uxth	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	805a      	strh	r2, [r3, #2]
	        break;
 800577c:	e030      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'K':
        case 'k':
        {
	        gcodeCommand->K = parseFloatValue(pos);
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f8e7 	bl	8005952 <parseFloatValue>
 8005784:	eef0 7a40 	vmov.f32	s15, s0
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	        gcodeCommand->params2 |= 256;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	885b      	ldrh	r3, [r3, #2]
 8005792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005796:	b29a      	uxth	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	805a      	strh	r2, [r3, #2]
	        break;
 800579c:	e020      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'L':
        case 'l':
        {
	        gcodeCommand->L = parseFloatValue(pos);
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f000 f8d7 	bl	8005952 <parseFloatValue>
 80057a4:	eef0 7a40 	vmov.f32	s15, s0
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	        gcodeCommand->params2 |= 512;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	885b      	ldrh	r3, [r3, #2]
 80057b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	805a      	strh	r2, [r3, #2]
	        break;
 80057bc:	e010      	b.n	80057e0 <gcode_parseAscii+0x43c>
        }
        case 'O':
        case 'o':
        {
	        gcodeCommand->O = parseFloatValue(pos);
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 f8c7 	bl	8005952 <parseFloatValue>
 80057c4:	eef0 7a40 	vmov.f32	s15, s0
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	        gcodeCommand->params2 |= 1024;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	885b      	ldrh	r3, [r3, #2]
 80057d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	805a      	strh	r2, [r3, #2]
	        break;
 80057dc:	e000      	b.n	80057e0 <gcode_parseAscii+0x43c>
        case '*' : //checksum
        {
            break;
        }
        default:
            break;
 80057de:	bf00      	nop
    while ( (c = *(pos++)) )
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	60fa      	str	r2, [r7, #12]
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	72bb      	strb	r3, [r7, #10]
 80057ea:	7abb      	ldrb	r3, [r7, #10]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f47f ade9 	bne.w	80053c4 <gcode_parseAscii+0x20>
        }// end switch
    }// end while
    return true;
 80057f2:	2301      	movs	r3, #1
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <hasM>:



bool hasM(gcodeCommand_context* gcodeCommand)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 2)!=0);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	bf14      	ite	ne
 8005810:	2301      	movne	r3, #1
 8005812:	2300      	moveq	r3, #0
 8005814:	b2db      	uxtb	r3, r3
}
 8005816:	4618      	mov	r0, r3
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <hasN>:
bool hasN(gcodeCommand_context* gcodeCommand)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 1)!=0);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	881b      	ldrh	r3, [r3, #0]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	bf14      	ite	ne
 8005836:	2301      	movne	r3, #1
 8005838:	2300      	moveq	r3, #0
 800583a:	b2db      	uxtb	r3, r3
}
 800583c:	4618      	mov	r0, r3
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <hasG>:
bool hasG(gcodeCommand_context* gcodeCommand)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 4)!=0);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	bf14      	ite	ne
 800585c:	2301      	movne	r3, #1
 800585e:	2300      	moveq	r3, #0
 8005860:	b2db      	uxtb	r3, r3
}
 8005862:	4618      	mov	r0, r3
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <hasX>:
bool hasX(gcodeCommand_context* gcodeCommand)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 8)!=0);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b00      	cmp	r3, #0
 8005880:	bf14      	ite	ne
 8005882:	2301      	movne	r3, #1
 8005884:	2300      	moveq	r3, #0
 8005886:	b2db      	uxtb	r3, r3
}
 8005888:	4618      	mov	r0, r3
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <hasY>:
bool hasY(gcodeCommand_context* gcodeCommand)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 16)!=0);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	881b      	ldrh	r3, [r3, #0]
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bf14      	ite	ne
 80058a8:	2301      	movne	r3, #1
 80058aa:	2300      	moveq	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <hasP>:
bool hasS(gcodeCommand_context* gcodeCommand)
{
    return ((gcodeCommand->params & 1024)!=0);
}
bool hasP(gcodeCommand_context* gcodeCommand)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 2048)!=0);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bf14      	ite	ne
 80058ce:	2301      	movne	r3, #1
 80058d0:	2300      	moveq	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <hasI>:
bool hasString(gcodeCommand_context* gcodeCommand)
{
    return ((gcodeCommand->params & 32768)!=0);
}
bool hasI(gcodeCommand_context* gcodeCommand)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params2 & 1)!=0);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	885b      	ldrh	r3, [r3, #2]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	bf14      	ite	ne
 80058f4:	2301      	movne	r3, #1
 80058f6:	2300      	moveq	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <hasD>:
bool hasR(gcodeCommand_context* gcodeCommand)
{
    return ((gcodeCommand->params2 & 4)!=0);
}
bool hasD(gcodeCommand_context* gcodeCommand)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params2 & 8)!=0);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	885b      	ldrh	r3, [r3, #2]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	bf14      	ite	ne
 800591a:	2301      	movne	r3, #1
 800591c:	2300      	moveq	r3, #0
 800591e:	b2db      	uxtb	r3, r3
}
 8005920:	4618      	mov	r0, r3
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <hasA>:
bool hasH(gcodeCommand_context* gcodeCommand)
{
    return ((gcodeCommand->params2 & 32)!=0);
}
bool hasA(gcodeCommand_context* gcodeCommand)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params2 & 64)!=0);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	885b      	ldrh	r3, [r3, #2]
 8005938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593c:	2b00      	cmp	r3, #0
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
}
 8005946:	4618      	mov	r0, r3
 8005948:	370c      	adds	r7, #12
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <parseFloatValue>:
    gcodeCommand->params2 |= 32768;
}


float parseFloatValue(char *s)
{
 8005952:	b590      	push	{r4, r7, lr}
 8005954:	b085      	sub	sp, #20
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
    char *endPtr;
    while(*s == 32) s++; // skip spaces
 800595a:	e002      	b.n	8005962 <parseFloatValue+0x10>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3301      	adds	r3, #1
 8005960:	607b      	str	r3, [r7, #4]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	2b20      	cmp	r3, #32
 8005968:	d0f8      	beq.n	800595c <parseFloatValue+0xa>
    float f = (strtod(s, &endPtr));
 800596a:	f107 0308 	add.w	r3, r7, #8
 800596e:	4619      	mov	r1, r3
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f002 faad 	bl	8007ed0 <strtod>
 8005976:	ec54 3b10 	vmov	r3, r4, d0
 800597a:	4618      	mov	r0, r3
 800597c:	4621      	mov	r1, r4
 800597e:	f7fb f933 	bl	8000be8 <__aeabi_d2f>
 8005982:	4603      	mov	r3, r0
 8005984:	60fb      	str	r3, [r7, #12]
    if(s == endPtr) f=0.0; // treat empty string "x " as "x0"
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	429a      	cmp	r2, r3
 800598c:	d102      	bne.n	8005994 <parseFloatValue+0x42>
 800598e:	f04f 0300 	mov.w	r3, #0
 8005992:	60fb      	str	r3, [r7, #12]
    return f;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	ee07 3a90 	vmov	s15, r3
}
 800599a:	eeb0 0a67 	vmov.f32	s0, s15
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd90      	pop	{r4, r7, pc}

080059a4 <parseLongValue>:

long parseLongValue(char *s)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
    char *endPtr;
    while(*s == 32) s++; // skip spaces
 80059ac:	e002      	b.n	80059b4 <parseLongValue+0x10>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	3301      	adds	r3, #1
 80059b2:	607b      	str	r3, [r7, #4]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d0f8      	beq.n	80059ae <parseLongValue+0xa>
    long l = (strtol(s, &endPtr, 10));
 80059bc:	f107 0308 	add.w	r3, r7, #8
 80059c0:	220a      	movs	r2, #10
 80059c2:	4619      	mov	r1, r3
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f002 fb13 	bl	8007ff0 <strtol>
 80059ca:	60f8      	str	r0, [r7, #12]
    if(s == endPtr) l=0; // treat empty string argument "p " as "p0"
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d101      	bne.n	80059d8 <parseLongValue+0x34>
 80059d4:	2300      	movs	r3, #0
 80059d6:	60fb      	str	r3, [r7, #12]
    return l;
 80059d8:	68fb      	ldr	r3, [r7, #12]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <uart_gpio_init>:
//	    HAL_UART_Receive_IT(&huart2, &byte, 1);
//  }
//}

void uart_gpio_init()
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 80059ea:	4b10      	ldr	r3, [pc, #64]	; (8005a2c <uart_gpio_init+0x48>)
 80059ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ee:	4a0f      	ldr	r2, [pc, #60]	; (8005a2c <uart_gpio_init+0x48>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059f6:	4b0d      	ldr	r3, [pc, #52]	; (8005a2c <uart_gpio_init+0x48>)
 80059f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8005a02:	230c      	movs	r3, #12
 8005a04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a06:	2302      	movs	r3, #2
 8005a08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005a12:	2307      	movs	r3, #7
 8005a14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a16:	1d3b      	adds	r3, r7, #4
 8005a18:	4619      	mov	r1, r3
 8005a1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a1e:	f7fb fca7 	bl	8001370 <HAL_GPIO_Init>
}
 8005a22:	bf00      	nop
 8005a24:	3718      	adds	r7, #24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	40021000 	.word	0x40021000

08005a30 <uart_init>:

void uart_init()
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
  __USART2_CLK_ENABLE();
 8005a36:	4b1a      	ldr	r3, [pc, #104]	; (8005aa0 <uart_init+0x70>)
 8005a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a3a:	4a19      	ldr	r2, [pc, #100]	; (8005aa0 <uart_init+0x70>)
 8005a3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a40:	6593      	str	r3, [r2, #88]	; 0x58
 8005a42:	4b17      	ldr	r3, [pc, #92]	; (8005aa0 <uart_init+0x70>)
 8005a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4a:	607b      	str	r3, [r7, #4]
 8005a4c:	687b      	ldr	r3, [r7, #4]

  huart2.Instance = USART2;
 8005a4e:	4b15      	ldr	r3, [pc, #84]	; (8005aa4 <uart_init+0x74>)
 8005a50:	4a15      	ldr	r2, [pc, #84]	; (8005aa8 <uart_init+0x78>)
 8005a52:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005a54:	4b13      	ldr	r3, [pc, #76]	; (8005aa4 <uart_init+0x74>)
 8005a56:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005a5a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a5c:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <uart_init+0x74>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a62:	4b10      	ldr	r3, [pc, #64]	; (8005aa4 <uart_init+0x74>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005a68:	4b0e      	ldr	r3, [pc, #56]	; (8005aa4 <uart_init+0x74>)
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a6e:	4b0d      	ldr	r3, [pc, #52]	; (8005aa4 <uart_init+0x74>)
 8005a70:	220c      	movs	r2, #12
 8005a72:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a74:	4b0b      	ldr	r3, [pc, #44]	; (8005aa4 <uart_init+0x74>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a7a:	4b0a      	ldr	r3, [pc, #40]	; (8005aa4 <uart_init+0x74>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 8005a80:	4808      	ldr	r0, [pc, #32]	; (8005aa4 <uart_init+0x74>)
 8005a82:	f7fe f985 	bl	8003d90 <HAL_UART_Init>

  /* Peripheral interrupt init*/
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005a86:	2200      	movs	r2, #0
 8005a88:	2100      	movs	r1, #0
 8005a8a:	2026      	movs	r0, #38	; 0x26
 8005a8c:	f7fb fbf9 	bl	8001282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005a90:	2026      	movs	r0, #38	; 0x26
 8005a92:	f7fb fc12 	bl	80012ba <HAL_NVIC_EnableIRQ>
}
 8005a96:	bf00      	nop
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40021000 	.word	0x40021000
 8005aa4:	20000ebc 	.word	0x20000ebc
 8005aa8:	40004400 	.word	0x40004400

08005aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint32_t dt, t, t0, tloop;
  dt = 10;
 8005ab2:	230a      	movs	r3, #10
 8005ab4:	60fb      	str	r3, [r7, #12]
  t0 = HAL_GetTick();
 8005ab6:	f7fb fafd 	bl	80010b4 <HAL_GetTick>
 8005aba:	60b8      	str	r0, [r7, #8]
  tloop = t0 + dt;
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]

  uint32_t dtAff, tAff;
  dtAff = 10;
 8005ac4:	230a      	movs	r3, #10
 8005ac6:	607b      	str	r3, [r7, #4]
  tAff = t0 + dtAff;
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4413      	add	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005ad0:	f7fb fa84 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ad4:	f000 f854 	bl	8005b80 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  uart_gpio_init();
 8005ad8:	f7ff ff84 	bl	80059e4 <uart_gpio_init>
  uart_init();
 8005adc:	f7ff ffa8 	bl	8005a30 <uart_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005ae0:	f000 faa4 	bl	800602c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8005ae4:	f000 fa64 	bl	8005fb0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8005ae8:	f000 f8c0 	bl	8005c6c <MX_SPI2_Init>
  MX_TIM2_Init();
 8005aec:	f000 f956 	bl	8005d9c <MX_TIM2_Init>
  MX_TIM4_Init();
 8005af0:	f000 fa06 	bl	8005f00 <MX_TIM4_Init>
  MX_TIM1_Init();
 8005af4:	f000 f8f4 	bl	8005ce0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8005af8:	f000 f9a8 	bl	8005e4c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "UART_OK\r\n"), 90000); //s/ @suppress("Float formatting support")
 8005afc:	4a1a      	ldr	r2, [pc, #104]	; (8005b68 <main+0xbc>)
 8005afe:	4b1b      	ldr	r3, [pc, #108]	; (8005b6c <main+0xc0>)
 8005b00:	cb03      	ldmia	r3!, {r0, r1}
 8005b02:	6010      	str	r0, [r2, #0]
 8005b04:	6051      	str	r1, [r2, #4]
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	8113      	strh	r3, [r2, #8]
 8005b0a:	2309      	movs	r3, #9
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	4b18      	ldr	r3, [pc, #96]	; (8005b70 <main+0xc4>)
 8005b10:	4915      	ldr	r1, [pc, #84]	; (8005b68 <main+0xbc>)
 8005b12:	4818      	ldr	r0, [pc, #96]	; (8005b74 <main+0xc8>)
 8005b14:	f7fe f98a 	bl	8003e2c <HAL_UART_Transmit>

    setup();
 8005b18:	f000 fb14 	bl	8006144 <setup>
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	4916      	ldr	r1, [pc, #88]	; (8005b78 <main+0xcc>)
 8005b20:	4814      	ldr	r0, [pc, #80]	; (8005b74 <main+0xc8>)
 8005b22:	f7fe fa17 	bl	8003f54 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		t = HAL_GetTick() - t0;
 8005b26:	f7fb fac5 	bl	80010b4 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	603b      	str	r3, [r7, #0]
		if (t>tloop) {
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d90d      	bls.n	8005b56 <main+0xaa>
			tloop = tloop + dt;
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4413      	add	r3, r2
 8005b40:	617b      	str	r3, [r7, #20]
			robot_update(&robot, dt);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	ee07 3a90 	vmov	s15, r3
 8005b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8005b50:	480a      	ldr	r0, [pc, #40]	; (8005b7c <main+0xd0>)
 8005b52:	f001 f811 	bl	8006b78 <robot_update>
		}
		if (t>tAff){
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d9e3      	bls.n	8005b26 <main+0x7a>
			tAff = tAff + dtAff;
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4413      	add	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]
		t = HAL_GetTick() - t0;
 8005b66:	e7de      	b.n	8005b26 <main+0x7a>
 8005b68:	20000cdc 	.word	0x20000cdc
 8005b6c:	0800e5e4 	.word	0x0800e5e4
 8005b70:	00015f90 	.word	0x00015f90
 8005b74:	20000ebc 	.word	0x20000ebc
 8005b78:	20000de0 	.word	0x20000de0
 8005b7c:	20000d9c 	.word	0x20000d9c

08005b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b0b8      	sub	sp, #224	; 0xe0
 8005b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005b8a:	2244      	movs	r2, #68	; 0x44
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f001 fb66 	bl	8007260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b94:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	605a      	str	r2, [r3, #4]
 8005b9e:	609a      	str	r2, [r3, #8]
 8005ba0:	60da      	str	r2, [r3, #12]
 8005ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ba4:	463b      	mov	r3, r7
 8005ba6:	2288      	movs	r2, #136	; 0x88
 8005ba8:	2100      	movs	r1, #0
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 fb58 	bl	8007260 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005bb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005bba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005bbe:	2310      	movs	r3, #16
 8005bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005bca:	2302      	movs	r3, #2
 8005bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8005bd6:	230a      	movs	r3, #10
 8005bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005bdc:	2307      	movs	r3, #7
 8005bde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005be2:	2302      	movs	r3, #2
 8005be4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005be8:	2302      	movs	r3, #2
 8005bea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fb fde0 	bl	80017b8 <HAL_RCC_OscConfig>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8005bfe:	f000 fbff 	bl	8006400 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005c02:	230f      	movs	r3, #15
 8005c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005c14:	2300      	movs	r3, #0
 8005c16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005c20:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005c24:	2104      	movs	r1, #4
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7fc f976 	bl	8001f18 <HAL_RCC_ClockConfig>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8005c32:	f000 fbe5 	bl	8006400 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c36:	2302      	movs	r3, #2
 8005c38:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c3e:	463b      	mov	r3, r7
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7fc fb6d 	bl	8002320 <HAL_RCCEx_PeriphCLKConfig>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d001      	beq.n	8005c50 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8005c4c:	f000 fbd8 	bl	8006400 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005c50:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005c54:	f7fb fd5a 	bl	800170c <HAL_PWREx_ControlVoltageScaling>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8005c5e:	f000 fbcf 	bl	8006400 <Error_Handler>
  }
}
 8005c62:	bf00      	nop
 8005c64:	37e0      	adds	r7, #224	; 0xe0
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005c70:	4b19      	ldr	r3, [pc, #100]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c72:	4a1a      	ldr	r2, [pc, #104]	; (8005cdc <MX_SPI2_Init+0x70>)
 8005c74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8005c76:	4b18      	ldr	r3, [pc, #96]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005c7c:	4b16      	ldr	r3, [pc, #88]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8005c82:	4b15      	ldr	r3, [pc, #84]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c84:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005c88:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c8a:	4b13      	ldr	r3, [pc, #76]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005c90:	4b11      	ldr	r3, [pc, #68]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005c96:	4b10      	ldr	r3, [pc, #64]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c9c:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005c9e:	4b0e      	ldr	r3, [pc, #56]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005ca4:	4b0c      	ldr	r3, [pc, #48]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005caa:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005cb0:	4b09      	ldr	r3, [pc, #36]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005cb2:	2207      	movs	r2, #7
 8005cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005cb6:	4b08      	ldr	r3, [pc, #32]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005cbc:	4b06      	ldr	r3, [pc, #24]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005cc2:	4805      	ldr	r0, [pc, #20]	; (8005cd8 <MX_SPI2_Init+0x6c>)
 8005cc4:	f7fc ffdc 	bl	8002c80 <HAL_SPI_Init>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8005cce:	f000 fb97 	bl	8006400 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005cd2:	bf00      	nop
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	20000a20 	.word	0x20000a20
 8005cdc:	40003800 	.word	0x40003800

08005ce0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b08c      	sub	sp, #48	; 0x30
 8005ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005ce6:	f107 030c 	add.w	r3, r7, #12
 8005cea:	2224      	movs	r2, #36	; 0x24
 8005cec:	2100      	movs	r1, #0
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f001 fab6 	bl	8007260 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cf4:	463b      	mov	r3, r7
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	605a      	str	r2, [r3, #4]
 8005cfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005cfe:	4b25      	ldr	r3, [pc, #148]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d00:	4a25      	ldr	r2, [pc, #148]	; (8005d98 <MX_TIM1_Init+0xb8>)
 8005d02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005d04:	4b23      	ldr	r3, [pc, #140]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d0a:	4b22      	ldr	r3, [pc, #136]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005d10:	4b20      	ldr	r3, [pc, #128]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d18:	4b1e      	ldr	r3, [pc, #120]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005d1e:	4b1d      	ldr	r3, [pc, #116]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d20:	2200      	movs	r2, #0
 8005d22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d24:	4b1b      	ldr	r3, [pc, #108]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005d32:	2301      	movs	r3, #1
 8005d34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8005d3a:	230f      	movs	r3, #15
 8005d3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005d42:	2301      	movs	r3, #1
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005d46:	2300      	movs	r3, #0
 8005d48:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8005d4a:	230f      	movs	r3, #15
 8005d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005d4e:	f107 030c 	add.w	r3, r7, #12
 8005d52:	4619      	mov	r1, r3
 8005d54:	480f      	ldr	r0, [pc, #60]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d56:	f7fd f90f 	bl	8002f78 <HAL_TIM_Encoder_Init>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d001      	beq.n	8005d64 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8005d60:	f000 fb4e 	bl	8006400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d64:	2300      	movs	r3, #0
 8005d66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005d70:	463b      	mov	r3, r7
 8005d72:	4619      	mov	r1, r3
 8005d74:	4807      	ldr	r0, [pc, #28]	; (8005d94 <MX_TIM1_Init+0xb4>)
 8005d76:	f7fd ff91 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8005d80:	f000 fb3e 	bl	8006400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  TIM1->CR1 = 1;
 8005d84:	4b04      	ldr	r3, [pc, #16]	; (8005d98 <MX_TIM1_Init+0xb8>)
 8005d86:	2201      	movs	r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM1_Init 2 */

}
 8005d8a:	bf00      	nop
 8005d8c:	3730      	adds	r7, #48	; 0x30
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	20000de4 	.word	0x20000de4
 8005d98:	40012c00 	.word	0x40012c00

08005d9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08a      	sub	sp, #40	; 0x28
 8005da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005da2:	f107 031c 	add.w	r3, r7, #28
 8005da6:	2200      	movs	r2, #0
 8005da8:	601a      	str	r2, [r3, #0]
 8005daa:	605a      	str	r2, [r3, #4]
 8005dac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005dae:	463b      	mov	r3, r7
 8005db0:	2200      	movs	r2, #0
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	605a      	str	r2, [r3, #4]
 8005db6:	609a      	str	r2, [r3, #8]
 8005db8:	60da      	str	r2, [r3, #12]
 8005dba:	611a      	str	r2, [r3, #16]
 8005dbc:	615a      	str	r2, [r3, #20]
 8005dbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005dc0:	4b21      	ldr	r3, [pc, #132]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005dc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005dc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005dc8:	4b1f      	ldr	r3, [pc, #124]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dce:	4b1e      	ldr	r3, [pc, #120]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8005dd4:	4b1c      	ldr	r3, [pc, #112]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dda:	4b1b      	ldr	r3, [pc, #108]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005de0:	4b19      	ldr	r3, [pc, #100]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005de6:	4818      	ldr	r0, [pc, #96]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005de8:	f7fc ffd4 	bl	8002d94 <HAL_TIM_PWM_Init>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8005df2:	f000 fb05 	bl	8006400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005df6:	2300      	movs	r3, #0
 8005df8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005dfe:	f107 031c 	add.w	r3, r7, #28
 8005e02:	4619      	mov	r1, r3
 8005e04:	4810      	ldr	r0, [pc, #64]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005e06:	f7fd ff49 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8005e10:	f000 faf6 	bl	8006400 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e14:	2360      	movs	r3, #96	; 0x60
 8005e16:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e20:	2300      	movs	r3, #0
 8005e22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005e24:	463b      	mov	r3, r7
 8005e26:	2204      	movs	r2, #4
 8005e28:	4619      	mov	r1, r3
 8005e2a:	4807      	ldr	r0, [pc, #28]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005e2c:	f7fd fa56 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8005e36:	f000 fae3 	bl	8006400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005e3a:	4803      	ldr	r0, [pc, #12]	; (8005e48 <MX_TIM2_Init+0xac>)
 8005e3c:	f001 f884 	bl	8006f48 <HAL_TIM_MspPostInit>

}
 8005e40:	bf00      	nop
 8005e42:	3728      	adds	r7, #40	; 0x28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20000e7c 	.word	0x20000e7c

08005e4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b08a      	sub	sp, #40	; 0x28
 8005e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e52:	f107 031c 	add.w	r3, r7, #28
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]
 8005e5a:	605a      	str	r2, [r3, #4]
 8005e5c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e5e:	463b      	mov	r3, r7
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	605a      	str	r2, [r3, #4]
 8005e66:	609a      	str	r2, [r3, #8]
 8005e68:	60da      	str	r2, [r3, #12]
 8005e6a:	611a      	str	r2, [r3, #16]
 8005e6c:	615a      	str	r2, [r3, #20]
 8005e6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005e70:	4b21      	ldr	r3, [pc, #132]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e72:	4a22      	ldr	r2, [pc, #136]	; (8005efc <MX_TIM3_Init+0xb0>)
 8005e74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005e76:	4b20      	ldr	r3, [pc, #128]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e7c:	4b1e      	ldr	r3, [pc, #120]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8005e82:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e88:	4b1b      	ldr	r3, [pc, #108]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e8e:	4b1a      	ldr	r3, [pc, #104]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005e94:	4818      	ldr	r0, [pc, #96]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005e96:	f7fc ff7d 	bl	8002d94 <HAL_TIM_PWM_Init>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d001      	beq.n	8005ea4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005ea0:	f000 faae 	bl	8006400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005eac:	f107 031c 	add.w	r3, r7, #28
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	4811      	ldr	r0, [pc, #68]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005eb4:	f7fd fef2 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005ebe:	f000 fa9f 	bl	8006400 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ec2:	2360      	movs	r3, #96	; 0x60
 8005ec4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ed2:	463b      	mov	r3, r7
 8005ed4:	2204      	movs	r2, #4
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	4807      	ldr	r0, [pc, #28]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005eda:	f7fd f9ff 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005ee4:	f000 fa8c 	bl	8006400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005ee8:	4803      	ldr	r0, [pc, #12]	; (8005ef8 <MX_TIM3_Init+0xac>)
 8005eea:	f001 f82d 	bl	8006f48 <HAL_TIM_MspPostInit>

}
 8005eee:	bf00      	nop
 8005ef0:	3728      	adds	r7, #40	; 0x28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000c68 	.word	0x20000c68
 8005efc:	40000400 	.word	0x40000400

08005f00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08c      	sub	sp, #48	; 0x30
 8005f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005f06:	f107 030c 	add.w	r3, r7, #12
 8005f0a:	2224      	movs	r2, #36	; 0x24
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f001 f9a6 	bl	8007260 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f14:	463b      	mov	r3, r7
 8005f16:	2200      	movs	r2, #0
 8005f18:	601a      	str	r2, [r3, #0]
 8005f1a:	605a      	str	r2, [r3, #4]
 8005f1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005f1e:	4b22      	ldr	r3, [pc, #136]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f20:	4a22      	ldr	r2, [pc, #136]	; (8005fac <MX_TIM4_Init+0xac>)
 8005f22:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005f24:	4b20      	ldr	r3, [pc, #128]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f2a:	4b1f      	ldr	r3, [pc, #124]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005f30:	4b1d      	ldr	r3, [pc, #116]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f36:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f38:	4b1b      	ldr	r3, [pc, #108]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f3e:	4b1a      	ldr	r3, [pc, #104]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005f44:	2303      	movs	r3, #3
 8005f46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005f50:	2300      	movs	r3, #0
 8005f52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005f60:	2300      	movs	r3, #0
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005f68:	f107 030c 	add.w	r3, r7, #12
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	480e      	ldr	r0, [pc, #56]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f70:	f7fd f802 	bl	8002f78 <HAL_TIM_Encoder_Init>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005f7a:	f000 fa41 	bl	8006400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005f86:	463b      	mov	r3, r7
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4807      	ldr	r0, [pc, #28]	; (8005fa8 <MX_TIM4_Init+0xa8>)
 8005f8c:	f7fd fe86 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005f96:	f000 fa33 	bl	8006400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  TIM4->CR1 = 1;
 8005f9a:	4b04      	ldr	r3, [pc, #16]	; (8005fac <MX_TIM4_Init+0xac>)
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM4_Init 2 */

}
 8005fa0:	bf00      	nop
 8005fa2:	3730      	adds	r7, #48	; 0x30
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	20000a84 	.word	0x20000a84
 8005fac:	40000800 	.word	0x40000800

08005fb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
//	  if (HAL_UART_Init(&huart2) != HAL_OK)
//	  {
//	    Error_Handler();
//	  }
  /* USER CODE BEGIN USART2_Init 2 */
	  __USART2_CLK_ENABLE();
 8005fb6:	4b1a      	ldr	r3, [pc, #104]	; (8006020 <MX_USART2_UART_Init+0x70>)
 8005fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fba:	4a19      	ldr	r2, [pc, #100]	; (8006020 <MX_USART2_UART_Init+0x70>)
 8005fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fc0:	6593      	str	r3, [r2, #88]	; 0x58
 8005fc2:	4b17      	ldr	r3, [pc, #92]	; (8006020 <MX_USART2_UART_Init+0x70>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fca:	607b      	str	r3, [r7, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]

	  huart2.Instance = USART2;
 8005fce:	4b15      	ldr	r3, [pc, #84]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005fd0:	4a15      	ldr	r2, [pc, #84]	; (8006028 <MX_USART2_UART_Init+0x78>)
 8005fd2:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 8005fd4:	4b13      	ldr	r3, [pc, #76]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005fd6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005fda:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005fdc:	4b11      	ldr	r3, [pc, #68]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8005fe2:	4b10      	ldr	r3, [pc, #64]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8005fe8:	4b0e      	ldr	r3, [pc, #56]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8005fee:	4b0d      	ldr	r3, [pc, #52]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005ff0:	220c      	movs	r2, #12
 8005ff2:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ff4:	4b0b      	ldr	r3, [pc, #44]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	61da      	str	r2, [r3, #28]
	  HAL_UART_Init(&huart2);
 8006000:	4808      	ldr	r0, [pc, #32]	; (8006024 <MX_USART2_UART_Init+0x74>)
 8006002:	f7fd fec5 	bl	8003d90 <HAL_UART_Init>

	  /* Peripheral interrupt init*/
	  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006006:	2200      	movs	r2, #0
 8006008:	2100      	movs	r1, #0
 800600a:	2026      	movs	r0, #38	; 0x26
 800600c:	f7fb f939 	bl	8001282 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006010:	2026      	movs	r0, #38	; 0x26
 8006012:	f7fb f952 	bl	80012ba <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8006016:	bf00      	nop
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	40021000 	.word	0x40021000
 8006024:	20000ebc 	.word	0x20000ebc
 8006028:	40004400 	.word	0x40004400

0800602c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b08a      	sub	sp, #40	; 0x28
 8006030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006032:	f107 0314 	add.w	r3, r7, #20
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	605a      	str	r2, [r3, #4]
 800603c:	609a      	str	r2, [r3, #8]
 800603e:	60da      	str	r2, [r3, #12]
 8006040:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006042:	4b3e      	ldr	r3, [pc, #248]	; (800613c <MX_GPIO_Init+0x110>)
 8006044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006046:	4a3d      	ldr	r2, [pc, #244]	; (800613c <MX_GPIO_Init+0x110>)
 8006048:	f043 0304 	orr.w	r3, r3, #4
 800604c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800604e:	4b3b      	ldr	r3, [pc, #236]	; (800613c <MX_GPIO_Init+0x110>)
 8006050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	613b      	str	r3, [r7, #16]
 8006058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800605a:	4b38      	ldr	r3, [pc, #224]	; (800613c <MX_GPIO_Init+0x110>)
 800605c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605e:	4a37      	ldr	r2, [pc, #220]	; (800613c <MX_GPIO_Init+0x110>)
 8006060:	f043 0301 	orr.w	r3, r3, #1
 8006064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006066:	4b35      	ldr	r3, [pc, #212]	; (800613c <MX_GPIO_Init+0x110>)
 8006068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	60fb      	str	r3, [r7, #12]
 8006070:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006072:	4b32      	ldr	r3, [pc, #200]	; (800613c <MX_GPIO_Init+0x110>)
 8006074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006076:	4a31      	ldr	r2, [pc, #196]	; (800613c <MX_GPIO_Init+0x110>)
 8006078:	f043 0302 	orr.w	r3, r3, #2
 800607c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800607e:	4b2f      	ldr	r3, [pc, #188]	; (800613c <MX_GPIO_Init+0x110>)
 8006080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	60bb      	str	r3, [r7, #8]
 8006088:	68bb      	ldr	r3, [r7, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MotB_Dir_Pin|MotA_Dir_Pin|MotB_Brake_Pin, GPIO_PIN_RESET);
 800608a:	2200      	movs	r2, #0
 800608c:	f44f 618c 	mov.w	r1, #1120	; 0x460
 8006090:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006094:	f7fb fb14 	bl	80016c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MotA_Brake_GPIO_Port, MotA_Brake_Pin, GPIO_PIN_RESET);
 8006098:	2200      	movs	r2, #0
 800609a:	2180      	movs	r1, #128	; 0x80
 800609c:	4828      	ldr	r0, [pc, #160]	; (8006140 <MX_GPIO_Init+0x114>)
 800609e:	f7fb fb0f 	bl	80016c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MotA_CurrentSense_Pin MotB_CurrentSense_Pin */
  GPIO_InitStruct.Pin = MotA_CurrentSense_Pin|MotB_CurrentSense_Pin;
 80060a2:	2303      	movs	r3, #3
 80060a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80060a6:	2303      	movs	r3, #3
 80060a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060ae:	f107 0314 	add.w	r3, r7, #20
 80060b2:	4619      	mov	r1, r3
 80060b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060b8:	f7fb f95a 	bl	8001370 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotB_Dir_Pin MotA_Dir_Pin MotB_Brake_Pin */
  GPIO_InitStruct.Pin = MotB_Dir_Pin|MotA_Dir_Pin|MotB_Brake_Pin;
 80060bc:	f44f 638c 	mov.w	r3, #1120	; 0x460
 80060c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060c2:	2301      	movs	r3, #1
 80060c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060ca:	2300      	movs	r3, #0
 80060cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060ce:	f107 0314 	add.w	r3, r7, #20
 80060d2:	4619      	mov	r1, r3
 80060d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060d8:	f7fb f94a 	bl	8001370 <HAL_GPIO_Init>

  /*Configure GPIO pin : MotA_Brake_Pin */
  GPIO_InitStruct.Pin = MotA_Brake_Pin;
 80060dc:	2380      	movs	r3, #128	; 0x80
 80060de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060e0:	2301      	movs	r3, #1
 80060e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e4:	2300      	movs	r3, #0
 80060e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e8:	2300      	movs	r3, #0
 80060ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MotA_Brake_GPIO_Port, &GPIO_InitStruct);
 80060ec:	f107 0314 	add.w	r3, r7, #20
 80060f0:	4619      	mov	r1, r3
 80060f2:	4813      	ldr	r0, [pc, #76]	; (8006140 <MX_GPIO_Init+0x114>)
 80060f4:	f7fb f93c 	bl	8001370 <HAL_GPIO_Init>

  __GPIOA_CLK_ENABLE();
 80060f8:	4b10      	ldr	r3, [pc, #64]	; (800613c <MX_GPIO_Init+0x110>)
 80060fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060fc:	4a0f      	ldr	r2, [pc, #60]	; (800613c <MX_GPIO_Init+0x110>)
 80060fe:	f043 0301 	orr.w	r3, r3, #1
 8006102:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006104:	4b0d      	ldr	r3, [pc, #52]	; (800613c <MX_GPIO_Init+0x110>)
 8006106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	607b      	str	r3, [r7, #4]
 800610e:	687b      	ldr	r3, [r7, #4]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8006110:	230c      	movs	r3, #12
 8006112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006114:	2302      	movs	r3, #2
 8006116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006118:	2301      	movs	r3, #1
 800611a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800611c:	2300      	movs	r3, #0
 800611e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006120:	2307      	movs	r3, #7
 8006122:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006124:	f107 0314 	add.w	r3, r7, #20
 8006128:	4619      	mov	r1, r3
 800612a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800612e:	f7fb f91f 	bl	8001370 <HAL_GPIO_Init>
}
 8006132:	bf00      	nop
 8006134:	3728      	adds	r7, #40	; 0x28
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	40021000 	.word	0x40021000
 8006140:	48000800 	.word	0x48000800

08006144 <setup>:

/* USER CODE BEGIN 4 */
void setup(){
 8006144:	b4b0      	push	{r4, r5, r7}
 8006146:	af00      	add	r7, sp, #0
    motorD.timer	 		= htim3;
 8006148:	4a60      	ldr	r2, [pc, #384]	; (80062cc <setup+0x188>)
 800614a:	4b61      	ldr	r3, [pc, #388]	; (80062d0 <setup+0x18c>)
 800614c:	4614      	mov	r4, r2
 800614e:	461d      	mov	r5, r3
 8006150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006154:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006156:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006158:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800615a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800615c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006160:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    motorD.channel	 	= TIM_CHANNEL_2;
 8006164:	4b59      	ldr	r3, [pc, #356]	; (80062cc <setup+0x188>)
 8006166:	2204      	movs	r2, #4
 8006168:	641a      	str	r2, [r3, #64]	; 0x40
    motorD.motDir_Port	= MotB_Dir_GPIO_Port;
 800616a:	4b58      	ldr	r3, [pc, #352]	; (80062cc <setup+0x188>)
 800616c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006170:	645a      	str	r2, [r3, #68]	; 0x44
    motorD.motDir_Pin	 	= MotB_Dir_Pin;
 8006172:	4b56      	ldr	r3, [pc, #344]	; (80062cc <setup+0x188>)
 8006174:	2220      	movs	r2, #32
 8006176:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    motorD.motBrake_Port	= MotB_Brake_GPIO_Port;
 800617a:	4b54      	ldr	r3, [pc, #336]	; (80062cc <setup+0x188>)
 800617c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006180:	64da      	str	r2, [r3, #76]	; 0x4c
    motorD.motBrake_Pin	= MotB_Brake_Pin;
 8006182:	4b52      	ldr	r3, [pc, #328]	; (80062cc <setup+0x188>)
 8006184:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006188:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    motorD.reverseDir	 	= false;
 800618c:	4b4f      	ldr	r3, [pc, #316]	; (80062cc <setup+0x188>)
 800618e:	2200      	movs	r2, #0
 8006190:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    motorD.maxPWM = 255;
 8006194:	4b4d      	ldr	r3, [pc, #308]	; (80062cc <setup+0x188>)
 8006196:	22ff      	movs	r2, #255	; 0xff
 8006198:	655a      	str	r2, [r3, #84]	; 0x54

    motorG.timer	 		= htim2;
 800619a:	4a4e      	ldr	r2, [pc, #312]	; (80062d4 <setup+0x190>)
 800619c:	4b4e      	ldr	r3, [pc, #312]	; (80062d8 <setup+0x194>)
 800619e:	4614      	mov	r4, r2
 80061a0:	461d      	mov	r5, r3
 80061a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80061b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    motorG.channel	 	= TIM_CHANNEL_2;
 80061b6:	4b47      	ldr	r3, [pc, #284]	; (80062d4 <setup+0x190>)
 80061b8:	2204      	movs	r2, #4
 80061ba:	641a      	str	r2, [r3, #64]	; 0x40
    motorG.motDir_Port	= MotA_Dir_GPIO_Port;
 80061bc:	4b45      	ldr	r3, [pc, #276]	; (80062d4 <setup+0x190>)
 80061be:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80061c2:	645a      	str	r2, [r3, #68]	; 0x44
    motorG.motDir_Pin	 	= MotA_Dir_Pin;
 80061c4:	4b43      	ldr	r3, [pc, #268]	; (80062d4 <setup+0x190>)
 80061c6:	2240      	movs	r2, #64	; 0x40
 80061c8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    motorG.motBrake_Port	= MotA_Brake_GPIO_Port;
 80061cc:	4b41      	ldr	r3, [pc, #260]	; (80062d4 <setup+0x190>)
 80061ce:	4a43      	ldr	r2, [pc, #268]	; (80062dc <setup+0x198>)
 80061d0:	64da      	str	r2, [r3, #76]	; 0x4c
    motorG.motBrake_Pin	= MotA_Brake_Pin;
 80061d2:	4b40      	ldr	r3, [pc, #256]	; (80062d4 <setup+0x190>)
 80061d4:	2280      	movs	r2, #128	; 0x80
 80061d6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    motorG.reverseDir	 	= true;
 80061da:	4b3e      	ldr	r3, [pc, #248]	; (80062d4 <setup+0x190>)
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    motorG.maxPWM = 255;
 80061e2:	4b3c      	ldr	r3, [pc, #240]	; (80062d4 <setup+0x190>)
 80061e4:	22ff      	movs	r2, #255	; 0xff
 80061e6:	655a      	str	r2, [r3, #84]	; 0x54

    odometry.rightTicks = (int16_t*)&TIM4->CNT; // cast uint vers int
 80061e8:	4b3d      	ldr	r3, [pc, #244]	; (80062e0 <setup+0x19c>)
 80061ea:	4a3e      	ldr	r2, [pc, #248]	; (80062e4 <setup+0x1a0>)
 80061ec:	625a      	str	r2, [r3, #36]	; 0x24
    odometry.leftTicks =  (int16_t*)&TIM1->CNT;
 80061ee:	4b3c      	ldr	r3, [pc, #240]	; (80062e0 <setup+0x19c>)
 80061f0:	4a3d      	ldr	r2, [pc, #244]	; (80062e8 <setup+0x1a4>)
 80061f2:	629a      	str	r2, [r3, #40]	; 0x28
    odometry.encoderRes = 				480; // tick/tour
 80061f4:	4b3a      	ldr	r3, [pc, #232]	; (80062e0 <setup+0x19c>)
 80061f6:	4a3d      	ldr	r2, [pc, #244]	; (80062ec <setup+0x1a8>)
 80061f8:	601a      	str	r2, [r3, #0]
    odometry.wheelRadiusR = 			64.8/2.;
 80061fa:	4b39      	ldr	r3, [pc, #228]	; (80062e0 <setup+0x19c>)
 80061fc:	4a3c      	ldr	r2, [pc, #240]	; (80062f0 <setup+0x1ac>)
 80061fe:	605a      	str	r2, [r3, #4]
    odometry.wheelRadiusL = 			64.8/2.;
 8006200:	4b37      	ldr	r3, [pc, #220]	; (80062e0 <setup+0x19c>)
 8006202:	4a3b      	ldr	r2, [pc, #236]	; (80062f0 <setup+0x1ac>)
 8006204:	609a      	str	r2, [r3, #8]
    odometry.distanceBetweenWheels = 	210.;
 8006206:	4b36      	ldr	r3, [pc, #216]	; (80062e0 <setup+0x19c>)
 8006208:	4a3a      	ldr	r2, [pc, #232]	; (80062f4 <setup+0x1b0>)
 800620a:	60da      	str	r2, [r3, #12]

    pidD.Kp			= 0.162;
 800620c:	4b3a      	ldr	r3, [pc, #232]	; (80062f8 <setup+0x1b4>)
 800620e:	4a3b      	ldr	r2, [pc, #236]	; (80062fc <setup+0x1b8>)
 8006210:	601a      	str	r2, [r3, #0]
    pidD.Ti			= 0.024;
 8006212:	4b39      	ldr	r3, [pc, #228]	; (80062f8 <setup+0x1b4>)
 8006214:	4a3a      	ldr	r2, [pc, #232]	; (8006300 <setup+0x1bc>)
 8006216:	605a      	str	r2, [r3, #4]
    pidD.Td			= 0.006;
 8006218:	4b37      	ldr	r3, [pc, #220]	; (80062f8 <setup+0x1b4>)
 800621a:	4a3a      	ldr	r2, [pc, #232]	; (8006304 <setup+0x1c0>)
 800621c:	609a      	str	r2, [r3, #8]
    pidD.minOut		= -255;
 800621e:	4b36      	ldr	r3, [pc, #216]	; (80062f8 <setup+0x1b4>)
 8006220:	4a39      	ldr	r2, [pc, #228]	; (8006308 <setup+0x1c4>)
 8006222:	60da      	str	r2, [r3, #12]
    pidD.maxOut		= 255;
 8006224:	4b34      	ldr	r3, [pc, #208]	; (80062f8 <setup+0x1b4>)
 8006226:	4a39      	ldr	r2, [pc, #228]	; (800630c <setup+0x1c8>)
 8006228:	611a      	str	r2, [r3, #16]

    pidG.Kp			= 0.162;
 800622a:	4b39      	ldr	r3, [pc, #228]	; (8006310 <setup+0x1cc>)
 800622c:	4a33      	ldr	r2, [pc, #204]	; (80062fc <setup+0x1b8>)
 800622e:	601a      	str	r2, [r3, #0]
    pidG.Ti			= 0.024;
 8006230:	4b37      	ldr	r3, [pc, #220]	; (8006310 <setup+0x1cc>)
 8006232:	4a33      	ldr	r2, [pc, #204]	; (8006300 <setup+0x1bc>)
 8006234:	605a      	str	r2, [r3, #4]
    pidG.Td			= 0.006;
 8006236:	4b36      	ldr	r3, [pc, #216]	; (8006310 <setup+0x1cc>)
 8006238:	4a32      	ldr	r2, [pc, #200]	; (8006304 <setup+0x1c0>)
 800623a:	609a      	str	r2, [r3, #8]
    pidG.minOut		= -255;
 800623c:	4b34      	ldr	r3, [pc, #208]	; (8006310 <setup+0x1cc>)
 800623e:	4a32      	ldr	r2, [pc, #200]	; (8006308 <setup+0x1c4>)
 8006240:	60da      	str	r2, [r3, #12]
    pidG.maxOut		= 255;
 8006242:	4b33      	ldr	r3, [pc, #204]	; (8006310 <setup+0x1cc>)
 8006244:	4a31      	ldr	r2, [pc, #196]	; (800630c <setup+0x1c8>)
 8006246:	611a      	str	r2, [r3, #16]

    distBetweenMotorWheels = 180.;// mm
 8006248:	4b32      	ldr	r3, [pc, #200]	; (8006314 <setup+0x1d0>)
 800624a:	4a33      	ldr	r2, [pc, #204]	; (8006318 <setup+0x1d4>)
 800624c:	601a      	str	r2, [r3, #0]

    differentiel.distanceBetweenWheels	= distBetweenMotorWheels;
 800624e:	4b31      	ldr	r3, [pc, #196]	; (8006314 <setup+0x1d0>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a32      	ldr	r2, [pc, #200]	; (800631c <setup+0x1d8>)
 8006254:	6013      	str	r3, [r2, #0]
    differentiel.maxLinearVelocity	 	= 450.; // mm.s^-1
 8006256:	4b31      	ldr	r3, [pc, #196]	; (800631c <setup+0x1d8>)
 8006258:	4a31      	ldr	r2, [pc, #196]	; (8006320 <setup+0x1dc>)
 800625a:	605a      	str	r2, [r3, #4]
    differentiel.maxAngularVelocity	 	= 5.55; // rad.s^-1
 800625c:	4b2f      	ldr	r3, [pc, #188]	; (800631c <setup+0x1d8>)
 800625e:	4a31      	ldr	r2, [pc, #196]	; (8006324 <setup+0x1e0>)
 8006260:	609a      	str	r2, [r3, #8]

    motionController.maxLinearAcceleration = 	100;
 8006262:	4b31      	ldr	r3, [pc, #196]	; (8006328 <setup+0x1e4>)
 8006264:	4a31      	ldr	r2, [pc, #196]	; (800632c <setup+0x1e8>)
 8006266:	60da      	str	r2, [r3, #12]
    motionController.maxLinearVelocity = 		450;
 8006268:	4b2f      	ldr	r3, [pc, #188]	; (8006328 <setup+0x1e4>)
 800626a:	4a2d      	ldr	r2, [pc, #180]	; (8006320 <setup+0x1dc>)
 800626c:	611a      	str	r2, [r3, #16]
    motionController.maxAngularAcceleration = 	100;
 800626e:	4b2e      	ldr	r3, [pc, #184]	; (8006328 <setup+0x1e4>)
 8006270:	4a2e      	ldr	r2, [pc, #184]	; (800632c <setup+0x1e8>)
 8006272:	615a      	str	r2, [r3, #20]
    motionController.maxAngularVelocity = 		5.5;
 8006274:	4b2c      	ldr	r3, [pc, #176]	; (8006328 <setup+0x1e4>)
 8006276:	4a2e      	ldr	r2, [pc, #184]	; (8006330 <setup+0x1ec>)
 8006278:	619a      	str	r2, [r3, #24]
    motionController.Krho = 					3.;
 800627a:	4b2b      	ldr	r3, [pc, #172]	; (8006328 <setup+0x1e4>)
 800627c:	4a2d      	ldr	r2, [pc, #180]	; (8006334 <setup+0x1f0>)
 800627e:	61da      	str	r2, [r3, #28]
    motionController.Kalpha = 					12.;
 8006280:	4b29      	ldr	r3, [pc, #164]	; (8006328 <setup+0x1e4>)
 8006282:	4a2d      	ldr	r2, [pc, #180]	; (8006338 <setup+0x1f4>)
 8006284:	621a      	str	r2, [r3, #32]
    motionController.Srho =                     3;
 8006286:	4b28      	ldr	r3, [pc, #160]	; (8006328 <setup+0x1e4>)
 8006288:	4a2a      	ldr	r2, [pc, #168]	; (8006334 <setup+0x1f0>)
 800628a:	625a      	str	r2, [r3, #36]	; 0x24
    motionController.Salpha =                   2*180/PI;
 800628c:	4b26      	ldr	r3, [pc, #152]	; (8006328 <setup+0x1e4>)
 800628e:	4a2b      	ldr	r2, [pc, #172]	; (800633c <setup+0x1f8>)
 8006290:	629a      	str	r2, [r3, #40]	; 0x28

    robot.odometry = &odometry;
 8006292:	4b2b      	ldr	r3, [pc, #172]	; (8006340 <setup+0x1fc>)
 8006294:	4a12      	ldr	r2, [pc, #72]	; (80062e0 <setup+0x19c>)
 8006296:	609a      	str	r2, [r3, #8]
    robot.differential = &differentiel;
 8006298:	4b29      	ldr	r3, [pc, #164]	; (8006340 <setup+0x1fc>)
 800629a:	4a20      	ldr	r2, [pc, #128]	; (800631c <setup+0x1d8>)
 800629c:	615a      	str	r2, [r3, #20]
    robot.motionController = &motionController;
 800629e:	4b28      	ldr	r3, [pc, #160]	; (8006340 <setup+0x1fc>)
 80062a0:	4a21      	ldr	r2, [pc, #132]	; (8006328 <setup+0x1e4>)
 80062a2:	619a      	str	r2, [r3, #24]
    robot.motorD = &motorD;
 80062a4:	4b26      	ldr	r3, [pc, #152]	; (8006340 <setup+0x1fc>)
 80062a6:	4a09      	ldr	r2, [pc, #36]	; (80062cc <setup+0x188>)
 80062a8:	601a      	str	r2, [r3, #0]
    robot.motorG = &motorG;
 80062aa:	4b25      	ldr	r3, [pc, #148]	; (8006340 <setup+0x1fc>)
 80062ac:	4a09      	ldr	r2, [pc, #36]	; (80062d4 <setup+0x190>)
 80062ae:	605a      	str	r2, [r3, #4]
    robot.pidD = &pidD;
 80062b0:	4b23      	ldr	r3, [pc, #140]	; (8006340 <setup+0x1fc>)
 80062b2:	4a11      	ldr	r2, [pc, #68]	; (80062f8 <setup+0x1b4>)
 80062b4:	60da      	str	r2, [r3, #12]
    robot.pidG = &pidG;
 80062b6:	4b22      	ldr	r3, [pc, #136]	; (8006340 <setup+0x1fc>)
 80062b8:	4a15      	ldr	r2, [pc, #84]	; (8006310 <setup+0x1cc>)
 80062ba:	611a      	str	r2, [r3, #16]
    robot.distBetweenMotorWheels = distBetweenMotorWheels;
 80062bc:	4b15      	ldr	r3, [pc, #84]	; (8006314 <setup+0x1d0>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a1f      	ldr	r2, [pc, #124]	; (8006340 <setup+0x1fc>)
 80062c2:	61d3      	str	r3, [r2, #28]
}
 80062c4:	bf00      	nop
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bcb0      	pop	{r4, r5, r7}
 80062ca:	4770      	bx	lr
 80062cc:	20000e24 	.word	0x20000e24
 80062d0:	20000c68 	.word	0x20000c68
 80062d4:	20000c10 	.word	0x20000c10
 80062d8:	20000e7c 	.word	0x20000e7c
 80062dc:	48000800 	.word	0x48000800
 80062e0:	20000b24 	.word	0x20000b24
 80062e4:	40000824 	.word	0x40000824
 80062e8:	40012c24 	.word	0x40012c24
 80062ec:	43f00000 	.word	0x43f00000
 80062f0:	4201999a 	.word	0x4201999a
 80062f4:	43520000 	.word	0x43520000
 80062f8:	20000f48 	.word	0x20000f48
 80062fc:	3e25e354 	.word	0x3e25e354
 8006300:	3cc49ba6 	.word	0x3cc49ba6
 8006304:	3bc49ba6 	.word	0x3bc49ba6
 8006308:	c37f0000 	.word	0xc37f0000
 800630c:	437f0000 	.word	0x437f0000
 8006310:	20000f64 	.word	0x20000f64
 8006314:	20000b20 	.word	0x20000b20
 8006318:	43340000 	.word	0x43340000
 800631c:	20000f3c 	.word	0x20000f3c
 8006320:	43e10000 	.word	0x43e10000
 8006324:	40b1999a 	.word	0x40b1999a
 8006328:	20000ca8 	.word	0x20000ca8
 800632c:	42c80000 	.word	0x42c80000
 8006330:	40b00000 	.word	0x40b00000
 8006334:	40400000 	.word	0x40400000
 8006338:	41400000 	.word	0x41400000
 800633c:	42e52ee4 	.word	0x42e52ee4
 8006340:	20000d9c 	.word	0x20000d9c

08006344 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a23      	ldr	r2, [pc, #140]	; (80063e0 <HAL_UART_RxCpltCallback+0x9c>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d13f      	bne.n	80063d6 <HAL_UART_RxCpltCallback+0x92>
  {
	  static int pos;

	  if (!pos)
 8006356:	4b23      	ldr	r3, [pc, #140]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d102      	bne.n	8006364 <HAL_UART_RxCpltCallback+0x20>
		  pos = 1;
 800635e:	4b21      	ldr	r3, [pc, #132]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 8006360:	2201      	movs	r2, #1
 8006362:	601a      	str	r2, [r3, #0]
	   *c = byte;
 8006364:	4b20      	ldr	r3, [pc, #128]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a20      	ldr	r2, [pc, #128]	; (80063ec <HAL_UART_RxCpltCallback+0xa8>)
 800636a:	7812      	ldrb	r2, [r2, #0]
 800636c:	701a      	strb	r2, [r3, #0]
	    c = c+1;
 800636e:	4b1e      	ldr	r3, [pc, #120]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3301      	adds	r3, #1
 8006374:	4a1c      	ldr	r2, [pc, #112]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 8006376:	6013      	str	r3, [r2, #0]
	    pos++;
 8006378:	4b1a      	ldr	r3, [pc, #104]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3301      	adds	r3, #1
 800637e:	4a19      	ldr	r2, [pc, #100]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 8006380:	6013      	str	r3, [r2, #0]

//    	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d", strlen(command)), 90000);

	    if (pos >= 190)//(int)(c-command) >= 190){
 8006382:	4b18      	ldr	r3, [pc, #96]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2bbd      	cmp	r3, #189	; 0xbd
 8006388:	dd06      	ble.n	8006398 <HAL_UART_RxCpltCallback+0x54>
	    {
	    	c = command;// error, command cannot be longer than 190 char.
 800638a:	4b17      	ldr	r3, [pc, #92]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 800638c:	4a18      	ldr	r2, [pc, #96]	; (80063f0 <HAL_UART_RxCpltCallback+0xac>)
 800638e:	601a      	str	r2, [r3, #0]
	    	pos = 0;
 8006390:	4b14      	ldr	r3, [pc, #80]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 8006392:	2200      	movs	r2, #0
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	e019      	b.n	80063cc <HAL_UART_RxCpltCallback+0x88>
	    }else
	    if (byte == '\n'){ // ou fin de chaine
 8006398:	4b14      	ldr	r3, [pc, #80]	; (80063ec <HAL_UART_RxCpltCallback+0xa8>)
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	2b0a      	cmp	r3, #10
 800639e:	d115      	bne.n	80063cc <HAL_UART_RxCpltCallback+0x88>
            *c = '\0';
 80063a0:	4b11      	ldr	r3, [pc, #68]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2200      	movs	r2, #0
 80063a6:	701a      	strb	r2, [r3, #0]
	        if (gcode_parseAscii(&gcodeCommand, command)){
 80063a8:	4911      	ldr	r1, [pc, #68]	; (80063f0 <HAL_UART_RxCpltCallback+0xac>)
 80063aa:	4812      	ldr	r0, [pc, #72]	; (80063f4 <HAL_UART_RxCpltCallback+0xb0>)
 80063ac:	f7fe fffa 	bl	80053a4 <gcode_parseAscii>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d004      	beq.n	80063c0 <HAL_UART_RxCpltCallback+0x7c>
	            peekCommand(&gcodeCommand, &robot, huart);
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	490f      	ldr	r1, [pc, #60]	; (80063f8 <HAL_UART_RxCpltCallback+0xb4>)
 80063ba:	480e      	ldr	r0, [pc, #56]	; (80063f4 <HAL_UART_RxCpltCallback+0xb0>)
 80063bc:	f7fe fd2a 	bl	8004e14 <peekCommand>
	        	// HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, command), 90000);
	        }
	        else {
	            // error in command
            }
            c = command;
 80063c0:	4b09      	ldr	r3, [pc, #36]	; (80063e8 <HAL_UART_RxCpltCallback+0xa4>)
 80063c2:	4a0b      	ldr	r2, [pc, #44]	; (80063f0 <HAL_UART_RxCpltCallback+0xac>)
 80063c4:	601a      	str	r2, [r3, #0]
            pos = 0;
 80063c6:	4b07      	ldr	r3, [pc, #28]	; (80063e4 <HAL_UART_RxCpltCallback+0xa0>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	601a      	str	r2, [r3, #0]
	    }
	    /* Receive one byte in interrupt mode */
	    HAL_UART_Receive_IT(&huart2, &byte, 1);
 80063cc:	2201      	movs	r2, #1
 80063ce:	4907      	ldr	r1, [pc, #28]	; (80063ec <HAL_UART_RxCpltCallback+0xa8>)
 80063d0:	480a      	ldr	r0, [pc, #40]	; (80063fc <HAL_UART_RxCpltCallback+0xb8>)
 80063d2:	f7fd fdbf 	bl	8003f54 <HAL_UART_Receive_IT>
  }
}
 80063d6:	bf00      	nop
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	40004400 	.word	0x40004400
 80063e4:	200009e0 	.word	0x200009e0
 80063e8:	20000008 	.word	0x20000008
 80063ec:	20000de0 	.word	0x20000de0
 80063f0:	20000b50 	.word	0x20000b50
 80063f4:	20000ac4 	.word	0x20000ac4
 80063f8:	20000d9c 	.word	0x20000d9c
 80063fc:	20000ebc 	.word	0x20000ebc

08006400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006404:	bf00      	nop
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
	...

08006410 <motionControl_update>:
    motionController->consign.y = yc;
    motionController->consign.theta = thetac;
}

void motionControl_update(motionControl_Context* motionController, _position robotPos,
                                          float* linearVelocity, float* angularVelocity){
 8006410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006412:	b087      	sub	sp, #28
 8006414:	af00      	add	r7, sp, #0
 8006416:	6178      	str	r0, [r7, #20]
 8006418:	eef0 6a40 	vmov.f32	s13, s0
 800641c:	eeb0 7a60 	vmov.f32	s14, s1
 8006420:	eef0 7a41 	vmov.f32	s15, s2
 8006424:	6079      	str	r1, [r7, #4]
 8006426:	603a      	str	r2, [r7, #0]
 8006428:	edc7 6a02 	vstr	s13, [r7, #8]
 800642c:	ed87 7a03 	vstr	s14, [r7, #12]
 8006430:	edc7 7a04 	vstr	s15, [r7, #16]
    motionController->alpha = atan2(motionController->consign.y - robotPos.y,motionController->consign.x - robotPos.x);
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	ed93 7a01 	vldr	s14, [r3, #4]
 800643a:	edd7 7a03 	vldr	s15, [r7, #12]
 800643e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006442:	ee17 0a90 	vmov	r0, s15
 8006446:	f7fa f87f 	bl	8000548 <__aeabi_f2d>
 800644a:	4604      	mov	r4, r0
 800644c:	460d      	mov	r5, r1
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	ed93 7a00 	vldr	s14, [r3]
 8006454:	edd7 7a02 	vldr	s15, [r7, #8]
 8006458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800645c:	ee17 0a90 	vmov	r0, s15
 8006460:	f7fa f872 	bl	8000548 <__aeabi_f2d>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	ec43 2b11 	vmov	d1, r2, r3
 800646c:	ec45 4b10 	vmov	d0, r4, r5
 8006470:	f005 fca6 	bl	800bdc0 <atan2>
 8006474:	ec54 3b10 	vmov	r3, r4, d0
 8006478:	4618      	mov	r0, r3
 800647a:	4621      	mov	r1, r4
 800647c:	f7fa fbb4 	bl	8000be8 <__aeabi_d2f>
 8006480:	4602      	mov	r2, r0
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	62da      	str	r2, [r3, #44]	; 0x2c
    motionController->alpha = constrainAngle(motionController->alpha) - robotPos.theta;
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648a:	4618      	mov	r0, r3
 800648c:	f7fa f85c 	bl	8000548 <__aeabi_f2d>
 8006490:	4603      	mov	r3, r0
 8006492:	460c      	mov	r4, r1
 8006494:	ec44 3b10 	vmov	d0, r3, r4
 8006498:	f000 fe72 	bl	8007180 <constrainAngle>
 800649c:	ec56 5b10 	vmov	r5, r6, d0
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7fa f850 	bl	8000548 <__aeabi_f2d>
 80064a8:	4603      	mov	r3, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	461a      	mov	r2, r3
 80064ae:	4623      	mov	r3, r4
 80064b0:	4628      	mov	r0, r5
 80064b2:	4631      	mov	r1, r6
 80064b4:	f7f9 fee8 	bl	8000288 <__aeabi_dsub>
 80064b8:	4603      	mov	r3, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	4618      	mov	r0, r3
 80064be:	4621      	mov	r1, r4
 80064c0:	f7fa fb92 	bl	8000be8 <__aeabi_d2f>
 80064c4:	4602      	mov	r2, r0
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	62da      	str	r2, [r3, #44]	; 0x2c
    motionController->alpha = constrainAngle(motionController->alpha);
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fa f83a 	bl	8000548 <__aeabi_f2d>
 80064d4:	4603      	mov	r3, r0
 80064d6:	460c      	mov	r4, r1
 80064d8:	ec44 3b10 	vmov	d0, r3, r4
 80064dc:	f000 fe50 	bl	8007180 <constrainAngle>
 80064e0:	ec54 3b10 	vmov	r3, r4, d0
 80064e4:	4618      	mov	r0, r3
 80064e6:	4621      	mov	r1, r4
 80064e8:	f7fa fb7e 	bl	8000be8 <__aeabi_d2f>
 80064ec:	4602      	mov	r2, r0
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	62da      	str	r2, [r3, #44]	; 0x2c

    motionController->rho  = sqrt(pow(motionController->consign.x - robotPos.x,2) + pow(motionController->consign.y - robotPos.y,2));
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	ed93 7a00 	vldr	s14, [r3]
 80064f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80064fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006500:	ee17 0a90 	vmov	r0, s15
 8006504:	f7fa f820 	bl	8000548 <__aeabi_f2d>
 8006508:	4603      	mov	r3, r0
 800650a:	460c      	mov	r4, r1
 800650c:	ed9f 1b40 	vldr	d1, [pc, #256]	; 8006610 <motionControl_update+0x200>
 8006510:	ec44 3b10 	vmov	d0, r3, r4
 8006514:	f005 fcba 	bl	800be8c <pow>
 8006518:	ec55 4b10 	vmov	r4, r5, d0
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006522:	edd7 7a03 	vldr	s15, [r7, #12]
 8006526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800652a:	ee17 0a90 	vmov	r0, s15
 800652e:	f7fa f80b 	bl	8000548 <__aeabi_f2d>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8006610 <motionControl_update+0x200>
 800653a:	ec43 2b10 	vmov	d0, r2, r3
 800653e:	f005 fca5 	bl	800be8c <pow>
 8006542:	ec53 2b10 	vmov	r2, r3, d0
 8006546:	4620      	mov	r0, r4
 8006548:	4629      	mov	r1, r5
 800654a:	f7f9 fe9f 	bl	800028c <__adddf3>
 800654e:	4603      	mov	r3, r0
 8006550:	460c      	mov	r4, r1
 8006552:	ec44 3b17 	vmov	d7, r3, r4
 8006556:	eeb0 0a47 	vmov.f32	s0, s14
 800655a:	eef0 0a67 	vmov.f32	s1, s15
 800655e:	f005 fe05 	bl	800c16c <sqrt>
 8006562:	ec54 3b10 	vmov	r3, r4, d0
 8006566:	4618      	mov	r0, r3
 8006568:	4621      	mov	r1, r4
 800656a:	f7fa fb3d 	bl	8000be8 <__aeabi_d2f>
 800656e:	4602      	mov	r2, r0
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	631a      	str	r2, [r3, #48]	; 0x30

    *linearVelocity = motionController->Krho * motionController->rho * cos(motionController->alpha);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	ed93 7a07 	vldr	s14, [r3, #28]
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006584:	ee17 0a90 	vmov	r0, s15
 8006588:	f7f9 ffde 	bl	8000548 <__aeabi_f2d>
 800658c:	4604      	mov	r4, r0
 800658e:	460d      	mov	r5, r1
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006594:	4618      	mov	r0, r3
 8006596:	f7f9 ffd7 	bl	8000548 <__aeabi_f2d>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	ec43 2b10 	vmov	d0, r2, r3
 80065a2:	f005 fb81 	bl	800bca8 <cos>
 80065a6:	ec53 2b10 	vmov	r2, r3, d0
 80065aa:	4620      	mov	r0, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	f7fa f823 	bl	80005f8 <__aeabi_dmul>
 80065b2:	4603      	mov	r3, r0
 80065b4:	460c      	mov	r4, r1
 80065b6:	4618      	mov	r0, r3
 80065b8:	4621      	mov	r1, r4
 80065ba:	f7fa fb15 	bl	8000be8 <__aeabi_d2f>
 80065be:	4602      	mov	r2, r0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	601a      	str	r2, [r3, #0]
    *angularVelocity = motionController->Kalpha * sin(motionController->alpha);
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7f9 ffbd 	bl	8000548 <__aeabi_f2d>
 80065ce:	4604      	mov	r4, r0
 80065d0:	460d      	mov	r5, r1
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7f9 ffb6 	bl	8000548 <__aeabi_f2d>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	ec43 2b10 	vmov	d0, r2, r3
 80065e4:	f005 fba4 	bl	800bd30 <sin>
 80065e8:	ec53 2b10 	vmov	r2, r3, d0
 80065ec:	4620      	mov	r0, r4
 80065ee:	4629      	mov	r1, r5
 80065f0:	f7fa f802 	bl	80005f8 <__aeabi_dmul>
 80065f4:	4603      	mov	r3, r0
 80065f6:	460c      	mov	r4, r1
 80065f8:	4618      	mov	r0, r3
 80065fa:	4621      	mov	r1, r4
 80065fc:	f7fa faf4 	bl	8000be8 <__aeabi_d2f>
 8006600:	4602      	mov	r2, r0
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	601a      	str	r2, [r3, #0]

}
 8006606:	bf00      	nop
 8006608:	371c      	adds	r7, #28
 800660a:	46bd      	mov	sp, r7
 800660c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660e:	bf00      	nop
 8006610:	00000000 	.word	0x00000000
 8006614:	40000000 	.word	0x40000000

08006618 <motor_setSpeed>:
    setPWM(motor->timer, motor->channel, 255, 0); // reset PWM
    HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_RESET); //
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_RESET);
}

void motor_setSpeed(motor_Context *motor, int speed){
 8006618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800661a:	b093      	sub	sp, #76	; 0x4c
 800661c:	af10      	add	r7, sp, #64	; 0x40
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
	if (motor->reverseDir){
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <motor_setSpeed+0x1a>
        speed = -speed;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	425b      	negs	r3, r3
 8006630:	603b      	str	r3, [r7, #0]
    }
    if (speed < 0){
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	da0c      	bge.n	8006652 <motor_setSpeed+0x3a>
        speed = -speed;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	425b      	negs	r3, r3
 800663c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_SET);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006648:	2201      	movs	r2, #1
 800664a:	4619      	mov	r1, r3
 800664c:	f7fb f838 	bl	80016c0 <HAL_GPIO_WritePin>
 8006650:	e008      	b.n	8006664 <motor_setSpeed+0x4c>
    }
    else {
        HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_RESET);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800665c:	2200      	movs	r2, #0
 800665e:	4619      	mov	r1, r3
 8006660:	f7fb f82e 	bl	80016c0 <HAL_GPIO_WritePin>
    }
    if (speed > motor->maxPWM){
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	429a      	cmp	r2, r3
 800666c:	dd02      	ble.n	8006674 <motor_setSpeed+0x5c>
        speed = motor->maxPWM;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006672:	603b      	str	r3, [r7, #0]
    }

    setPWM(motor->timer, motor->channel, 255, speed); // set PWM
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	b292      	uxth	r2, r2
 800667c:	687e      	ldr	r6, [r7, #4]
 800667e:	920e      	str	r2, [sp, #56]	; 0x38
 8006680:	22ff      	movs	r2, #255	; 0xff
 8006682:	920d      	str	r2, [sp, #52]	; 0x34
 8006684:	930c      	str	r3, [sp, #48]	; 0x30
 8006686:	466d      	mov	r5, sp
 8006688:	f106 0410 	add.w	r4, r6, #16
 800668c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800668e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006690:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006692:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006694:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006698:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800669c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80066a0:	f000 f826 	bl	80066f0 <setPWM>
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080066ac <motor_breake>:

void motor_breake(motor_Context *motor){
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_SET);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066be:	2201      	movs	r2, #1
 80066c0:	4619      	mov	r1, r3
 80066c2:	f7fa fffd 	bl	80016c0 <HAL_GPIO_WritePin>
}
 80066c6:	bf00      	nop
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <motor_unbreake>:

void motor_unbreake(motor_Context *motor){
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b082      	sub	sp, #8
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_RESET);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066e0:	2200      	movs	r2, #0
 80066e2:	4619      	mov	r1, r3
 80066e4:	f7fa ffec 	bl	80016c0 <HAL_GPIO_WritePin>
}
 80066e8:	bf00      	nop
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <setPWM>:

void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 80066f0:	b084      	sub	sp, #16
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b088      	sub	sp, #32
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80066fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	  HAL_TIM_PWM_Stop(&timer, channel);    // stop generation of pwm
 8006700:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006702:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006706:	f7fc fbc9 	bl	8002e9c <HAL_TIM_PWM_Stop>
	  TIM_OC_InitTypeDef sConfigOC;   timer.Init.Period = period;           // set the period duration
 800670a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800670e:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_TIM_PWM_Init(&timer);  // reinititialise with new period value
 8006710:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006714:	f7fc fb3e 	bl	8002d94 <HAL_TIM_PWM_Init>
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006718:	2360      	movs	r3, #96	; 0x60
 800671a:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = pulse;              // set the pulse duration
 800671c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8006720:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006726:	2300      	movs	r3, #0
 8006728:	617b      	str	r3, [r7, #20]
	  HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800672a:	1d3b      	adds	r3, r7, #4
 800672c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800672e:	4619      	mov	r1, r3
 8006730:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006734:	f7fc fdd2 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_PWM_Start(&timer, channel);   // start pwm generation}
 8006738:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800673a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800673e:	f7fc fb55 	bl	8002dec <HAL_TIM_PWM_Start>
}
 8006742:	bf00      	nop
 8006744:	3720      	adds	r7, #32
 8006746:	46bd      	mov	sp, r7
 8006748:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800674c:	b004      	add	sp, #16
 800674e:	4770      	bx	lr

08006750 <odometry_init>:
#include "odometry.h"

void odometry_init(odometry_Context *odometry, float x0, float y0, float theta0){
 8006750:	b590      	push	{r4, r7, lr}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	ed87 0a02 	vstr	s0, [r7, #8]
 800675c:	edc7 0a01 	vstr	s1, [r7, #4]
 8006760:	ed87 1a00 	vstr	s2, [r7]
    odometry->linearDisplacement =0.;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f04f 0200 	mov.w	r2, #0
 800676a:	61da      	str	r2, [r3, #28]
    odometry->angularDisplacement =0.;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f04f 0200 	mov.w	r2, #0
 8006772:	621a      	str	r2, [r3, #32]

    odometry->position.x     = x0;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	611a      	str	r2, [r3, #16]
    odometry->position.y     = y0;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	615a      	str	r2, [r3, #20]
    odometry->position.theta = constrainAngle(theta0); // remise dans ]-pi pi]
 8006780:	6838      	ldr	r0, [r7, #0]
 8006782:	f7f9 fee1 	bl	8000548 <__aeabi_f2d>
 8006786:	4603      	mov	r3, r0
 8006788:	460c      	mov	r4, r1
 800678a:	ec44 3b10 	vmov	d0, r3, r4
 800678e:	f000 fcf7 	bl	8007180 <constrainAngle>
 8006792:	ec54 3b10 	vmov	r3, r4, d0
 8006796:	4618      	mov	r0, r3
 8006798:	4621      	mov	r1, r4
 800679a:	f7fa fa25 	bl	8000be8 <__aeabi_d2f>
 800679e:	4602      	mov	r2, r0
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	619a      	str	r2, [r3, #24]
}
 80067a4:	bf00      	nop
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd90      	pop	{r4, r7, pc}
 80067ac:	0000      	movs	r0, r0
	...

080067b0 <odometry_update>:

void odometry_update(odometry_Context *odometry){
 80067b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80067b4:	b084      	sub	sp, #16
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
    float distR =  odometry->wheelRadiusR * 2*PI/odometry->encoderRes * (float)(int16_t)*(odometry->rightTicks);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80067c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80067c4:	ee17 0a90 	vmov	r0, s15
 80067c8:	f7f9 febe 	bl	8000548 <__aeabi_f2d>
 80067cc:	a392      	add	r3, pc, #584	; (adr r3, 8006a18 <odometry_update+0x268>)
 80067ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d2:	f7f9 ff11 	bl	80005f8 <__aeabi_dmul>
 80067d6:	4603      	mov	r3, r0
 80067d8:	460c      	mov	r4, r1
 80067da:	4625      	mov	r5, r4
 80067dc:	461c      	mov	r4, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7f9 feb0 	bl	8000548 <__aeabi_f2d>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	4620      	mov	r0, r4
 80067ee:	4629      	mov	r1, r5
 80067f0:	f7fa f82c 	bl	800084c <__aeabi_ddiv>
 80067f4:	4603      	mov	r3, r0
 80067f6:	460c      	mov	r4, r1
 80067f8:	4625      	mov	r5, r4
 80067fa:	461c      	mov	r4, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006804:	ee07 3a90 	vmov	s15, r3
 8006808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800680c:	ee17 0a90 	vmov	r0, s15
 8006810:	f7f9 fe9a 	bl	8000548 <__aeabi_f2d>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	4620      	mov	r0, r4
 800681a:	4629      	mov	r1, r5
 800681c:	f7f9 feec 	bl	80005f8 <__aeabi_dmul>
 8006820:	4603      	mov	r3, r0
 8006822:	460c      	mov	r4, r1
 8006824:	4618      	mov	r0, r3
 8006826:	4621      	mov	r1, r4
 8006828:	f7fa f9de 	bl	8000be8 <__aeabi_d2f>
 800682c:	4603      	mov	r3, r0
 800682e:	60fb      	str	r3, [r7, #12]
    float distL =  odometry->wheelRadiusL * 2*PI/odometry->encoderRes * (float)(int16_t)*(odometry->leftTicks);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	edd3 7a02 	vldr	s15, [r3, #8]
 8006836:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800683a:	ee17 0a90 	vmov	r0, s15
 800683e:	f7f9 fe83 	bl	8000548 <__aeabi_f2d>
 8006842:	a375      	add	r3, pc, #468	; (adr r3, 8006a18 <odometry_update+0x268>)
 8006844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006848:	f7f9 fed6 	bl	80005f8 <__aeabi_dmul>
 800684c:	4603      	mov	r3, r0
 800684e:	460c      	mov	r4, r1
 8006850:	4625      	mov	r5, r4
 8006852:	461c      	mov	r4, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4618      	mov	r0, r3
 800685a:	f7f9 fe75 	bl	8000548 <__aeabi_f2d>
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	4620      	mov	r0, r4
 8006864:	4629      	mov	r1, r5
 8006866:	f7f9 fff1 	bl	800084c <__aeabi_ddiv>
 800686a:	4603      	mov	r3, r0
 800686c:	460c      	mov	r4, r1
 800686e:	4625      	mov	r5, r4
 8006870:	461c      	mov	r4, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006876:	f9b3 3000 	ldrsh.w	r3, [r3]
 800687a:	ee07 3a90 	vmov	s15, r3
 800687e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006882:	ee17 0a90 	vmov	r0, s15
 8006886:	f7f9 fe5f 	bl	8000548 <__aeabi_f2d>
 800688a:	4602      	mov	r2, r0
 800688c:	460b      	mov	r3, r1
 800688e:	4620      	mov	r0, r4
 8006890:	4629      	mov	r1, r5
 8006892:	f7f9 feb1 	bl	80005f8 <__aeabi_dmul>
 8006896:	4603      	mov	r3, r0
 8006898:	460c      	mov	r4, r1
 800689a:	4618      	mov	r0, r3
 800689c:	4621      	mov	r1, r4
 800689e:	f7fa f9a3 	bl	8000be8 <__aeabi_d2f>
 80068a2:	4603      	mov	r3, r0
 80068a4:	60bb      	str	r3, [r7, #8]
    *(odometry->rightTicks) = 0;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068aa:	2200      	movs	r2, #0
 80068ac:	801a      	strh	r2, [r3, #0]
	*(odometry->leftTicks) = 0;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b2:	2200      	movs	r2, #0
 80068b4:	801a      	strh	r2, [r3, #0]

    odometry->linearDisplacement = (distR + distL)/2;
 80068b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80068ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80068be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068c2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80068c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	edc3 7a07 	vstr	s15, [r3, #28]
    odometry->angularDisplacement = (distR - distL)/odometry->distanceBetweenWheels;
 80068d0:	ed97 7a03 	vldr	s14, [r7, #12]
 80068d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80068d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	ed93 7a03 	vldr	s14, [r3, #12]
 80068e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	edc3 7a08 	vstr	s15, [r3, #32]

    odometry->position.x = odometry->position.x + odometry->linearDisplacement*cos(odometry->position.theta + odometry->angularDisplacement/2);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7f9 fe29 	bl	8000548 <__aeabi_f2d>
 80068f6:	4604      	mov	r4, r0
 80068f8:	460d      	mov	r5, r1
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	4618      	mov	r0, r3
 8006900:	f7f9 fe22 	bl	8000548 <__aeabi_f2d>
 8006904:	4680      	mov	r8, r0
 8006906:	4689      	mov	r9, r1
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	ed93 7a06 	vldr	s14, [r3, #24]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	edd3 6a08 	vldr	s13, [r3, #32]
 8006914:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8006918:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800691c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006920:	ee17 0a90 	vmov	r0, s15
 8006924:	f7f9 fe10 	bl	8000548 <__aeabi_f2d>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	ec43 2b10 	vmov	d0, r2, r3
 8006930:	f005 f9ba 	bl	800bca8 <cos>
 8006934:	ec53 2b10 	vmov	r2, r3, d0
 8006938:	4640      	mov	r0, r8
 800693a:	4649      	mov	r1, r9
 800693c:	f7f9 fe5c 	bl	80005f8 <__aeabi_dmul>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4620      	mov	r0, r4
 8006946:	4629      	mov	r1, r5
 8006948:	f7f9 fca0 	bl	800028c <__adddf3>
 800694c:	4603      	mov	r3, r0
 800694e:	460c      	mov	r4, r1
 8006950:	4618      	mov	r0, r3
 8006952:	4621      	mov	r1, r4
 8006954:	f7fa f948 	bl	8000be8 <__aeabi_d2f>
 8006958:	4602      	mov	r2, r0
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	611a      	str	r2, [r3, #16]
    odometry->position.y = odometry->position.y + odometry->linearDisplacement*sin(odometry->position.theta + odometry->angularDisplacement/2);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	4618      	mov	r0, r3
 8006964:	f7f9 fdf0 	bl	8000548 <__aeabi_f2d>
 8006968:	4604      	mov	r4, r0
 800696a:	460d      	mov	r5, r1
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	69db      	ldr	r3, [r3, #28]
 8006970:	4618      	mov	r0, r3
 8006972:	f7f9 fde9 	bl	8000548 <__aeabi_f2d>
 8006976:	4680      	mov	r8, r0
 8006978:	4689      	mov	r9, r1
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	ed93 7a06 	vldr	s14, [r3, #24]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	edd3 6a08 	vldr	s13, [r3, #32]
 8006986:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800698a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800698e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006992:	ee17 0a90 	vmov	r0, s15
 8006996:	f7f9 fdd7 	bl	8000548 <__aeabi_f2d>
 800699a:	4602      	mov	r2, r0
 800699c:	460b      	mov	r3, r1
 800699e:	ec43 2b10 	vmov	d0, r2, r3
 80069a2:	f005 f9c5 	bl	800bd30 <sin>
 80069a6:	ec53 2b10 	vmov	r2, r3, d0
 80069aa:	4640      	mov	r0, r8
 80069ac:	4649      	mov	r1, r9
 80069ae:	f7f9 fe23 	bl	80005f8 <__aeabi_dmul>
 80069b2:	4602      	mov	r2, r0
 80069b4:	460b      	mov	r3, r1
 80069b6:	4620      	mov	r0, r4
 80069b8:	4629      	mov	r1, r5
 80069ba:	f7f9 fc67 	bl	800028c <__adddf3>
 80069be:	4603      	mov	r3, r0
 80069c0:	460c      	mov	r4, r1
 80069c2:	4618      	mov	r0, r3
 80069c4:	4621      	mov	r1, r4
 80069c6:	f7fa f90f 	bl	8000be8 <__aeabi_d2f>
 80069ca:	4602      	mov	r2, r0
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	615a      	str	r2, [r3, #20]
    odometry->position.theta = odometry->position.theta + odometry->angularDisplacement;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	ed93 7a06 	vldr	s14, [r3, #24]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	edd3 7a08 	vldr	s15, [r3, #32]
 80069dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	edc3 7a06 	vstr	s15, [r3, #24]
    odometry->position.theta = constrainAngle(odometry->position.theta);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7f9 fdac 	bl	8000548 <__aeabi_f2d>
 80069f0:	4603      	mov	r3, r0
 80069f2:	460c      	mov	r4, r1
 80069f4:	ec44 3b10 	vmov	d0, r3, r4
 80069f8:	f000 fbc2 	bl	8007180 <constrainAngle>
 80069fc:	ec54 3b10 	vmov	r3, r4, d0
 8006a00:	4618      	mov	r0, r3
 8006a02:	4621      	mov	r1, r4
 8006a04:	f7fa f8f0 	bl	8000be8 <__aeabi_d2f>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	619a      	str	r2, [r3, #24]
}
 8006a0e:	bf00      	nop
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006a18:	fc8b007a 	.word	0xfc8b007a
 8006a1c:	400921fa 	.word	0x400921fa

08006a20 <pid_init>:
#include "pid.h"

void pid_init(pid_Context *pid){
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
   pid->integral =     0.;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	615a      	str	r2, [r3, #20]
   pid->last_error =   0.;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f04f 0200 	mov.w	r2, #0
 8006a36:	619a      	str	r2, [r3, #24]
   }
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <pid_update>:

float pid_update(pid_Context *pid, float consign, float mesure){
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b088      	sub	sp, #32
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8006a50:	edc7 0a01 	vstr	s1, [r7, #4]
   float error = consign - mesure;
 8006a54:	ed97 7a02 	vldr	s14, [r7, #8]
 8006a58:	edd7 7a01 	vldr	s15, [r7, #4]
 8006a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a60:	edc7 7a07 	vstr	s15, [r7, #28]

   float proportional = pid->Kp * error;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	edd3 7a00 	vldr	s15, [r3]
 8006a6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8006a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a72:	edc7 7a06 	vstr	s15, [r7, #24]
   pid->integral = pid->integral + pid->Ti * error; //euler integration
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	ed93 7a05 	vldr	s14, [r3, #20]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	edd3 6a01 	vldr	s13, [r3, #4]
 8006a82:	edd7 7a07 	vldr	s15, [r7, #28]
 8006a86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	edc3 7a05 	vstr	s15, [r3, #20]
   float derivate = pid->Td*(error - pid->last_error);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	ed93 7a02 	vldr	s14, [r3, #8]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	edd3 7a06 	vldr	s15, [r3, #24]
 8006aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006aa4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aac:	edc7 7a05 	vstr	s15, [r7, #20]

   pid->last_error = error;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	69fa      	ldr	r2, [r7, #28]
 8006ab4:	619a      	str	r2, [r3, #24]
   pid->integral = constrain(pid->integral, pid->minOut, pid->maxOut);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	edd3 7a05 	vldr	s15, [r3, #20]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	ed93 7a03 	vldr	s14, [r3, #12]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	edd3 6a04 	vldr	s13, [r3, #16]
 8006ac8:	eeb0 1a66 	vmov.f32	s2, s13
 8006acc:	eef0 0a47 	vmov.f32	s1, s14
 8006ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8006ad4:	f000 f827 	bl	8006b26 <constrain>
 8006ad8:	eef0 7a40 	vmov.f32	s15, s0
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	edc3 7a05 	vstr	s15, [r3, #20]
   float retval = proportional + derivate + pid->integral;
 8006ae2:	ed97 7a06 	vldr	s14, [r7, #24]
 8006ae6:	edd7 7a05 	vldr	s15, [r7, #20]
 8006aea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	edd3 7a05 	vldr	s15, [r3, #20]
 8006af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006af8:	edc7 7a04 	vstr	s15, [r7, #16]
   return constrain(retval, pid->minOut, pid->maxOut);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	ed93 7a04 	vldr	s14, [r3, #16]
 8006b08:	eeb0 1a47 	vmov.f32	s2, s14
 8006b0c:	eef0 0a67 	vmov.f32	s1, s15
 8006b10:	ed97 0a04 	vldr	s0, [r7, #16]
 8006b14:	f000 f807 	bl	8006b26 <constrain>
 8006b18:	eef0 7a40 	vmov.f32	s15, s0
}
 8006b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8006b20:	3720      	adds	r7, #32
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <constrain>:

float constrain(float value,float min,float max){
 8006b26:	b480      	push	{r7}
 8006b28:	b085      	sub	sp, #20
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	ed87 0a03 	vstr	s0, [r7, #12]
 8006b30:	edc7 0a02 	vstr	s1, [r7, #8]
 8006b34:	ed87 1a01 	vstr	s2, [r7, #4]
   if (value < min){
 8006b38:	ed97 7a03 	vldr	s14, [r7, #12]
 8006b3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b48:	d501      	bpl.n	8006b4e <constrain+0x28>
       return min;
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	e00b      	b.n	8006b66 <constrain+0x40>
   }
   else if (value > max){
 8006b4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5e:	dd01      	ble.n	8006b64 <constrain+0x3e>
       return max;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	e000      	b.n	8006b66 <constrain+0x40>
   }
   else {
       return value;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	ee07 3a90 	vmov	s15, r3
   }
}
 8006b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8006b6e:	3714      	adds	r7, #20
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <robot_update>:
    robot->angularVelocity = 0.;

    robot->mode = 0;
}

void robot_update(diffDriveRobot_Context *robot, float dt){
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	ed87 0a00 	vstr	s0, [r7]
    // odometry position and displacement update
      odometry_update(robot->odometry);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7ff fe11 	bl	80067b0 <odometry_update>

    // mesures vitesses des roues
      float wheelDistAng = robot->odometry->angularDisplacement * robot->distBetweenMotorWheels/2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	ed93 7a08 	vldr	s14, [r3, #32]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ba0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006ba4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ba8:	edc7 7a03 	vstr	s15, [r7, #12]
      robot->mesureD = (robot->odometry->linearDisplacement + wheelDistAng)/dt*1000;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	ed93 7a07 	vldr	s14, [r3, #28]
 8006bb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8006bb8:	ee77 6a27 	vadd.f32	s13, s14, s15
 8006bbc:	ed97 7a00 	vldr	s14, [r7]
 8006bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bc4:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8006cd8 <robot_update+0x160>
 8006bc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
      robot->mesureG = (robot->odometry->linearDisplacement - wheelDistAng)/dt*1000;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	ed93 7a07 	vldr	s14, [r3, #28]
 8006bda:	edd7 7a03 	vldr	s15, [r7, #12]
 8006bde:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006be2:	ed97 7a00 	vldr	s14, [r7]
 8006be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bea:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8006cd8 <robot_update+0x160>
 8006bee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    // mise a jour de la consigne en vitesse et vitese angulaire.
      motionControl_update(robot->motionController, robot->odometry->position, &(robot->linearVelocity), &(robot->angularVelocity));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6998      	ldr	r0, [r3, #24]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	f102 0138 	add.w	r1, r2, #56	; 0x38
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	323c      	adds	r2, #60	; 0x3c
 8006c0a:	edd3 6a04 	vldr	s13, [r3, #16]
 8006c0e:	ed93 7a05 	vldr	s14, [r3, #20]
 8006c12:	edd3 7a06 	vldr	s15, [r3, #24]
 8006c16:	eeb0 0a66 	vmov.f32	s0, s13
 8006c1a:	eef0 0a47 	vmov.f32	s1, s14
 8006c1e:	eeb0 1a67 	vmov.f32	s2, s15
 8006c22:	f7ff fbf5 	bl	8006410 <motionControl_update>

    // Conversion consignes vitesses et vitesses angulaires en vitesses roues gauche et droite et controle qu'on soit dans le carre des vitesses
      differential_update(robot->differential, robot->linearVelocity, robot->angularVelocity, &(robot->vitD), &(robot->vitG));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6958      	ldr	r0, [r3, #20]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f103 0120 	add.w	r1, r3, #32
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	3324      	adds	r3, #36	; 0x24
 8006c40:	461a      	mov	r2, r3
 8006c42:	eef0 0a47 	vmov.f32	s1, s14
 8006c46:	eeb0 0a67 	vmov.f32	s0, s15
 8006c4a:	f7fe fb13 	bl	8005274 <differential_update>

    // calcul de la commande moteurs Corrigee par des pid.
      robot->commandD = pid_update(robot->pidD, robot->vitD, robot->mesureD);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68da      	ldr	r2, [r3, #12]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	edd3 7a08 	vldr	s15, [r3, #32]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8006c5e:	eef0 0a47 	vmov.f32	s1, s14
 8006c62:	eeb0 0a67 	vmov.f32	s0, s15
 8006c66:	4610      	mov	r0, r2
 8006c68:	f7ff feec 	bl	8006a44 <pid_update>
 8006c6c:	eef0 7a40 	vmov.f32	s15, s0
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
      robot->commandG = pid_update(robot->pidG, robot->vitG, robot->mesureG);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	691a      	ldr	r2, [r3, #16]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8006c86:	eef0 0a47 	vmov.f32	s1, s14
 8006c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8006c8e:	4610      	mov	r0, r2
 8006c90:	f7ff fed8 	bl	8006a44 <pid_update>
 8006c94:	eef0 7a40 	vmov.f32	s15, s0
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    // envoie de la commande aux moteurs
      motor_setSpeed(robot->motorD, (int)robot->commandD);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006ca8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006cac:	ee17 1a90 	vmov	r1, s15
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f7ff fcb1 	bl	8006618 <motor_setSpeed>
      motor_setSpeed(robot->motorG, (int)robot->commandG);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006cc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006cc4:	ee17 1a90 	vmov	r1, s15
 8006cc8:	4610      	mov	r0, r2
 8006cca:	f7ff fca5 	bl	8006618 <motor_setSpeed>
}
 8006cce:	bf00      	nop
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	447a0000 	.word	0x447a0000

08006cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ce2:	4b0f      	ldr	r3, [pc, #60]	; (8006d20 <HAL_MspInit+0x44>)
 8006ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ce6:	4a0e      	ldr	r2, [pc, #56]	; (8006d20 <HAL_MspInit+0x44>)
 8006ce8:	f043 0301 	orr.w	r3, r3, #1
 8006cec:	6613      	str	r3, [r2, #96]	; 0x60
 8006cee:	4b0c      	ldr	r3, [pc, #48]	; (8006d20 <HAL_MspInit+0x44>)
 8006cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	607b      	str	r3, [r7, #4]
 8006cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006cfa:	4b09      	ldr	r3, [pc, #36]	; (8006d20 <HAL_MspInit+0x44>)
 8006cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cfe:	4a08      	ldr	r2, [pc, #32]	; (8006d20 <HAL_MspInit+0x44>)
 8006d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d04:	6593      	str	r3, [r2, #88]	; 0x58
 8006d06:	4b06      	ldr	r3, [pc, #24]	; (8006d20 <HAL_MspInit+0x44>)
 8006d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d0e:	603b      	str	r3, [r7, #0]
 8006d10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d12:	bf00      	nop
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	40021000 	.word	0x40021000

08006d24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	; 0x28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d2c:	f107 0314 	add.w	r3, r7, #20
 8006d30:	2200      	movs	r2, #0
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	605a      	str	r2, [r3, #4]
 8006d36:	609a      	str	r2, [r3, #8]
 8006d38:	60da      	str	r2, [r3, #12]
 8006d3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a25      	ldr	r2, [pc, #148]	; (8006dd8 <HAL_SPI_MspInit+0xb4>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d144      	bne.n	8006dd0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006d46:	4b25      	ldr	r3, [pc, #148]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d4a:	4a24      	ldr	r2, [pc, #144]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d50:	6593      	str	r3, [r2, #88]	; 0x58
 8006d52:	4b22      	ldr	r3, [pc, #136]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d5a:	613b      	str	r3, [r7, #16]
 8006d5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d5e:	4b1f      	ldr	r3, [pc, #124]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d62:	4a1e      	ldr	r2, [pc, #120]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d64:	f043 0304 	orr.w	r3, r3, #4
 8006d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d6a:	4b1c      	ldr	r3, [pc, #112]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d6e:	f003 0304 	and.w	r3, r3, #4
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d76:	4b19      	ldr	r3, [pc, #100]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d7a:	4a18      	ldr	r2, [pc, #96]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d7c:	f043 0302 	orr.w	r3, r3, #2
 8006d80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d82:	4b16      	ldr	r3, [pc, #88]	; (8006ddc <HAL_SPI_MspInit+0xb8>)
 8006d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d86:	f003 0302 	and.w	r3, r3, #2
 8006d8a:	60bb      	str	r3, [r7, #8]
 8006d8c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006d8e:	230c      	movs	r3, #12
 8006d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d92:	2302      	movs	r3, #2
 8006d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d96:	2300      	movs	r3, #0
 8006d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d9e:	2305      	movs	r3, #5
 8006da0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006da2:	f107 0314 	add.w	r3, r7, #20
 8006da6:	4619      	mov	r1, r3
 8006da8:	480d      	ldr	r0, [pc, #52]	; (8006de0 <HAL_SPI_MspInit+0xbc>)
 8006daa:	f7fa fae1 	bl	8001370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006db4:	2302      	movs	r3, #2
 8006db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006dc0:	2305      	movs	r3, #5
 8006dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dc4:	f107 0314 	add.w	r3, r7, #20
 8006dc8:	4619      	mov	r1, r3
 8006dca:	4806      	ldr	r0, [pc, #24]	; (8006de4 <HAL_SPI_MspInit+0xc0>)
 8006dcc:	f7fa fad0 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006dd0:	bf00      	nop
 8006dd2:	3728      	adds	r7, #40	; 0x28
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	40003800 	.word	0x40003800
 8006ddc:	40021000 	.word	0x40021000
 8006de0:	48000800 	.word	0x48000800
 8006de4:	48000400 	.word	0x48000400

08006de8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08c      	sub	sp, #48	; 0x30
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006df0:	f107 031c 	add.w	r3, r7, #28
 8006df4:	2200      	movs	r2, #0
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	605a      	str	r2, [r3, #4]
 8006dfa:	609a      	str	r2, [r3, #8]
 8006dfc:	60da      	str	r2, [r3, #12]
 8006dfe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a33      	ldr	r2, [pc, #204]	; (8006ed4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d12a      	bne.n	8006e60 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006e0a:	4b33      	ldr	r3, [pc, #204]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e0e:	4a32      	ldr	r2, [pc, #200]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006e14:	6613      	str	r3, [r2, #96]	; 0x60
 8006e16:	4b30      	ldr	r3, [pc, #192]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e1e:	61bb      	str	r3, [r7, #24]
 8006e20:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e22:	4b2d      	ldr	r3, [pc, #180]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e26:	4a2c      	ldr	r2, [pc, #176]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e28:	f043 0301 	orr.w	r3, r3, #1
 8006e2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e2e:	4b2a      	ldr	r3, [pc, #168]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	617b      	str	r3, [r7, #20]
 8006e38:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006e3a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e40:	2302      	movs	r3, #2
 8006e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e44:	2301      	movs	r3, #1
 8006e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e50:	f107 031c 	add.w	r3, r7, #28
 8006e54:	4619      	mov	r1, r3
 8006e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e5a:	f7fa fa89 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006e5e:	e034      	b.n	8006eca <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a1d      	ldr	r2, [pc, #116]	; (8006edc <HAL_TIM_Encoder_MspInit+0xf4>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d12f      	bne.n	8006eca <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006e6a:	4b1b      	ldr	r3, [pc, #108]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e6e:	4a1a      	ldr	r2, [pc, #104]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e70:	f043 0304 	orr.w	r3, r3, #4
 8006e74:	6593      	str	r3, [r2, #88]	; 0x58
 8006e76:	4b18      	ldr	r3, [pc, #96]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e7a:	f003 0304 	and.w	r3, r3, #4
 8006e7e:	613b      	str	r3, [r7, #16]
 8006e80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e82:	4b15      	ldr	r3, [pc, #84]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e86:	4a14      	ldr	r2, [pc, #80]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e88:	f043 0302 	orr.w	r3, r3, #2
 8006e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e8e:	4b12      	ldr	r3, [pc, #72]	; (8006ed8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	60fb      	str	r3, [r7, #12]
 8006e98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006e9a:	23c0      	movs	r3, #192	; 0xc0
 8006e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e9e:	2302      	movs	r3, #2
 8006ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006eaa:	2302      	movs	r3, #2
 8006eac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eae:	f107 031c 	add.w	r3, r7, #28
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	480a      	ldr	r0, [pc, #40]	; (8006ee0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8006eb6:	f7fa fa5b 	bl	8001370 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006eba:	2200      	movs	r2, #0
 8006ebc:	2100      	movs	r1, #0
 8006ebe:	201e      	movs	r0, #30
 8006ec0:	f7fa f9df 	bl	8001282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006ec4:	201e      	movs	r0, #30
 8006ec6:	f7fa f9f8 	bl	80012ba <HAL_NVIC_EnableIRQ>
}
 8006eca:	bf00      	nop
 8006ecc:	3730      	adds	r7, #48	; 0x30
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	40012c00 	.word	0x40012c00
 8006ed8:	40021000 	.word	0x40021000
 8006edc:	40000800 	.word	0x40000800
 8006ee0:	48000400 	.word	0x48000400

08006ee4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ef4:	d10c      	bne.n	8006f10 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006ef6:	4b12      	ldr	r3, [pc, #72]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006efa:	4a11      	ldr	r2, [pc, #68]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006efc:	f043 0301 	orr.w	r3, r3, #1
 8006f00:	6593      	str	r3, [r2, #88]	; 0x58
 8006f02:	4b0f      	ldr	r3, [pc, #60]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	60fb      	str	r3, [r7, #12]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006f0e:	e010      	b.n	8006f32 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a0b      	ldr	r2, [pc, #44]	; (8006f44 <HAL_TIM_PWM_MspInit+0x60>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d10b      	bne.n	8006f32 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006f1a:	4b09      	ldr	r3, [pc, #36]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1e:	4a08      	ldr	r2, [pc, #32]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006f20:	f043 0302 	orr.w	r3, r3, #2
 8006f24:	6593      	str	r3, [r2, #88]	; 0x58
 8006f26:	4b06      	ldr	r3, [pc, #24]	; (8006f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8006f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f2a:	f003 0302 	and.w	r3, r3, #2
 8006f2e:	60bb      	str	r3, [r7, #8]
 8006f30:	68bb      	ldr	r3, [r7, #8]
}
 8006f32:	bf00      	nop
 8006f34:	3714      	adds	r7, #20
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	40021000 	.word	0x40021000
 8006f44:	40000400 	.word	0x40000400

08006f48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08a      	sub	sp, #40	; 0x28
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f50:	f107 0314 	add.w	r3, r7, #20
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]
 8006f58:	605a      	str	r2, [r3, #4]
 8006f5a:	609a      	str	r2, [r3, #8]
 8006f5c:	60da      	str	r2, [r3, #12]
 8006f5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f68:	d11c      	bne.n	8006fa4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f6a:	4b21      	ldr	r3, [pc, #132]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f6e:	4a20      	ldr	r2, [pc, #128]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006f70:	f043 0302 	orr.w	r3, r3, #2
 8006f74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f76:	4b1e      	ldr	r3, [pc, #120]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	613b      	str	r3, [r7, #16]
 8006f80:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MotA_PWM_Pin;
 8006f82:	2308      	movs	r3, #8
 8006f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f86:	2302      	movs	r3, #2
 8006f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006f92:	2301      	movs	r3, #1
 8006f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MotA_PWM_GPIO_Port, &GPIO_InitStruct);
 8006f96:	f107 0314 	add.w	r3, r7, #20
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4815      	ldr	r0, [pc, #84]	; (8006ff4 <HAL_TIM_MspPostInit+0xac>)
 8006f9e:	f7fa f9e7 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006fa2:	e021      	b.n	8006fe8 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a13      	ldr	r2, [pc, #76]	; (8006ff8 <HAL_TIM_MspPostInit+0xb0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d11c      	bne.n	8006fe8 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fae:	4b10      	ldr	r3, [pc, #64]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb2:	4a0f      	ldr	r2, [pc, #60]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006fb4:	f043 0301 	orr.w	r3, r3, #1
 8006fb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006fba:	4b0d      	ldr	r3, [pc, #52]	; (8006ff0 <HAL_TIM_MspPostInit+0xa8>)
 8006fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MotB_PWM_Pin;
 8006fc6:	2380      	movs	r3, #128	; 0x80
 8006fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fca:	2302      	movs	r3, #2
 8006fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006fd6:	2302      	movs	r3, #2
 8006fd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MotB_PWM_GPIO_Port, &GPIO_InitStruct);
 8006fda:	f107 0314 	add.w	r3, r7, #20
 8006fde:	4619      	mov	r1, r3
 8006fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006fe4:	f7fa f9c4 	bl	8001370 <HAL_GPIO_Init>
}
 8006fe8:	bf00      	nop
 8006fea:	3728      	adds	r7, #40	; 0x28
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	48000400 	.word	0x48000400
 8006ff8:	40000400 	.word	0x40000400

08006ffc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b08a      	sub	sp, #40	; 0x28
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007004:	f107 0314 	add.w	r3, r7, #20
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]
 800700c:	605a      	str	r2, [r3, #4]
 800700e:	609a      	str	r2, [r3, #8]
 8007010:	60da      	str	r2, [r3, #12]
 8007012:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a1b      	ldr	r2, [pc, #108]	; (8007088 <HAL_UART_MspInit+0x8c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d130      	bne.n	8007080 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800701e:	4b1b      	ldr	r3, [pc, #108]	; (800708c <HAL_UART_MspInit+0x90>)
 8007020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007022:	4a1a      	ldr	r2, [pc, #104]	; (800708c <HAL_UART_MspInit+0x90>)
 8007024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007028:	6593      	str	r3, [r2, #88]	; 0x58
 800702a:	4b18      	ldr	r3, [pc, #96]	; (800708c <HAL_UART_MspInit+0x90>)
 800702c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800702e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007032:	613b      	str	r3, [r7, #16]
 8007034:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007036:	4b15      	ldr	r3, [pc, #84]	; (800708c <HAL_UART_MspInit+0x90>)
 8007038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800703a:	4a14      	ldr	r2, [pc, #80]	; (800708c <HAL_UART_MspInit+0x90>)
 800703c:	f043 0301 	orr.w	r3, r3, #1
 8007040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007042:	4b12      	ldr	r3, [pc, #72]	; (800708c <HAL_UART_MspInit+0x90>)
 8007044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	60fb      	str	r3, [r7, #12]
 800704c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800704e:	230c      	movs	r3, #12
 8007050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007052:	2302      	movs	r3, #2
 8007054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007056:	2300      	movs	r3, #0
 8007058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800705a:	2303      	movs	r3, #3
 800705c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800705e:	2307      	movs	r3, #7
 8007060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007062:	f107 0314 	add.w	r3, r7, #20
 8007066:	4619      	mov	r1, r3
 8007068:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800706c:	f7fa f980 	bl	8001370 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007070:	2200      	movs	r2, #0
 8007072:	2100      	movs	r1, #0
 8007074:	2026      	movs	r0, #38	; 0x26
 8007076:	f7fa f904 	bl	8001282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800707a:	2026      	movs	r0, #38	; 0x26
 800707c:	f7fa f91d 	bl	80012ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007080:	bf00      	nop
 8007082:	3728      	adds	r7, #40	; 0x28
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	40004400 	.word	0x40004400
 800708c:	40021000 	.word	0x40021000

08007090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007090:	b480      	push	{r7}
 8007092:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007094:	bf00      	nop
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800709e:	b480      	push	{r7}
 80070a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80070a2:	e7fe      	b.n	80070a2 <HardFault_Handler+0x4>

080070a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80070a4:	b480      	push	{r7}
 80070a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80070a8:	e7fe      	b.n	80070a8 <MemManage_Handler+0x4>

080070aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80070aa:	b480      	push	{r7}
 80070ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80070ae:	e7fe      	b.n	80070ae <BusFault_Handler+0x4>

080070b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80070b0:	b480      	push	{r7}
 80070b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80070b4:	e7fe      	b.n	80070b4 <UsageFault_Handler+0x4>

080070b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80070b6:	b480      	push	{r7}
 80070b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80070ba:	bf00      	nop
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80070c4:	b480      	push	{r7}
 80070c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80070c8:	bf00      	nop
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr

080070d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80070d2:	b480      	push	{r7}
 80070d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80070d6:	bf00      	nop
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80070e4:	f7f9 ffd4 	bl	8001090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80070e8:	bf00      	nop
 80070ea:	bd80      	pop	{r7, pc}

080070ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80070f0:	4802      	ldr	r0, [pc, #8]	; (80070fc <TIM4_IRQHandler+0x10>)
 80070f2:	f7fb ffd3 	bl	800309c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80070f6:	bf00      	nop
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	20000a84 	.word	0x20000a84

08007100 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007104:	4802      	ldr	r0, [pc, #8]	; (8007110 <USART2_IRQHandler+0x10>)
 8007106:	f7fc ffc7 	bl	8004098 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800710a:	bf00      	nop
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	20000ebc 	.word	0x20000ebc

08007114 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007114:	b480      	push	{r7}
 8007116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007118:	4b17      	ldr	r3, [pc, #92]	; (8007178 <SystemInit+0x64>)
 800711a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800711e:	4a16      	ldr	r2, [pc, #88]	; (8007178 <SystemInit+0x64>)
 8007120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007128:	4b14      	ldr	r3, [pc, #80]	; (800717c <SystemInit+0x68>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a13      	ldr	r2, [pc, #76]	; (800717c <SystemInit+0x68>)
 800712e:	f043 0301 	orr.w	r3, r3, #1
 8007132:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007134:	4b11      	ldr	r3, [pc, #68]	; (800717c <SystemInit+0x68>)
 8007136:	2200      	movs	r2, #0
 8007138:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800713a:	4b10      	ldr	r3, [pc, #64]	; (800717c <SystemInit+0x68>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a0f      	ldr	r2, [pc, #60]	; (800717c <SystemInit+0x68>)
 8007140:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007144:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007148:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800714a:	4b0c      	ldr	r3, [pc, #48]	; (800717c <SystemInit+0x68>)
 800714c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007150:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007152:	4b0a      	ldr	r3, [pc, #40]	; (800717c <SystemInit+0x68>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a09      	ldr	r2, [pc, #36]	; (800717c <SystemInit+0x68>)
 8007158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800715c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800715e:	4b07      	ldr	r3, [pc, #28]	; (800717c <SystemInit+0x68>)
 8007160:	2200      	movs	r2, #0
 8007162:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <SystemInit+0x64>)
 8007166:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800716a:	609a      	str	r2, [r3, #8]
#endif
}
 800716c:	bf00      	nop
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	e000ed00 	.word	0xe000ed00
 800717c:	40021000 	.word	0x40021000

08007180 <constrainAngle>:
#include "utils.h"

double constrainAngle(double x){
 8007180:	b590      	push	{r4, r7, lr}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	ed87 0b00 	vstr	d0, [r7]
    x = fmod(x + PI,2*PI);
 800718a:	a321      	add	r3, pc, #132	; (adr r3, 8007210 <constrainAngle+0x90>)
 800718c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007190:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007194:	f7f9 f87a 	bl	800028c <__adddf3>
 8007198:	4603      	mov	r3, r0
 800719a:	460c      	mov	r4, r1
 800719c:	ec44 3b17 	vmov	d7, r3, r4
 80071a0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8007208 <constrainAngle+0x88>
 80071a4:	eeb0 0a47 	vmov.f32	s0, s14
 80071a8:	eef0 0a67 	vmov.f32	s1, s15
 80071ac:	f004 fe0a 	bl	800bdc4 <fmod>
 80071b0:	ed87 0b00 	vstr	d0, [r7]
    if (x < 0)
 80071b4:	f04f 0200 	mov.w	r2, #0
 80071b8:	f04f 0300 	mov.w	r3, #0
 80071bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071c0:	f7f9 fc8c 	bl	8000adc <__aeabi_dcmplt>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <constrainAngle+0x60>
        x += 2*PI;
 80071ca:	a30f      	add	r3, pc, #60	; (adr r3, 8007208 <constrainAngle+0x88>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071d4:	f7f9 f85a 	bl	800028c <__adddf3>
 80071d8:	4603      	mov	r3, r0
 80071da:	460c      	mov	r4, r1
 80071dc:	e9c7 3400 	strd	r3, r4, [r7]
    return x - PI;
 80071e0:	a30b      	add	r3, pc, #44	; (adr r3, 8007210 <constrainAngle+0x90>)
 80071e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071ea:	f7f9 f84d 	bl	8000288 <__aeabi_dsub>
 80071ee:	4603      	mov	r3, r0
 80071f0:	460c      	mov	r4, r1
 80071f2:	ec44 3b17 	vmov	d7, r3, r4
}
 80071f6:	eeb0 0a47 	vmov.f32	s0, s14
 80071fa:	eef0 0a67 	vmov.f32	s1, s15
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	bd90      	pop	{r4, r7, pc}
 8007204:	f3af 8000 	nop.w
 8007208:	54442d18 	.word	0x54442d18
 800720c:	401921fb 	.word	0x401921fb
 8007210:	54442d18 	.word	0x54442d18
 8007214:	400921fb 	.word	0x400921fb

08007218 <__libc_init_array>:
 8007218:	b570      	push	{r4, r5, r6, lr}
 800721a:	4e0d      	ldr	r6, [pc, #52]	; (8007250 <__libc_init_array+0x38>)
 800721c:	4c0d      	ldr	r4, [pc, #52]	; (8007254 <__libc_init_array+0x3c>)
 800721e:	1ba4      	subs	r4, r4, r6
 8007220:	10a4      	asrs	r4, r4, #2
 8007222:	2500      	movs	r5, #0
 8007224:	42a5      	cmp	r5, r4
 8007226:	d109      	bne.n	800723c <__libc_init_array+0x24>
 8007228:	4e0b      	ldr	r6, [pc, #44]	; (8007258 <__libc_init_array+0x40>)
 800722a:	4c0c      	ldr	r4, [pc, #48]	; (800725c <__libc_init_array+0x44>)
 800722c:	f007 f9bc 	bl	800e5a8 <_init>
 8007230:	1ba4      	subs	r4, r4, r6
 8007232:	10a4      	asrs	r4, r4, #2
 8007234:	2500      	movs	r5, #0
 8007236:	42a5      	cmp	r5, r4
 8007238:	d105      	bne.n	8007246 <__libc_init_array+0x2e>
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007240:	4798      	blx	r3
 8007242:	3501      	adds	r5, #1
 8007244:	e7ee      	b.n	8007224 <__libc_init_array+0xc>
 8007246:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800724a:	4798      	blx	r3
 800724c:	3501      	adds	r5, #1
 800724e:	e7f2      	b.n	8007236 <__libc_init_array+0x1e>
 8007250:	0800eb80 	.word	0x0800eb80
 8007254:	0800eb80 	.word	0x0800eb80
 8007258:	0800eb80 	.word	0x0800eb80
 800725c:	0800eb88 	.word	0x0800eb88

08007260 <memset>:
 8007260:	4402      	add	r2, r0
 8007262:	4603      	mov	r3, r0
 8007264:	4293      	cmp	r3, r2
 8007266:	d100      	bne.n	800726a <memset+0xa>
 8007268:	4770      	bx	lr
 800726a:	f803 1b01 	strb.w	r1, [r3], #1
 800726e:	e7f9      	b.n	8007264 <memset+0x4>

08007270 <sprintf>:
 8007270:	b40e      	push	{r1, r2, r3}
 8007272:	b500      	push	{lr}
 8007274:	b09c      	sub	sp, #112	; 0x70
 8007276:	ab1d      	add	r3, sp, #116	; 0x74
 8007278:	9002      	str	r0, [sp, #8]
 800727a:	9006      	str	r0, [sp, #24]
 800727c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007280:	4809      	ldr	r0, [pc, #36]	; (80072a8 <sprintf+0x38>)
 8007282:	9107      	str	r1, [sp, #28]
 8007284:	9104      	str	r1, [sp, #16]
 8007286:	4909      	ldr	r1, [pc, #36]	; (80072ac <sprintf+0x3c>)
 8007288:	f853 2b04 	ldr.w	r2, [r3], #4
 800728c:	9105      	str	r1, [sp, #20]
 800728e:	6800      	ldr	r0, [r0, #0]
 8007290:	9301      	str	r3, [sp, #4]
 8007292:	a902      	add	r1, sp, #8
 8007294:	f000 fec4 	bl	8008020 <_svfprintf_r>
 8007298:	9b02      	ldr	r3, [sp, #8]
 800729a:	2200      	movs	r2, #0
 800729c:	701a      	strb	r2, [r3, #0]
 800729e:	b01c      	add	sp, #112	; 0x70
 80072a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072a4:	b003      	add	sp, #12
 80072a6:	4770      	bx	lr
 80072a8:	20000010 	.word	0x20000010
 80072ac:	ffff0208 	.word	0xffff0208

080072b0 <sulp>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	4604      	mov	r4, r0
 80072b4:	460d      	mov	r5, r1
 80072b6:	ec45 4b10 	vmov	d0, r4, r5
 80072ba:	4616      	mov	r6, r2
 80072bc:	f004 f874 	bl	800b3a8 <__ulp>
 80072c0:	ec51 0b10 	vmov	r0, r1, d0
 80072c4:	b17e      	cbz	r6, 80072e6 <sulp+0x36>
 80072c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80072ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	dd09      	ble.n	80072e6 <sulp+0x36>
 80072d2:	051b      	lsls	r3, r3, #20
 80072d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80072d8:	2400      	movs	r4, #0
 80072da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80072de:	4622      	mov	r2, r4
 80072e0:	462b      	mov	r3, r5
 80072e2:	f7f9 f989 	bl	80005f8 <__aeabi_dmul>
 80072e6:	bd70      	pop	{r4, r5, r6, pc}

080072e8 <_strtod_l>:
 80072e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ec:	461f      	mov	r7, r3
 80072ee:	b0a1      	sub	sp, #132	; 0x84
 80072f0:	2300      	movs	r3, #0
 80072f2:	4681      	mov	r9, r0
 80072f4:	4638      	mov	r0, r7
 80072f6:	460e      	mov	r6, r1
 80072f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80072fa:	931c      	str	r3, [sp, #112]	; 0x70
 80072fc:	f003 fb41 	bl	800a982 <__localeconv_l>
 8007300:	4680      	mov	r8, r0
 8007302:	6800      	ldr	r0, [r0, #0]
 8007304:	f7f8 ff64 	bl	80001d0 <strlen>
 8007308:	f04f 0a00 	mov.w	sl, #0
 800730c:	4604      	mov	r4, r0
 800730e:	f04f 0b00 	mov.w	fp, #0
 8007312:	961b      	str	r6, [sp, #108]	; 0x6c
 8007314:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007316:	781a      	ldrb	r2, [r3, #0]
 8007318:	2a0d      	cmp	r2, #13
 800731a:	d832      	bhi.n	8007382 <_strtod_l+0x9a>
 800731c:	2a09      	cmp	r2, #9
 800731e:	d236      	bcs.n	800738e <_strtod_l+0xa6>
 8007320:	2a00      	cmp	r2, #0
 8007322:	d03e      	beq.n	80073a2 <_strtod_l+0xba>
 8007324:	2300      	movs	r3, #0
 8007326:	930d      	str	r3, [sp, #52]	; 0x34
 8007328:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800732a:	782b      	ldrb	r3, [r5, #0]
 800732c:	2b30      	cmp	r3, #48	; 0x30
 800732e:	f040 80ac 	bne.w	800748a <_strtod_l+0x1a2>
 8007332:	786b      	ldrb	r3, [r5, #1]
 8007334:	2b58      	cmp	r3, #88	; 0x58
 8007336:	d001      	beq.n	800733c <_strtod_l+0x54>
 8007338:	2b78      	cmp	r3, #120	; 0x78
 800733a:	d167      	bne.n	800740c <_strtod_l+0x124>
 800733c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800733e:	9301      	str	r3, [sp, #4]
 8007340:	ab1c      	add	r3, sp, #112	; 0x70
 8007342:	9300      	str	r3, [sp, #0]
 8007344:	9702      	str	r7, [sp, #8]
 8007346:	ab1d      	add	r3, sp, #116	; 0x74
 8007348:	4a88      	ldr	r2, [pc, #544]	; (800756c <_strtod_l+0x284>)
 800734a:	a91b      	add	r1, sp, #108	; 0x6c
 800734c:	4648      	mov	r0, r9
 800734e:	f003 f83e 	bl	800a3ce <__gethex>
 8007352:	f010 0407 	ands.w	r4, r0, #7
 8007356:	4606      	mov	r6, r0
 8007358:	d005      	beq.n	8007366 <_strtod_l+0x7e>
 800735a:	2c06      	cmp	r4, #6
 800735c:	d12b      	bne.n	80073b6 <_strtod_l+0xce>
 800735e:	3501      	adds	r5, #1
 8007360:	2300      	movs	r3, #0
 8007362:	951b      	str	r5, [sp, #108]	; 0x6c
 8007364:	930d      	str	r3, [sp, #52]	; 0x34
 8007366:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007368:	2b00      	cmp	r3, #0
 800736a:	f040 859a 	bne.w	8007ea2 <_strtod_l+0xbba>
 800736e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007370:	b1e3      	cbz	r3, 80073ac <_strtod_l+0xc4>
 8007372:	4652      	mov	r2, sl
 8007374:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007378:	ec43 2b10 	vmov	d0, r2, r3
 800737c:	b021      	add	sp, #132	; 0x84
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	2a2b      	cmp	r2, #43	; 0x2b
 8007384:	d015      	beq.n	80073b2 <_strtod_l+0xca>
 8007386:	2a2d      	cmp	r2, #45	; 0x2d
 8007388:	d004      	beq.n	8007394 <_strtod_l+0xac>
 800738a:	2a20      	cmp	r2, #32
 800738c:	d1ca      	bne.n	8007324 <_strtod_l+0x3c>
 800738e:	3301      	adds	r3, #1
 8007390:	931b      	str	r3, [sp, #108]	; 0x6c
 8007392:	e7bf      	b.n	8007314 <_strtod_l+0x2c>
 8007394:	2201      	movs	r2, #1
 8007396:	920d      	str	r2, [sp, #52]	; 0x34
 8007398:	1c5a      	adds	r2, r3, #1
 800739a:	921b      	str	r2, [sp, #108]	; 0x6c
 800739c:	785b      	ldrb	r3, [r3, #1]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1c2      	bne.n	8007328 <_strtod_l+0x40>
 80073a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f040 8579 	bne.w	8007e9e <_strtod_l+0xbb6>
 80073ac:	4652      	mov	r2, sl
 80073ae:	465b      	mov	r3, fp
 80073b0:	e7e2      	b.n	8007378 <_strtod_l+0x90>
 80073b2:	2200      	movs	r2, #0
 80073b4:	e7ef      	b.n	8007396 <_strtod_l+0xae>
 80073b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80073b8:	b13a      	cbz	r2, 80073ca <_strtod_l+0xe2>
 80073ba:	2135      	movs	r1, #53	; 0x35
 80073bc:	a81e      	add	r0, sp, #120	; 0x78
 80073be:	f004 f8eb 	bl	800b598 <__copybits>
 80073c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80073c4:	4648      	mov	r0, r9
 80073c6:	f003 fd74 	bl	800aeb2 <_Bfree>
 80073ca:	3c01      	subs	r4, #1
 80073cc:	2c04      	cmp	r4, #4
 80073ce:	d806      	bhi.n	80073de <_strtod_l+0xf6>
 80073d0:	e8df f004 	tbb	[pc, r4]
 80073d4:	1714030a 	.word	0x1714030a
 80073d8:	0a          	.byte	0x0a
 80073d9:	00          	.byte	0x00
 80073da:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80073de:	0730      	lsls	r0, r6, #28
 80073e0:	d5c1      	bpl.n	8007366 <_strtod_l+0x7e>
 80073e2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80073e6:	e7be      	b.n	8007366 <_strtod_l+0x7e>
 80073e8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80073ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80073ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80073f2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80073f6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80073fa:	e7f0      	b.n	80073de <_strtod_l+0xf6>
 80073fc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007570 <_strtod_l+0x288>
 8007400:	e7ed      	b.n	80073de <_strtod_l+0xf6>
 8007402:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007406:	f04f 3aff 	mov.w	sl, #4294967295
 800740a:	e7e8      	b.n	80073de <_strtod_l+0xf6>
 800740c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800740e:	1c5a      	adds	r2, r3, #1
 8007410:	921b      	str	r2, [sp, #108]	; 0x6c
 8007412:	785b      	ldrb	r3, [r3, #1]
 8007414:	2b30      	cmp	r3, #48	; 0x30
 8007416:	d0f9      	beq.n	800740c <_strtod_l+0x124>
 8007418:	2b00      	cmp	r3, #0
 800741a:	d0a4      	beq.n	8007366 <_strtod_l+0x7e>
 800741c:	2301      	movs	r3, #1
 800741e:	2500      	movs	r5, #0
 8007420:	9306      	str	r3, [sp, #24]
 8007422:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007424:	9308      	str	r3, [sp, #32]
 8007426:	9507      	str	r5, [sp, #28]
 8007428:	9505      	str	r5, [sp, #20]
 800742a:	220a      	movs	r2, #10
 800742c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800742e:	7807      	ldrb	r7, [r0, #0]
 8007430:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007434:	b2d9      	uxtb	r1, r3
 8007436:	2909      	cmp	r1, #9
 8007438:	d929      	bls.n	800748e <_strtod_l+0x1a6>
 800743a:	4622      	mov	r2, r4
 800743c:	f8d8 1000 	ldr.w	r1, [r8]
 8007440:	f004 f92c 	bl	800b69c <strncmp>
 8007444:	2800      	cmp	r0, #0
 8007446:	d031      	beq.n	80074ac <_strtod_l+0x1c4>
 8007448:	2000      	movs	r0, #0
 800744a:	9c05      	ldr	r4, [sp, #20]
 800744c:	9004      	str	r0, [sp, #16]
 800744e:	463b      	mov	r3, r7
 8007450:	4602      	mov	r2, r0
 8007452:	2b65      	cmp	r3, #101	; 0x65
 8007454:	d001      	beq.n	800745a <_strtod_l+0x172>
 8007456:	2b45      	cmp	r3, #69	; 0x45
 8007458:	d114      	bne.n	8007484 <_strtod_l+0x19c>
 800745a:	b924      	cbnz	r4, 8007466 <_strtod_l+0x17e>
 800745c:	b910      	cbnz	r0, 8007464 <_strtod_l+0x17c>
 800745e:	9b06      	ldr	r3, [sp, #24]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d09e      	beq.n	80073a2 <_strtod_l+0xba>
 8007464:	2400      	movs	r4, #0
 8007466:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007468:	1c73      	adds	r3, r6, #1
 800746a:	931b      	str	r3, [sp, #108]	; 0x6c
 800746c:	7873      	ldrb	r3, [r6, #1]
 800746e:	2b2b      	cmp	r3, #43	; 0x2b
 8007470:	d078      	beq.n	8007564 <_strtod_l+0x27c>
 8007472:	2b2d      	cmp	r3, #45	; 0x2d
 8007474:	d070      	beq.n	8007558 <_strtod_l+0x270>
 8007476:	f04f 0c00 	mov.w	ip, #0
 800747a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800747e:	2f09      	cmp	r7, #9
 8007480:	d97c      	bls.n	800757c <_strtod_l+0x294>
 8007482:	961b      	str	r6, [sp, #108]	; 0x6c
 8007484:	f04f 0e00 	mov.w	lr, #0
 8007488:	e09a      	b.n	80075c0 <_strtod_l+0x2d8>
 800748a:	2300      	movs	r3, #0
 800748c:	e7c7      	b.n	800741e <_strtod_l+0x136>
 800748e:	9905      	ldr	r1, [sp, #20]
 8007490:	2908      	cmp	r1, #8
 8007492:	bfdd      	ittte	le
 8007494:	9907      	ldrle	r1, [sp, #28]
 8007496:	fb02 3301 	mlale	r3, r2, r1, r3
 800749a:	9307      	strle	r3, [sp, #28]
 800749c:	fb02 3505 	mlagt	r5, r2, r5, r3
 80074a0:	9b05      	ldr	r3, [sp, #20]
 80074a2:	3001      	adds	r0, #1
 80074a4:	3301      	adds	r3, #1
 80074a6:	9305      	str	r3, [sp, #20]
 80074a8:	901b      	str	r0, [sp, #108]	; 0x6c
 80074aa:	e7bf      	b.n	800742c <_strtod_l+0x144>
 80074ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074ae:	191a      	adds	r2, r3, r4
 80074b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80074b2:	9a05      	ldr	r2, [sp, #20]
 80074b4:	5d1b      	ldrb	r3, [r3, r4]
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	d037      	beq.n	800752a <_strtod_l+0x242>
 80074ba:	9c05      	ldr	r4, [sp, #20]
 80074bc:	4602      	mov	r2, r0
 80074be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80074c2:	2909      	cmp	r1, #9
 80074c4:	d913      	bls.n	80074ee <_strtod_l+0x206>
 80074c6:	2101      	movs	r1, #1
 80074c8:	9104      	str	r1, [sp, #16]
 80074ca:	e7c2      	b.n	8007452 <_strtod_l+0x16a>
 80074cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80074d2:	785b      	ldrb	r3, [r3, #1]
 80074d4:	3001      	adds	r0, #1
 80074d6:	2b30      	cmp	r3, #48	; 0x30
 80074d8:	d0f8      	beq.n	80074cc <_strtod_l+0x1e4>
 80074da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80074de:	2a08      	cmp	r2, #8
 80074e0:	f200 84e4 	bhi.w	8007eac <_strtod_l+0xbc4>
 80074e4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80074e6:	9208      	str	r2, [sp, #32]
 80074e8:	4602      	mov	r2, r0
 80074ea:	2000      	movs	r0, #0
 80074ec:	4604      	mov	r4, r0
 80074ee:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80074f2:	f100 0101 	add.w	r1, r0, #1
 80074f6:	d012      	beq.n	800751e <_strtod_l+0x236>
 80074f8:	440a      	add	r2, r1
 80074fa:	eb00 0c04 	add.w	ip, r0, r4
 80074fe:	4621      	mov	r1, r4
 8007500:	270a      	movs	r7, #10
 8007502:	458c      	cmp	ip, r1
 8007504:	d113      	bne.n	800752e <_strtod_l+0x246>
 8007506:	1821      	adds	r1, r4, r0
 8007508:	2908      	cmp	r1, #8
 800750a:	f104 0401 	add.w	r4, r4, #1
 800750e:	4404      	add	r4, r0
 8007510:	dc19      	bgt.n	8007546 <_strtod_l+0x25e>
 8007512:	9b07      	ldr	r3, [sp, #28]
 8007514:	210a      	movs	r1, #10
 8007516:	fb01 e303 	mla	r3, r1, r3, lr
 800751a:	9307      	str	r3, [sp, #28]
 800751c:	2100      	movs	r1, #0
 800751e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007520:	1c58      	adds	r0, r3, #1
 8007522:	901b      	str	r0, [sp, #108]	; 0x6c
 8007524:	785b      	ldrb	r3, [r3, #1]
 8007526:	4608      	mov	r0, r1
 8007528:	e7c9      	b.n	80074be <_strtod_l+0x1d6>
 800752a:	9805      	ldr	r0, [sp, #20]
 800752c:	e7d3      	b.n	80074d6 <_strtod_l+0x1ee>
 800752e:	2908      	cmp	r1, #8
 8007530:	f101 0101 	add.w	r1, r1, #1
 8007534:	dc03      	bgt.n	800753e <_strtod_l+0x256>
 8007536:	9b07      	ldr	r3, [sp, #28]
 8007538:	437b      	muls	r3, r7
 800753a:	9307      	str	r3, [sp, #28]
 800753c:	e7e1      	b.n	8007502 <_strtod_l+0x21a>
 800753e:	2910      	cmp	r1, #16
 8007540:	bfd8      	it	le
 8007542:	437d      	mulle	r5, r7
 8007544:	e7dd      	b.n	8007502 <_strtod_l+0x21a>
 8007546:	2c10      	cmp	r4, #16
 8007548:	bfdc      	itt	le
 800754a:	210a      	movle	r1, #10
 800754c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007550:	e7e4      	b.n	800751c <_strtod_l+0x234>
 8007552:	2301      	movs	r3, #1
 8007554:	9304      	str	r3, [sp, #16]
 8007556:	e781      	b.n	800745c <_strtod_l+0x174>
 8007558:	f04f 0c01 	mov.w	ip, #1
 800755c:	1cb3      	adds	r3, r6, #2
 800755e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007560:	78b3      	ldrb	r3, [r6, #2]
 8007562:	e78a      	b.n	800747a <_strtod_l+0x192>
 8007564:	f04f 0c00 	mov.w	ip, #0
 8007568:	e7f8      	b.n	800755c <_strtod_l+0x274>
 800756a:	bf00      	nop
 800756c:	0800e63c 	.word	0x0800e63c
 8007570:	7ff00000 	.word	0x7ff00000
 8007574:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007576:	1c5f      	adds	r7, r3, #1
 8007578:	971b      	str	r7, [sp, #108]	; 0x6c
 800757a:	785b      	ldrb	r3, [r3, #1]
 800757c:	2b30      	cmp	r3, #48	; 0x30
 800757e:	d0f9      	beq.n	8007574 <_strtod_l+0x28c>
 8007580:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007584:	2f08      	cmp	r7, #8
 8007586:	f63f af7d 	bhi.w	8007484 <_strtod_l+0x19c>
 800758a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800758e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007590:	930a      	str	r3, [sp, #40]	; 0x28
 8007592:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007594:	1c5f      	adds	r7, r3, #1
 8007596:	971b      	str	r7, [sp, #108]	; 0x6c
 8007598:	785b      	ldrb	r3, [r3, #1]
 800759a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800759e:	f1b8 0f09 	cmp.w	r8, #9
 80075a2:	d937      	bls.n	8007614 <_strtod_l+0x32c>
 80075a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075a6:	1a7f      	subs	r7, r7, r1
 80075a8:	2f08      	cmp	r7, #8
 80075aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80075ae:	dc37      	bgt.n	8007620 <_strtod_l+0x338>
 80075b0:	45be      	cmp	lr, r7
 80075b2:	bfa8      	it	ge
 80075b4:	46be      	movge	lr, r7
 80075b6:	f1bc 0f00 	cmp.w	ip, #0
 80075ba:	d001      	beq.n	80075c0 <_strtod_l+0x2d8>
 80075bc:	f1ce 0e00 	rsb	lr, lr, #0
 80075c0:	2c00      	cmp	r4, #0
 80075c2:	d151      	bne.n	8007668 <_strtod_l+0x380>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	f47f aece 	bne.w	8007366 <_strtod_l+0x7e>
 80075ca:	9a06      	ldr	r2, [sp, #24]
 80075cc:	2a00      	cmp	r2, #0
 80075ce:	f47f aeca 	bne.w	8007366 <_strtod_l+0x7e>
 80075d2:	9a04      	ldr	r2, [sp, #16]
 80075d4:	2a00      	cmp	r2, #0
 80075d6:	f47f aee4 	bne.w	80073a2 <_strtod_l+0xba>
 80075da:	2b4e      	cmp	r3, #78	; 0x4e
 80075dc:	d027      	beq.n	800762e <_strtod_l+0x346>
 80075de:	dc21      	bgt.n	8007624 <_strtod_l+0x33c>
 80075e0:	2b49      	cmp	r3, #73	; 0x49
 80075e2:	f47f aede 	bne.w	80073a2 <_strtod_l+0xba>
 80075e6:	49a0      	ldr	r1, [pc, #640]	; (8007868 <_strtod_l+0x580>)
 80075e8:	a81b      	add	r0, sp, #108	; 0x6c
 80075ea:	f003 f923 	bl	800a834 <__match>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	f43f aed7 	beq.w	80073a2 <_strtod_l+0xba>
 80075f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80075f6:	499d      	ldr	r1, [pc, #628]	; (800786c <_strtod_l+0x584>)
 80075f8:	3b01      	subs	r3, #1
 80075fa:	a81b      	add	r0, sp, #108	; 0x6c
 80075fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80075fe:	f003 f919 	bl	800a834 <__match>
 8007602:	b910      	cbnz	r0, 800760a <_strtod_l+0x322>
 8007604:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007606:	3301      	adds	r3, #1
 8007608:	931b      	str	r3, [sp, #108]	; 0x6c
 800760a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007880 <_strtod_l+0x598>
 800760e:	f04f 0a00 	mov.w	sl, #0
 8007612:	e6a8      	b.n	8007366 <_strtod_l+0x7e>
 8007614:	210a      	movs	r1, #10
 8007616:	fb01 3e0e 	mla	lr, r1, lr, r3
 800761a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800761e:	e7b8      	b.n	8007592 <_strtod_l+0x2aa>
 8007620:	46be      	mov	lr, r7
 8007622:	e7c8      	b.n	80075b6 <_strtod_l+0x2ce>
 8007624:	2b69      	cmp	r3, #105	; 0x69
 8007626:	d0de      	beq.n	80075e6 <_strtod_l+0x2fe>
 8007628:	2b6e      	cmp	r3, #110	; 0x6e
 800762a:	f47f aeba 	bne.w	80073a2 <_strtod_l+0xba>
 800762e:	4990      	ldr	r1, [pc, #576]	; (8007870 <_strtod_l+0x588>)
 8007630:	a81b      	add	r0, sp, #108	; 0x6c
 8007632:	f003 f8ff 	bl	800a834 <__match>
 8007636:	2800      	cmp	r0, #0
 8007638:	f43f aeb3 	beq.w	80073a2 <_strtod_l+0xba>
 800763c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	2b28      	cmp	r3, #40	; 0x28
 8007642:	d10e      	bne.n	8007662 <_strtod_l+0x37a>
 8007644:	aa1e      	add	r2, sp, #120	; 0x78
 8007646:	498b      	ldr	r1, [pc, #556]	; (8007874 <_strtod_l+0x58c>)
 8007648:	a81b      	add	r0, sp, #108	; 0x6c
 800764a:	f003 f907 	bl	800a85c <__hexnan>
 800764e:	2805      	cmp	r0, #5
 8007650:	d107      	bne.n	8007662 <_strtod_l+0x37a>
 8007652:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007654:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007658:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800765c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007660:	e681      	b.n	8007366 <_strtod_l+0x7e>
 8007662:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007888 <_strtod_l+0x5a0>
 8007666:	e7d2      	b.n	800760e <_strtod_l+0x326>
 8007668:	ebae 0302 	sub.w	r3, lr, r2
 800766c:	9306      	str	r3, [sp, #24]
 800766e:	9b05      	ldr	r3, [sp, #20]
 8007670:	9807      	ldr	r0, [sp, #28]
 8007672:	2b00      	cmp	r3, #0
 8007674:	bf08      	it	eq
 8007676:	4623      	moveq	r3, r4
 8007678:	2c10      	cmp	r4, #16
 800767a:	9305      	str	r3, [sp, #20]
 800767c:	46a0      	mov	r8, r4
 800767e:	bfa8      	it	ge
 8007680:	f04f 0810 	movge.w	r8, #16
 8007684:	f7f8 ff3e 	bl	8000504 <__aeabi_ui2d>
 8007688:	2c09      	cmp	r4, #9
 800768a:	4682      	mov	sl, r0
 800768c:	468b      	mov	fp, r1
 800768e:	dc13      	bgt.n	80076b8 <_strtod_l+0x3d0>
 8007690:	9b06      	ldr	r3, [sp, #24]
 8007692:	2b00      	cmp	r3, #0
 8007694:	f43f ae67 	beq.w	8007366 <_strtod_l+0x7e>
 8007698:	9b06      	ldr	r3, [sp, #24]
 800769a:	dd7a      	ble.n	8007792 <_strtod_l+0x4aa>
 800769c:	2b16      	cmp	r3, #22
 800769e:	dc61      	bgt.n	8007764 <_strtod_l+0x47c>
 80076a0:	4a75      	ldr	r2, [pc, #468]	; (8007878 <_strtod_l+0x590>)
 80076a2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80076a6:	e9de 0100 	ldrd	r0, r1, [lr]
 80076aa:	4652      	mov	r2, sl
 80076ac:	465b      	mov	r3, fp
 80076ae:	f7f8 ffa3 	bl	80005f8 <__aeabi_dmul>
 80076b2:	4682      	mov	sl, r0
 80076b4:	468b      	mov	fp, r1
 80076b6:	e656      	b.n	8007366 <_strtod_l+0x7e>
 80076b8:	4b6f      	ldr	r3, [pc, #444]	; (8007878 <_strtod_l+0x590>)
 80076ba:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80076be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076c2:	f7f8 ff99 	bl	80005f8 <__aeabi_dmul>
 80076c6:	4606      	mov	r6, r0
 80076c8:	4628      	mov	r0, r5
 80076ca:	460f      	mov	r7, r1
 80076cc:	f7f8 ff1a 	bl	8000504 <__aeabi_ui2d>
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	4630      	mov	r0, r6
 80076d6:	4639      	mov	r1, r7
 80076d8:	f7f8 fdd8 	bl	800028c <__adddf3>
 80076dc:	2c0f      	cmp	r4, #15
 80076de:	4682      	mov	sl, r0
 80076e0:	468b      	mov	fp, r1
 80076e2:	ddd5      	ble.n	8007690 <_strtod_l+0x3a8>
 80076e4:	9b06      	ldr	r3, [sp, #24]
 80076e6:	eba4 0808 	sub.w	r8, r4, r8
 80076ea:	4498      	add	r8, r3
 80076ec:	f1b8 0f00 	cmp.w	r8, #0
 80076f0:	f340 8096 	ble.w	8007820 <_strtod_l+0x538>
 80076f4:	f018 030f 	ands.w	r3, r8, #15
 80076f8:	d00a      	beq.n	8007710 <_strtod_l+0x428>
 80076fa:	495f      	ldr	r1, [pc, #380]	; (8007878 <_strtod_l+0x590>)
 80076fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007700:	4652      	mov	r2, sl
 8007702:	465b      	mov	r3, fp
 8007704:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007708:	f7f8 ff76 	bl	80005f8 <__aeabi_dmul>
 800770c:	4682      	mov	sl, r0
 800770e:	468b      	mov	fp, r1
 8007710:	f038 080f 	bics.w	r8, r8, #15
 8007714:	d073      	beq.n	80077fe <_strtod_l+0x516>
 8007716:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800771a:	dd47      	ble.n	80077ac <_strtod_l+0x4c4>
 800771c:	2400      	movs	r4, #0
 800771e:	46a0      	mov	r8, r4
 8007720:	9407      	str	r4, [sp, #28]
 8007722:	9405      	str	r4, [sp, #20]
 8007724:	2322      	movs	r3, #34	; 0x22
 8007726:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007880 <_strtod_l+0x598>
 800772a:	f8c9 3000 	str.w	r3, [r9]
 800772e:	f04f 0a00 	mov.w	sl, #0
 8007732:	9b07      	ldr	r3, [sp, #28]
 8007734:	2b00      	cmp	r3, #0
 8007736:	f43f ae16 	beq.w	8007366 <_strtod_l+0x7e>
 800773a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800773c:	4648      	mov	r0, r9
 800773e:	f003 fbb8 	bl	800aeb2 <_Bfree>
 8007742:	9905      	ldr	r1, [sp, #20]
 8007744:	4648      	mov	r0, r9
 8007746:	f003 fbb4 	bl	800aeb2 <_Bfree>
 800774a:	4641      	mov	r1, r8
 800774c:	4648      	mov	r0, r9
 800774e:	f003 fbb0 	bl	800aeb2 <_Bfree>
 8007752:	9907      	ldr	r1, [sp, #28]
 8007754:	4648      	mov	r0, r9
 8007756:	f003 fbac 	bl	800aeb2 <_Bfree>
 800775a:	4621      	mov	r1, r4
 800775c:	4648      	mov	r0, r9
 800775e:	f003 fba8 	bl	800aeb2 <_Bfree>
 8007762:	e600      	b.n	8007366 <_strtod_l+0x7e>
 8007764:	9a06      	ldr	r2, [sp, #24]
 8007766:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800776a:	4293      	cmp	r3, r2
 800776c:	dbba      	blt.n	80076e4 <_strtod_l+0x3fc>
 800776e:	4d42      	ldr	r5, [pc, #264]	; (8007878 <_strtod_l+0x590>)
 8007770:	f1c4 040f 	rsb	r4, r4, #15
 8007774:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007778:	4652      	mov	r2, sl
 800777a:	465b      	mov	r3, fp
 800777c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007780:	f7f8 ff3a 	bl	80005f8 <__aeabi_dmul>
 8007784:	9b06      	ldr	r3, [sp, #24]
 8007786:	1b1c      	subs	r4, r3, r4
 8007788:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800778c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007790:	e78d      	b.n	80076ae <_strtod_l+0x3c6>
 8007792:	f113 0f16 	cmn.w	r3, #22
 8007796:	dba5      	blt.n	80076e4 <_strtod_l+0x3fc>
 8007798:	4a37      	ldr	r2, [pc, #220]	; (8007878 <_strtod_l+0x590>)
 800779a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800779e:	e9d2 2300 	ldrd	r2, r3, [r2]
 80077a2:	4650      	mov	r0, sl
 80077a4:	4659      	mov	r1, fp
 80077a6:	f7f9 f851 	bl	800084c <__aeabi_ddiv>
 80077aa:	e782      	b.n	80076b2 <_strtod_l+0x3ca>
 80077ac:	2300      	movs	r3, #0
 80077ae:	4e33      	ldr	r6, [pc, #204]	; (800787c <_strtod_l+0x594>)
 80077b0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80077b4:	4650      	mov	r0, sl
 80077b6:	4659      	mov	r1, fp
 80077b8:	461d      	mov	r5, r3
 80077ba:	f1b8 0f01 	cmp.w	r8, #1
 80077be:	dc21      	bgt.n	8007804 <_strtod_l+0x51c>
 80077c0:	b10b      	cbz	r3, 80077c6 <_strtod_l+0x4de>
 80077c2:	4682      	mov	sl, r0
 80077c4:	468b      	mov	fp, r1
 80077c6:	4b2d      	ldr	r3, [pc, #180]	; (800787c <_strtod_l+0x594>)
 80077c8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80077cc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80077d0:	4652      	mov	r2, sl
 80077d2:	465b      	mov	r3, fp
 80077d4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80077d8:	f7f8 ff0e 	bl	80005f8 <__aeabi_dmul>
 80077dc:	4b28      	ldr	r3, [pc, #160]	; (8007880 <_strtod_l+0x598>)
 80077de:	460a      	mov	r2, r1
 80077e0:	400b      	ands	r3, r1
 80077e2:	4928      	ldr	r1, [pc, #160]	; (8007884 <_strtod_l+0x59c>)
 80077e4:	428b      	cmp	r3, r1
 80077e6:	4682      	mov	sl, r0
 80077e8:	d898      	bhi.n	800771c <_strtod_l+0x434>
 80077ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80077ee:	428b      	cmp	r3, r1
 80077f0:	bf86      	itte	hi
 80077f2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800788c <_strtod_l+0x5a4>
 80077f6:	f04f 3aff 	movhi.w	sl, #4294967295
 80077fa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80077fe:	2300      	movs	r3, #0
 8007800:	9304      	str	r3, [sp, #16]
 8007802:	e077      	b.n	80078f4 <_strtod_l+0x60c>
 8007804:	f018 0f01 	tst.w	r8, #1
 8007808:	d006      	beq.n	8007818 <_strtod_l+0x530>
 800780a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800780e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007812:	f7f8 fef1 	bl	80005f8 <__aeabi_dmul>
 8007816:	2301      	movs	r3, #1
 8007818:	3501      	adds	r5, #1
 800781a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800781e:	e7cc      	b.n	80077ba <_strtod_l+0x4d2>
 8007820:	d0ed      	beq.n	80077fe <_strtod_l+0x516>
 8007822:	f1c8 0800 	rsb	r8, r8, #0
 8007826:	f018 020f 	ands.w	r2, r8, #15
 800782a:	d00a      	beq.n	8007842 <_strtod_l+0x55a>
 800782c:	4b12      	ldr	r3, [pc, #72]	; (8007878 <_strtod_l+0x590>)
 800782e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007832:	4650      	mov	r0, sl
 8007834:	4659      	mov	r1, fp
 8007836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783a:	f7f9 f807 	bl	800084c <__aeabi_ddiv>
 800783e:	4682      	mov	sl, r0
 8007840:	468b      	mov	fp, r1
 8007842:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007846:	d0da      	beq.n	80077fe <_strtod_l+0x516>
 8007848:	f1b8 0f1f 	cmp.w	r8, #31
 800784c:	dd20      	ble.n	8007890 <_strtod_l+0x5a8>
 800784e:	2400      	movs	r4, #0
 8007850:	46a0      	mov	r8, r4
 8007852:	9407      	str	r4, [sp, #28]
 8007854:	9405      	str	r4, [sp, #20]
 8007856:	2322      	movs	r3, #34	; 0x22
 8007858:	f04f 0a00 	mov.w	sl, #0
 800785c:	f04f 0b00 	mov.w	fp, #0
 8007860:	f8c9 3000 	str.w	r3, [r9]
 8007864:	e765      	b.n	8007732 <_strtod_l+0x44a>
 8007866:	bf00      	nop
 8007868:	0800e695 	.word	0x0800e695
 800786c:	0800e6e7 	.word	0x0800e6e7
 8007870:	0800e69d 	.word	0x0800e69d
 8007874:	0800e650 	.word	0x0800e650
 8007878:	0800e728 	.word	0x0800e728
 800787c:	0800e700 	.word	0x0800e700
 8007880:	7ff00000 	.word	0x7ff00000
 8007884:	7ca00000 	.word	0x7ca00000
 8007888:	fff80000 	.word	0xfff80000
 800788c:	7fefffff 	.word	0x7fefffff
 8007890:	f018 0310 	ands.w	r3, r8, #16
 8007894:	bf18      	it	ne
 8007896:	236a      	movne	r3, #106	; 0x6a
 8007898:	4da0      	ldr	r5, [pc, #640]	; (8007b1c <_strtod_l+0x834>)
 800789a:	9304      	str	r3, [sp, #16]
 800789c:	4650      	mov	r0, sl
 800789e:	4659      	mov	r1, fp
 80078a0:	2300      	movs	r3, #0
 80078a2:	f1b8 0f00 	cmp.w	r8, #0
 80078a6:	f300 810a 	bgt.w	8007abe <_strtod_l+0x7d6>
 80078aa:	b10b      	cbz	r3, 80078b0 <_strtod_l+0x5c8>
 80078ac:	4682      	mov	sl, r0
 80078ae:	468b      	mov	fp, r1
 80078b0:	9b04      	ldr	r3, [sp, #16]
 80078b2:	b1bb      	cbz	r3, 80078e4 <_strtod_l+0x5fc>
 80078b4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80078b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078bc:	2b00      	cmp	r3, #0
 80078be:	4659      	mov	r1, fp
 80078c0:	dd10      	ble.n	80078e4 <_strtod_l+0x5fc>
 80078c2:	2b1f      	cmp	r3, #31
 80078c4:	f340 8107 	ble.w	8007ad6 <_strtod_l+0x7ee>
 80078c8:	2b34      	cmp	r3, #52	; 0x34
 80078ca:	bfde      	ittt	le
 80078cc:	3b20      	suble	r3, #32
 80078ce:	f04f 32ff 	movle.w	r2, #4294967295
 80078d2:	fa02 f303 	lslle.w	r3, r2, r3
 80078d6:	f04f 0a00 	mov.w	sl, #0
 80078da:	bfcc      	ite	gt
 80078dc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80078e0:	ea03 0b01 	andle.w	fp, r3, r1
 80078e4:	2200      	movs	r2, #0
 80078e6:	2300      	movs	r3, #0
 80078e8:	4650      	mov	r0, sl
 80078ea:	4659      	mov	r1, fp
 80078ec:	f7f9 f8ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d1ac      	bne.n	800784e <_strtod_l+0x566>
 80078f4:	9b07      	ldr	r3, [sp, #28]
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	9a05      	ldr	r2, [sp, #20]
 80078fa:	9908      	ldr	r1, [sp, #32]
 80078fc:	4623      	mov	r3, r4
 80078fe:	4648      	mov	r0, r9
 8007900:	f003 fb1b 	bl	800af3a <__s2b>
 8007904:	9007      	str	r0, [sp, #28]
 8007906:	2800      	cmp	r0, #0
 8007908:	f43f af08 	beq.w	800771c <_strtod_l+0x434>
 800790c:	9a06      	ldr	r2, [sp, #24]
 800790e:	9b06      	ldr	r3, [sp, #24]
 8007910:	2a00      	cmp	r2, #0
 8007912:	f1c3 0300 	rsb	r3, r3, #0
 8007916:	bfa8      	it	ge
 8007918:	2300      	movge	r3, #0
 800791a:	930e      	str	r3, [sp, #56]	; 0x38
 800791c:	2400      	movs	r4, #0
 800791e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007922:	9316      	str	r3, [sp, #88]	; 0x58
 8007924:	46a0      	mov	r8, r4
 8007926:	9b07      	ldr	r3, [sp, #28]
 8007928:	4648      	mov	r0, r9
 800792a:	6859      	ldr	r1, [r3, #4]
 800792c:	f003 fa9c 	bl	800ae68 <_Balloc>
 8007930:	9005      	str	r0, [sp, #20]
 8007932:	2800      	cmp	r0, #0
 8007934:	f43f aef6 	beq.w	8007724 <_strtod_l+0x43c>
 8007938:	9b07      	ldr	r3, [sp, #28]
 800793a:	691a      	ldr	r2, [r3, #16]
 800793c:	3202      	adds	r2, #2
 800793e:	f103 010c 	add.w	r1, r3, #12
 8007942:	0092      	lsls	r2, r2, #2
 8007944:	300c      	adds	r0, #12
 8007946:	f003 fa77 	bl	800ae38 <memcpy>
 800794a:	aa1e      	add	r2, sp, #120	; 0x78
 800794c:	a91d      	add	r1, sp, #116	; 0x74
 800794e:	ec4b ab10 	vmov	d0, sl, fp
 8007952:	4648      	mov	r0, r9
 8007954:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007958:	f003 fd9c 	bl	800b494 <__d2b>
 800795c:	901c      	str	r0, [sp, #112]	; 0x70
 800795e:	2800      	cmp	r0, #0
 8007960:	f43f aee0 	beq.w	8007724 <_strtod_l+0x43c>
 8007964:	2101      	movs	r1, #1
 8007966:	4648      	mov	r0, r9
 8007968:	f003 fb73 	bl	800b052 <__i2b>
 800796c:	4680      	mov	r8, r0
 800796e:	2800      	cmp	r0, #0
 8007970:	f43f aed8 	beq.w	8007724 <_strtod_l+0x43c>
 8007974:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007976:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007978:	2e00      	cmp	r6, #0
 800797a:	bfab      	itete	ge
 800797c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800797e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007980:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007982:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007984:	bfac      	ite	ge
 8007986:	18f7      	addge	r7, r6, r3
 8007988:	1b9d      	sublt	r5, r3, r6
 800798a:	9b04      	ldr	r3, [sp, #16]
 800798c:	1af6      	subs	r6, r6, r3
 800798e:	4416      	add	r6, r2
 8007990:	4b63      	ldr	r3, [pc, #396]	; (8007b20 <_strtod_l+0x838>)
 8007992:	3e01      	subs	r6, #1
 8007994:	429e      	cmp	r6, r3
 8007996:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800799a:	f280 80af 	bge.w	8007afc <_strtod_l+0x814>
 800799e:	1b9b      	subs	r3, r3, r6
 80079a0:	2b1f      	cmp	r3, #31
 80079a2:	eba2 0203 	sub.w	r2, r2, r3
 80079a6:	f04f 0101 	mov.w	r1, #1
 80079aa:	f300 809b 	bgt.w	8007ae4 <_strtod_l+0x7fc>
 80079ae:	fa01 f303 	lsl.w	r3, r1, r3
 80079b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80079b4:	2300      	movs	r3, #0
 80079b6:	930a      	str	r3, [sp, #40]	; 0x28
 80079b8:	18be      	adds	r6, r7, r2
 80079ba:	9b04      	ldr	r3, [sp, #16]
 80079bc:	42b7      	cmp	r7, r6
 80079be:	4415      	add	r5, r2
 80079c0:	441d      	add	r5, r3
 80079c2:	463b      	mov	r3, r7
 80079c4:	bfa8      	it	ge
 80079c6:	4633      	movge	r3, r6
 80079c8:	42ab      	cmp	r3, r5
 80079ca:	bfa8      	it	ge
 80079cc:	462b      	movge	r3, r5
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	bfc2      	ittt	gt
 80079d2:	1af6      	subgt	r6, r6, r3
 80079d4:	1aed      	subgt	r5, r5, r3
 80079d6:	1aff      	subgt	r7, r7, r3
 80079d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079da:	b1bb      	cbz	r3, 8007a0c <_strtod_l+0x724>
 80079dc:	4641      	mov	r1, r8
 80079de:	461a      	mov	r2, r3
 80079e0:	4648      	mov	r0, r9
 80079e2:	f003 fbd5 	bl	800b190 <__pow5mult>
 80079e6:	4680      	mov	r8, r0
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f43f ae9b 	beq.w	8007724 <_strtod_l+0x43c>
 80079ee:	4601      	mov	r1, r0
 80079f0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80079f2:	4648      	mov	r0, r9
 80079f4:	f003 fb36 	bl	800b064 <__multiply>
 80079f8:	900c      	str	r0, [sp, #48]	; 0x30
 80079fa:	2800      	cmp	r0, #0
 80079fc:	f43f ae92 	beq.w	8007724 <_strtod_l+0x43c>
 8007a00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007a02:	4648      	mov	r0, r9
 8007a04:	f003 fa55 	bl	800aeb2 <_Bfree>
 8007a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a0a:	931c      	str	r3, [sp, #112]	; 0x70
 8007a0c:	2e00      	cmp	r6, #0
 8007a0e:	dc7a      	bgt.n	8007b06 <_strtod_l+0x81e>
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dd08      	ble.n	8007a28 <_strtod_l+0x740>
 8007a16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007a18:	9905      	ldr	r1, [sp, #20]
 8007a1a:	4648      	mov	r0, r9
 8007a1c:	f003 fbb8 	bl	800b190 <__pow5mult>
 8007a20:	9005      	str	r0, [sp, #20]
 8007a22:	2800      	cmp	r0, #0
 8007a24:	f43f ae7e 	beq.w	8007724 <_strtod_l+0x43c>
 8007a28:	2d00      	cmp	r5, #0
 8007a2a:	dd08      	ble.n	8007a3e <_strtod_l+0x756>
 8007a2c:	462a      	mov	r2, r5
 8007a2e:	9905      	ldr	r1, [sp, #20]
 8007a30:	4648      	mov	r0, r9
 8007a32:	f003 fbed 	bl	800b210 <__lshift>
 8007a36:	9005      	str	r0, [sp, #20]
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f43f ae73 	beq.w	8007724 <_strtod_l+0x43c>
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	dd08      	ble.n	8007a54 <_strtod_l+0x76c>
 8007a42:	4641      	mov	r1, r8
 8007a44:	463a      	mov	r2, r7
 8007a46:	4648      	mov	r0, r9
 8007a48:	f003 fbe2 	bl	800b210 <__lshift>
 8007a4c:	4680      	mov	r8, r0
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	f43f ae68 	beq.w	8007724 <_strtod_l+0x43c>
 8007a54:	9a05      	ldr	r2, [sp, #20]
 8007a56:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007a58:	4648      	mov	r0, r9
 8007a5a:	f003 fc47 	bl	800b2ec <__mdiff>
 8007a5e:	4604      	mov	r4, r0
 8007a60:	2800      	cmp	r0, #0
 8007a62:	f43f ae5f 	beq.w	8007724 <_strtod_l+0x43c>
 8007a66:	68c3      	ldr	r3, [r0, #12]
 8007a68:	930c      	str	r3, [sp, #48]	; 0x30
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	60c3      	str	r3, [r0, #12]
 8007a6e:	4641      	mov	r1, r8
 8007a70:	f003 fc22 	bl	800b2b8 <__mcmp>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	da55      	bge.n	8007b24 <_strtod_l+0x83c>
 8007a78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a7a:	b9e3      	cbnz	r3, 8007ab6 <_strtod_l+0x7ce>
 8007a7c:	f1ba 0f00 	cmp.w	sl, #0
 8007a80:	d119      	bne.n	8007ab6 <_strtod_l+0x7ce>
 8007a82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a86:	b9b3      	cbnz	r3, 8007ab6 <_strtod_l+0x7ce>
 8007a88:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007a8c:	0d1b      	lsrs	r3, r3, #20
 8007a8e:	051b      	lsls	r3, r3, #20
 8007a90:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007a94:	d90f      	bls.n	8007ab6 <_strtod_l+0x7ce>
 8007a96:	6963      	ldr	r3, [r4, #20]
 8007a98:	b913      	cbnz	r3, 8007aa0 <_strtod_l+0x7b8>
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	dd0a      	ble.n	8007ab6 <_strtod_l+0x7ce>
 8007aa0:	4621      	mov	r1, r4
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	4648      	mov	r0, r9
 8007aa6:	f003 fbb3 	bl	800b210 <__lshift>
 8007aaa:	4641      	mov	r1, r8
 8007aac:	4604      	mov	r4, r0
 8007aae:	f003 fc03 	bl	800b2b8 <__mcmp>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	dc67      	bgt.n	8007b86 <_strtod_l+0x89e>
 8007ab6:	9b04      	ldr	r3, [sp, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d171      	bne.n	8007ba0 <_strtod_l+0x8b8>
 8007abc:	e63d      	b.n	800773a <_strtod_l+0x452>
 8007abe:	f018 0f01 	tst.w	r8, #1
 8007ac2:	d004      	beq.n	8007ace <_strtod_l+0x7e6>
 8007ac4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ac8:	f7f8 fd96 	bl	80005f8 <__aeabi_dmul>
 8007acc:	2301      	movs	r3, #1
 8007ace:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007ad2:	3508      	adds	r5, #8
 8007ad4:	e6e5      	b.n	80078a2 <_strtod_l+0x5ba>
 8007ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8007ada:	fa02 f303 	lsl.w	r3, r2, r3
 8007ade:	ea03 0a0a 	and.w	sl, r3, sl
 8007ae2:	e6ff      	b.n	80078e4 <_strtod_l+0x5fc>
 8007ae4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007ae8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007aec:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007af0:	36e2      	adds	r6, #226	; 0xe2
 8007af2:	fa01 f306 	lsl.w	r3, r1, r6
 8007af6:	930a      	str	r3, [sp, #40]	; 0x28
 8007af8:	910f      	str	r1, [sp, #60]	; 0x3c
 8007afa:	e75d      	b.n	80079b8 <_strtod_l+0x6d0>
 8007afc:	2300      	movs	r3, #0
 8007afe:	930a      	str	r3, [sp, #40]	; 0x28
 8007b00:	2301      	movs	r3, #1
 8007b02:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b04:	e758      	b.n	80079b8 <_strtod_l+0x6d0>
 8007b06:	4632      	mov	r2, r6
 8007b08:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007b0a:	4648      	mov	r0, r9
 8007b0c:	f003 fb80 	bl	800b210 <__lshift>
 8007b10:	901c      	str	r0, [sp, #112]	; 0x70
 8007b12:	2800      	cmp	r0, #0
 8007b14:	f47f af7c 	bne.w	8007a10 <_strtod_l+0x728>
 8007b18:	e604      	b.n	8007724 <_strtod_l+0x43c>
 8007b1a:	bf00      	nop
 8007b1c:	0800e668 	.word	0x0800e668
 8007b20:	fffffc02 	.word	0xfffffc02
 8007b24:	465d      	mov	r5, fp
 8007b26:	f040 8086 	bne.w	8007c36 <_strtod_l+0x94e>
 8007b2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b30:	b32a      	cbz	r2, 8007b7e <_strtod_l+0x896>
 8007b32:	4aaf      	ldr	r2, [pc, #700]	; (8007df0 <_strtod_l+0xb08>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d153      	bne.n	8007be0 <_strtod_l+0x8f8>
 8007b38:	9b04      	ldr	r3, [sp, #16]
 8007b3a:	4650      	mov	r0, sl
 8007b3c:	b1d3      	cbz	r3, 8007b74 <_strtod_l+0x88c>
 8007b3e:	4aad      	ldr	r2, [pc, #692]	; (8007df4 <_strtod_l+0xb0c>)
 8007b40:	402a      	ands	r2, r5
 8007b42:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007b46:	f04f 31ff 	mov.w	r1, #4294967295
 8007b4a:	d816      	bhi.n	8007b7a <_strtod_l+0x892>
 8007b4c:	0d12      	lsrs	r2, r2, #20
 8007b4e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b52:	fa01 f303 	lsl.w	r3, r1, r3
 8007b56:	4298      	cmp	r0, r3
 8007b58:	d142      	bne.n	8007be0 <_strtod_l+0x8f8>
 8007b5a:	4ba7      	ldr	r3, [pc, #668]	; (8007df8 <_strtod_l+0xb10>)
 8007b5c:	429d      	cmp	r5, r3
 8007b5e:	d102      	bne.n	8007b66 <_strtod_l+0x87e>
 8007b60:	3001      	adds	r0, #1
 8007b62:	f43f addf 	beq.w	8007724 <_strtod_l+0x43c>
 8007b66:	4ba3      	ldr	r3, [pc, #652]	; (8007df4 <_strtod_l+0xb0c>)
 8007b68:	402b      	ands	r3, r5
 8007b6a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007b6e:	f04f 0a00 	mov.w	sl, #0
 8007b72:	e7a0      	b.n	8007ab6 <_strtod_l+0x7ce>
 8007b74:	f04f 33ff 	mov.w	r3, #4294967295
 8007b78:	e7ed      	b.n	8007b56 <_strtod_l+0x86e>
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	e7eb      	b.n	8007b56 <_strtod_l+0x86e>
 8007b7e:	bb7b      	cbnz	r3, 8007be0 <_strtod_l+0x8f8>
 8007b80:	f1ba 0f00 	cmp.w	sl, #0
 8007b84:	d12c      	bne.n	8007be0 <_strtod_l+0x8f8>
 8007b86:	9904      	ldr	r1, [sp, #16]
 8007b88:	4a9a      	ldr	r2, [pc, #616]	; (8007df4 <_strtod_l+0xb0c>)
 8007b8a:	465b      	mov	r3, fp
 8007b8c:	b1f1      	cbz	r1, 8007bcc <_strtod_l+0x8e4>
 8007b8e:	ea02 010b 	and.w	r1, r2, fp
 8007b92:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b96:	dc19      	bgt.n	8007bcc <_strtod_l+0x8e4>
 8007b98:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b9c:	f77f ae5b 	ble.w	8007856 <_strtod_l+0x56e>
 8007ba0:	4a96      	ldr	r2, [pc, #600]	; (8007dfc <_strtod_l+0xb14>)
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007ba8:	4650      	mov	r0, sl
 8007baa:	4659      	mov	r1, fp
 8007bac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007bb0:	f7f8 fd22 	bl	80005f8 <__aeabi_dmul>
 8007bb4:	4682      	mov	sl, r0
 8007bb6:	468b      	mov	fp, r1
 8007bb8:	2900      	cmp	r1, #0
 8007bba:	f47f adbe 	bne.w	800773a <_strtod_l+0x452>
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	f47f adbb 	bne.w	800773a <_strtod_l+0x452>
 8007bc4:	2322      	movs	r3, #34	; 0x22
 8007bc6:	f8c9 3000 	str.w	r3, [r9]
 8007bca:	e5b6      	b.n	800773a <_strtod_l+0x452>
 8007bcc:	4013      	ands	r3, r2
 8007bce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007bd2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007bd6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007bda:	f04f 3aff 	mov.w	sl, #4294967295
 8007bde:	e76a      	b.n	8007ab6 <_strtod_l+0x7ce>
 8007be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be2:	b193      	cbz	r3, 8007c0a <_strtod_l+0x922>
 8007be4:	422b      	tst	r3, r5
 8007be6:	f43f af66 	beq.w	8007ab6 <_strtod_l+0x7ce>
 8007bea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bec:	9a04      	ldr	r2, [sp, #16]
 8007bee:	4650      	mov	r0, sl
 8007bf0:	4659      	mov	r1, fp
 8007bf2:	b173      	cbz	r3, 8007c12 <_strtod_l+0x92a>
 8007bf4:	f7ff fb5c 	bl	80072b0 <sulp>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c00:	f7f8 fb44 	bl	800028c <__adddf3>
 8007c04:	4682      	mov	sl, r0
 8007c06:	468b      	mov	fp, r1
 8007c08:	e755      	b.n	8007ab6 <_strtod_l+0x7ce>
 8007c0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c0c:	ea13 0f0a 	tst.w	r3, sl
 8007c10:	e7e9      	b.n	8007be6 <_strtod_l+0x8fe>
 8007c12:	f7ff fb4d 	bl	80072b0 <sulp>
 8007c16:	4602      	mov	r2, r0
 8007c18:	460b      	mov	r3, r1
 8007c1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c1e:	f7f8 fb33 	bl	8000288 <__aeabi_dsub>
 8007c22:	2200      	movs	r2, #0
 8007c24:	2300      	movs	r3, #0
 8007c26:	4682      	mov	sl, r0
 8007c28:	468b      	mov	fp, r1
 8007c2a:	f7f8 ff4d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f47f ae11 	bne.w	8007856 <_strtod_l+0x56e>
 8007c34:	e73f      	b.n	8007ab6 <_strtod_l+0x7ce>
 8007c36:	4641      	mov	r1, r8
 8007c38:	4620      	mov	r0, r4
 8007c3a:	f003 fc7a 	bl	800b532 <__ratio>
 8007c3e:	ec57 6b10 	vmov	r6, r7, d0
 8007c42:	2200      	movs	r2, #0
 8007c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c48:	ee10 0a10 	vmov	r0, s0
 8007c4c:	4639      	mov	r1, r7
 8007c4e:	f7f8 ff4f 	bl	8000af0 <__aeabi_dcmple>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d077      	beq.n	8007d46 <_strtod_l+0xa5e>
 8007c56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d04a      	beq.n	8007cf2 <_strtod_l+0xa0a>
 8007c5c:	4b68      	ldr	r3, [pc, #416]	; (8007e00 <_strtod_l+0xb18>)
 8007c5e:	2200      	movs	r2, #0
 8007c60:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007c64:	4f66      	ldr	r7, [pc, #408]	; (8007e00 <_strtod_l+0xb18>)
 8007c66:	2600      	movs	r6, #0
 8007c68:	4b62      	ldr	r3, [pc, #392]	; (8007df4 <_strtod_l+0xb0c>)
 8007c6a:	402b      	ands	r3, r5
 8007c6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c70:	4b64      	ldr	r3, [pc, #400]	; (8007e04 <_strtod_l+0xb1c>)
 8007c72:	429a      	cmp	r2, r3
 8007c74:	f040 80ce 	bne.w	8007e14 <_strtod_l+0xb2c>
 8007c78:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c80:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007c84:	ec4b ab10 	vmov	d0, sl, fp
 8007c88:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007c8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007c90:	f003 fb8a 	bl	800b3a8 <__ulp>
 8007c94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c98:	ec53 2b10 	vmov	r2, r3, d0
 8007c9c:	f7f8 fcac 	bl	80005f8 <__aeabi_dmul>
 8007ca0:	4652      	mov	r2, sl
 8007ca2:	465b      	mov	r3, fp
 8007ca4:	f7f8 faf2 	bl	800028c <__adddf3>
 8007ca8:	460b      	mov	r3, r1
 8007caa:	4952      	ldr	r1, [pc, #328]	; (8007df4 <_strtod_l+0xb0c>)
 8007cac:	4a56      	ldr	r2, [pc, #344]	; (8007e08 <_strtod_l+0xb20>)
 8007cae:	4019      	ands	r1, r3
 8007cb0:	4291      	cmp	r1, r2
 8007cb2:	4682      	mov	sl, r0
 8007cb4:	d95b      	bls.n	8007d6e <_strtod_l+0xa86>
 8007cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d103      	bne.n	8007cc8 <_strtod_l+0x9e0>
 8007cc0:	9b08      	ldr	r3, [sp, #32]
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	f43f ad2e 	beq.w	8007724 <_strtod_l+0x43c>
 8007cc8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007df8 <_strtod_l+0xb10>
 8007ccc:	f04f 3aff 	mov.w	sl, #4294967295
 8007cd0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007cd2:	4648      	mov	r0, r9
 8007cd4:	f003 f8ed 	bl	800aeb2 <_Bfree>
 8007cd8:	9905      	ldr	r1, [sp, #20]
 8007cda:	4648      	mov	r0, r9
 8007cdc:	f003 f8e9 	bl	800aeb2 <_Bfree>
 8007ce0:	4641      	mov	r1, r8
 8007ce2:	4648      	mov	r0, r9
 8007ce4:	f003 f8e5 	bl	800aeb2 <_Bfree>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	4648      	mov	r0, r9
 8007cec:	f003 f8e1 	bl	800aeb2 <_Bfree>
 8007cf0:	e619      	b.n	8007926 <_strtod_l+0x63e>
 8007cf2:	f1ba 0f00 	cmp.w	sl, #0
 8007cf6:	d11a      	bne.n	8007d2e <_strtod_l+0xa46>
 8007cf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007cfc:	b9eb      	cbnz	r3, 8007d3a <_strtod_l+0xa52>
 8007cfe:	2200      	movs	r2, #0
 8007d00:	4b3f      	ldr	r3, [pc, #252]	; (8007e00 <_strtod_l+0xb18>)
 8007d02:	4630      	mov	r0, r6
 8007d04:	4639      	mov	r1, r7
 8007d06:	f7f8 fee9 	bl	8000adc <__aeabi_dcmplt>
 8007d0a:	b9c8      	cbnz	r0, 8007d40 <_strtod_l+0xa58>
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	2200      	movs	r2, #0
 8007d12:	4b3e      	ldr	r3, [pc, #248]	; (8007e0c <_strtod_l+0xb24>)
 8007d14:	f7f8 fc70 	bl	80005f8 <__aeabi_dmul>
 8007d18:	4606      	mov	r6, r0
 8007d1a:	460f      	mov	r7, r1
 8007d1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007d20:	9618      	str	r6, [sp, #96]	; 0x60
 8007d22:	9319      	str	r3, [sp, #100]	; 0x64
 8007d24:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007d28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007d2c:	e79c      	b.n	8007c68 <_strtod_l+0x980>
 8007d2e:	f1ba 0f01 	cmp.w	sl, #1
 8007d32:	d102      	bne.n	8007d3a <_strtod_l+0xa52>
 8007d34:	2d00      	cmp	r5, #0
 8007d36:	f43f ad8e 	beq.w	8007856 <_strtod_l+0x56e>
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	4b34      	ldr	r3, [pc, #208]	; (8007e10 <_strtod_l+0xb28>)
 8007d3e:	e78f      	b.n	8007c60 <_strtod_l+0x978>
 8007d40:	2600      	movs	r6, #0
 8007d42:	4f32      	ldr	r7, [pc, #200]	; (8007e0c <_strtod_l+0xb24>)
 8007d44:	e7ea      	b.n	8007d1c <_strtod_l+0xa34>
 8007d46:	4b31      	ldr	r3, [pc, #196]	; (8007e0c <_strtod_l+0xb24>)
 8007d48:	4630      	mov	r0, r6
 8007d4a:	4639      	mov	r1, r7
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f7f8 fc53 	bl	80005f8 <__aeabi_dmul>
 8007d52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d54:	4606      	mov	r6, r0
 8007d56:	460f      	mov	r7, r1
 8007d58:	b933      	cbnz	r3, 8007d68 <_strtod_l+0xa80>
 8007d5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d5e:	9010      	str	r0, [sp, #64]	; 0x40
 8007d60:	9311      	str	r3, [sp, #68]	; 0x44
 8007d62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d66:	e7df      	b.n	8007d28 <_strtod_l+0xa40>
 8007d68:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007d6c:	e7f9      	b.n	8007d62 <_strtod_l+0xa7a>
 8007d6e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007d72:	9b04      	ldr	r3, [sp, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1ab      	bne.n	8007cd0 <_strtod_l+0x9e8>
 8007d78:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007d7c:	0d1b      	lsrs	r3, r3, #20
 8007d7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d80:	051b      	lsls	r3, r3, #20
 8007d82:	429a      	cmp	r2, r3
 8007d84:	465d      	mov	r5, fp
 8007d86:	d1a3      	bne.n	8007cd0 <_strtod_l+0x9e8>
 8007d88:	4639      	mov	r1, r7
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7f8 fee4 	bl	8000b58 <__aeabi_d2iz>
 8007d90:	f7f8 fbc8 	bl	8000524 <__aeabi_i2d>
 8007d94:	460b      	mov	r3, r1
 8007d96:	4602      	mov	r2, r0
 8007d98:	4639      	mov	r1, r7
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	f7f8 fa74 	bl	8000288 <__aeabi_dsub>
 8007da0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007da2:	4606      	mov	r6, r0
 8007da4:	460f      	mov	r7, r1
 8007da6:	b933      	cbnz	r3, 8007db6 <_strtod_l+0xace>
 8007da8:	f1ba 0f00 	cmp.w	sl, #0
 8007dac:	d103      	bne.n	8007db6 <_strtod_l+0xace>
 8007dae:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007db2:	2d00      	cmp	r5, #0
 8007db4:	d06d      	beq.n	8007e92 <_strtod_l+0xbaa>
 8007db6:	a30a      	add	r3, pc, #40	; (adr r3, 8007de0 <_strtod_l+0xaf8>)
 8007db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	4639      	mov	r1, r7
 8007dc0:	f7f8 fe8c 	bl	8000adc <__aeabi_dcmplt>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	f47f acb8 	bne.w	800773a <_strtod_l+0x452>
 8007dca:	a307      	add	r3, pc, #28	; (adr r3, 8007de8 <_strtod_l+0xb00>)
 8007dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	4639      	mov	r1, r7
 8007dd4:	f7f8 fea0 	bl	8000b18 <__aeabi_dcmpgt>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	f43f af79 	beq.w	8007cd0 <_strtod_l+0x9e8>
 8007dde:	e4ac      	b.n	800773a <_strtod_l+0x452>
 8007de0:	94a03595 	.word	0x94a03595
 8007de4:	3fdfffff 	.word	0x3fdfffff
 8007de8:	35afe535 	.word	0x35afe535
 8007dec:	3fe00000 	.word	0x3fe00000
 8007df0:	000fffff 	.word	0x000fffff
 8007df4:	7ff00000 	.word	0x7ff00000
 8007df8:	7fefffff 	.word	0x7fefffff
 8007dfc:	39500000 	.word	0x39500000
 8007e00:	3ff00000 	.word	0x3ff00000
 8007e04:	7fe00000 	.word	0x7fe00000
 8007e08:	7c9fffff 	.word	0x7c9fffff
 8007e0c:	3fe00000 	.word	0x3fe00000
 8007e10:	bff00000 	.word	0xbff00000
 8007e14:	9b04      	ldr	r3, [sp, #16]
 8007e16:	b333      	cbz	r3, 8007e66 <_strtod_l+0xb7e>
 8007e18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e1e:	d822      	bhi.n	8007e66 <_strtod_l+0xb7e>
 8007e20:	a327      	add	r3, pc, #156	; (adr r3, 8007ec0 <_strtod_l+0xbd8>)
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	4630      	mov	r0, r6
 8007e28:	4639      	mov	r1, r7
 8007e2a:	f7f8 fe61 	bl	8000af0 <__aeabi_dcmple>
 8007e2e:	b1a0      	cbz	r0, 8007e5a <_strtod_l+0xb72>
 8007e30:	4639      	mov	r1, r7
 8007e32:	4630      	mov	r0, r6
 8007e34:	f7f8 feb8 	bl	8000ba8 <__aeabi_d2uiz>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	bf08      	it	eq
 8007e3c:	2001      	moveq	r0, #1
 8007e3e:	f7f8 fb61 	bl	8000504 <__aeabi_ui2d>
 8007e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e44:	4606      	mov	r6, r0
 8007e46:	460f      	mov	r7, r1
 8007e48:	bb03      	cbnz	r3, 8007e8c <_strtod_l+0xba4>
 8007e4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e4e:	9012      	str	r0, [sp, #72]	; 0x48
 8007e50:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e52:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007e56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e5e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007e62:	1a9b      	subs	r3, r3, r2
 8007e64:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e66:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007e6a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007e6e:	f003 fa9b 	bl	800b3a8 <__ulp>
 8007e72:	4650      	mov	r0, sl
 8007e74:	ec53 2b10 	vmov	r2, r3, d0
 8007e78:	4659      	mov	r1, fp
 8007e7a:	f7f8 fbbd 	bl	80005f8 <__aeabi_dmul>
 8007e7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007e82:	f7f8 fa03 	bl	800028c <__adddf3>
 8007e86:	4682      	mov	sl, r0
 8007e88:	468b      	mov	fp, r1
 8007e8a:	e772      	b.n	8007d72 <_strtod_l+0xa8a>
 8007e8c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007e90:	e7df      	b.n	8007e52 <_strtod_l+0xb6a>
 8007e92:	a30d      	add	r3, pc, #52	; (adr r3, 8007ec8 <_strtod_l+0xbe0>)
 8007e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e98:	f7f8 fe20 	bl	8000adc <__aeabi_dcmplt>
 8007e9c:	e79c      	b.n	8007dd8 <_strtod_l+0xaf0>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	930d      	str	r3, [sp, #52]	; 0x34
 8007ea2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ea4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ea6:	6013      	str	r3, [r2, #0]
 8007ea8:	f7ff ba61 	b.w	800736e <_strtod_l+0x86>
 8007eac:	2b65      	cmp	r3, #101	; 0x65
 8007eae:	f04f 0200 	mov.w	r2, #0
 8007eb2:	f43f ab4e 	beq.w	8007552 <_strtod_l+0x26a>
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	4614      	mov	r4, r2
 8007eba:	9104      	str	r1, [sp, #16]
 8007ebc:	f7ff bacb 	b.w	8007456 <_strtod_l+0x16e>
 8007ec0:	ffc00000 	.word	0xffc00000
 8007ec4:	41dfffff 	.word	0x41dfffff
 8007ec8:	94a03595 	.word	0x94a03595
 8007ecc:	3fcfffff 	.word	0x3fcfffff

08007ed0 <strtod>:
 8007ed0:	4b07      	ldr	r3, [pc, #28]	; (8007ef0 <strtod+0x20>)
 8007ed2:	4a08      	ldr	r2, [pc, #32]	; (8007ef4 <strtod+0x24>)
 8007ed4:	b410      	push	{r4}
 8007ed6:	681c      	ldr	r4, [r3, #0]
 8007ed8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	bf08      	it	eq
 8007ede:	4613      	moveq	r3, r2
 8007ee0:	460a      	mov	r2, r1
 8007ee2:	4601      	mov	r1, r0
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007eea:	f7ff b9fd 	b.w	80072e8 <_strtod_l>
 8007eee:	bf00      	nop
 8007ef0:	20000010 	.word	0x20000010
 8007ef4:	20000444 	.word	0x20000444

08007ef8 <_strtol_l.isra.0>:
 8007ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007efc:	4680      	mov	r8, r0
 8007efe:	4689      	mov	r9, r1
 8007f00:	4692      	mov	sl, r2
 8007f02:	461e      	mov	r6, r3
 8007f04:	460f      	mov	r7, r1
 8007f06:	463d      	mov	r5, r7
 8007f08:	9808      	ldr	r0, [sp, #32]
 8007f0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f0e:	f002 fd35 	bl	800a97c <__locale_ctype_ptr_l>
 8007f12:	4420      	add	r0, r4
 8007f14:	7843      	ldrb	r3, [r0, #1]
 8007f16:	f013 0308 	ands.w	r3, r3, #8
 8007f1a:	d132      	bne.n	8007f82 <_strtol_l.isra.0+0x8a>
 8007f1c:	2c2d      	cmp	r4, #45	; 0x2d
 8007f1e:	d132      	bne.n	8007f86 <_strtol_l.isra.0+0x8e>
 8007f20:	787c      	ldrb	r4, [r7, #1]
 8007f22:	1cbd      	adds	r5, r7, #2
 8007f24:	2201      	movs	r2, #1
 8007f26:	2e00      	cmp	r6, #0
 8007f28:	d05d      	beq.n	8007fe6 <_strtol_l.isra.0+0xee>
 8007f2a:	2e10      	cmp	r6, #16
 8007f2c:	d109      	bne.n	8007f42 <_strtol_l.isra.0+0x4a>
 8007f2e:	2c30      	cmp	r4, #48	; 0x30
 8007f30:	d107      	bne.n	8007f42 <_strtol_l.isra.0+0x4a>
 8007f32:	782b      	ldrb	r3, [r5, #0]
 8007f34:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007f38:	2b58      	cmp	r3, #88	; 0x58
 8007f3a:	d14f      	bne.n	8007fdc <_strtol_l.isra.0+0xe4>
 8007f3c:	786c      	ldrb	r4, [r5, #1]
 8007f3e:	2610      	movs	r6, #16
 8007f40:	3502      	adds	r5, #2
 8007f42:	2a00      	cmp	r2, #0
 8007f44:	bf14      	ite	ne
 8007f46:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007f4a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007f4e:	2700      	movs	r7, #0
 8007f50:	fbb1 fcf6 	udiv	ip, r1, r6
 8007f54:	4638      	mov	r0, r7
 8007f56:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007f5a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007f5e:	2b09      	cmp	r3, #9
 8007f60:	d817      	bhi.n	8007f92 <_strtol_l.isra.0+0x9a>
 8007f62:	461c      	mov	r4, r3
 8007f64:	42a6      	cmp	r6, r4
 8007f66:	dd23      	ble.n	8007fb0 <_strtol_l.isra.0+0xb8>
 8007f68:	1c7b      	adds	r3, r7, #1
 8007f6a:	d007      	beq.n	8007f7c <_strtol_l.isra.0+0x84>
 8007f6c:	4584      	cmp	ip, r0
 8007f6e:	d31c      	bcc.n	8007faa <_strtol_l.isra.0+0xb2>
 8007f70:	d101      	bne.n	8007f76 <_strtol_l.isra.0+0x7e>
 8007f72:	45a6      	cmp	lr, r4
 8007f74:	db19      	blt.n	8007faa <_strtol_l.isra.0+0xb2>
 8007f76:	fb00 4006 	mla	r0, r0, r6, r4
 8007f7a:	2701      	movs	r7, #1
 8007f7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f80:	e7eb      	b.n	8007f5a <_strtol_l.isra.0+0x62>
 8007f82:	462f      	mov	r7, r5
 8007f84:	e7bf      	b.n	8007f06 <_strtol_l.isra.0+0xe>
 8007f86:	2c2b      	cmp	r4, #43	; 0x2b
 8007f88:	bf04      	itt	eq
 8007f8a:	1cbd      	addeq	r5, r7, #2
 8007f8c:	787c      	ldrbeq	r4, [r7, #1]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	e7c9      	b.n	8007f26 <_strtol_l.isra.0+0x2e>
 8007f92:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007f96:	2b19      	cmp	r3, #25
 8007f98:	d801      	bhi.n	8007f9e <_strtol_l.isra.0+0xa6>
 8007f9a:	3c37      	subs	r4, #55	; 0x37
 8007f9c:	e7e2      	b.n	8007f64 <_strtol_l.isra.0+0x6c>
 8007f9e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007fa2:	2b19      	cmp	r3, #25
 8007fa4:	d804      	bhi.n	8007fb0 <_strtol_l.isra.0+0xb8>
 8007fa6:	3c57      	subs	r4, #87	; 0x57
 8007fa8:	e7dc      	b.n	8007f64 <_strtol_l.isra.0+0x6c>
 8007faa:	f04f 37ff 	mov.w	r7, #4294967295
 8007fae:	e7e5      	b.n	8007f7c <_strtol_l.isra.0+0x84>
 8007fb0:	1c7b      	adds	r3, r7, #1
 8007fb2:	d108      	bne.n	8007fc6 <_strtol_l.isra.0+0xce>
 8007fb4:	2322      	movs	r3, #34	; 0x22
 8007fb6:	f8c8 3000 	str.w	r3, [r8]
 8007fba:	4608      	mov	r0, r1
 8007fbc:	f1ba 0f00 	cmp.w	sl, #0
 8007fc0:	d107      	bne.n	8007fd2 <_strtol_l.isra.0+0xda>
 8007fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc6:	b102      	cbz	r2, 8007fca <_strtol_l.isra.0+0xd2>
 8007fc8:	4240      	negs	r0, r0
 8007fca:	f1ba 0f00 	cmp.w	sl, #0
 8007fce:	d0f8      	beq.n	8007fc2 <_strtol_l.isra.0+0xca>
 8007fd0:	b10f      	cbz	r7, 8007fd6 <_strtol_l.isra.0+0xde>
 8007fd2:	f105 39ff 	add.w	r9, r5, #4294967295
 8007fd6:	f8ca 9000 	str.w	r9, [sl]
 8007fda:	e7f2      	b.n	8007fc2 <_strtol_l.isra.0+0xca>
 8007fdc:	2430      	movs	r4, #48	; 0x30
 8007fde:	2e00      	cmp	r6, #0
 8007fe0:	d1af      	bne.n	8007f42 <_strtol_l.isra.0+0x4a>
 8007fe2:	2608      	movs	r6, #8
 8007fe4:	e7ad      	b.n	8007f42 <_strtol_l.isra.0+0x4a>
 8007fe6:	2c30      	cmp	r4, #48	; 0x30
 8007fe8:	d0a3      	beq.n	8007f32 <_strtol_l.isra.0+0x3a>
 8007fea:	260a      	movs	r6, #10
 8007fec:	e7a9      	b.n	8007f42 <_strtol_l.isra.0+0x4a>
	...

08007ff0 <strtol>:
 8007ff0:	4b08      	ldr	r3, [pc, #32]	; (8008014 <strtol+0x24>)
 8007ff2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ff4:	681c      	ldr	r4, [r3, #0]
 8007ff6:	4d08      	ldr	r5, [pc, #32]	; (8008018 <strtol+0x28>)
 8007ff8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	bf08      	it	eq
 8007ffe:	462b      	moveq	r3, r5
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	4613      	mov	r3, r2
 8008004:	460a      	mov	r2, r1
 8008006:	4601      	mov	r1, r0
 8008008:	4620      	mov	r0, r4
 800800a:	f7ff ff75 	bl	8007ef8 <_strtol_l.isra.0>
 800800e:	b003      	add	sp, #12
 8008010:	bd30      	pop	{r4, r5, pc}
 8008012:	bf00      	nop
 8008014:	20000010 	.word	0x20000010
 8008018:	20000444 	.word	0x20000444
 800801c:	00000000 	.word	0x00000000

08008020 <_svfprintf_r>:
 8008020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008024:	b0d3      	sub	sp, #332	; 0x14c
 8008026:	4688      	mov	r8, r1
 8008028:	4693      	mov	fp, r2
 800802a:	461e      	mov	r6, r3
 800802c:	9003      	str	r0, [sp, #12]
 800802e:	f002 fcab 	bl	800a988 <_localeconv_r>
 8008032:	6803      	ldr	r3, [r0, #0]
 8008034:	9316      	str	r3, [sp, #88]	; 0x58
 8008036:	4618      	mov	r0, r3
 8008038:	f7f8 f8ca 	bl	80001d0 <strlen>
 800803c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008040:	900d      	str	r0, [sp, #52]	; 0x34
 8008042:	0618      	lsls	r0, r3, #24
 8008044:	d518      	bpl.n	8008078 <_svfprintf_r+0x58>
 8008046:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800804a:	b9ab      	cbnz	r3, 8008078 <_svfprintf_r+0x58>
 800804c:	2140      	movs	r1, #64	; 0x40
 800804e:	9803      	ldr	r0, [sp, #12]
 8008050:	f002 fcaa 	bl	800a9a8 <_malloc_r>
 8008054:	f8c8 0000 	str.w	r0, [r8]
 8008058:	f8c8 0010 	str.w	r0, [r8, #16]
 800805c:	b948      	cbnz	r0, 8008072 <_svfprintf_r+0x52>
 800805e:	9a03      	ldr	r2, [sp, #12]
 8008060:	230c      	movs	r3, #12
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	f04f 33ff 	mov.w	r3, #4294967295
 8008068:	930e      	str	r3, [sp, #56]	; 0x38
 800806a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800806c:	b053      	add	sp, #332	; 0x14c
 800806e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008072:	2340      	movs	r3, #64	; 0x40
 8008074:	f8c8 3014 	str.w	r3, [r8, #20]
 8008078:	ed9f 7bc9 	vldr	d7, [pc, #804]	; 80083a0 <_svfprintf_r+0x380>
 800807c:	2300      	movs	r3, #0
 800807e:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8008082:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008086:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 800808a:	ac29      	add	r4, sp, #164	; 0xa4
 800808c:	9426      	str	r4, [sp, #152]	; 0x98
 800808e:	9304      	str	r3, [sp, #16]
 8008090:	9309      	str	r3, [sp, #36]	; 0x24
 8008092:	9312      	str	r3, [sp, #72]	; 0x48
 8008094:	9319      	str	r3, [sp, #100]	; 0x64
 8008096:	930e      	str	r3, [sp, #56]	; 0x38
 8008098:	465d      	mov	r5, fp
 800809a:	462b      	mov	r3, r5
 800809c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080a0:	b112      	cbz	r2, 80080a8 <_svfprintf_r+0x88>
 80080a2:	2a25      	cmp	r2, #37	; 0x25
 80080a4:	f040 80e4 	bne.w	8008270 <_svfprintf_r+0x250>
 80080a8:	ebb5 070b 	subs.w	r7, r5, fp
 80080ac:	d00e      	beq.n	80080cc <_svfprintf_r+0xac>
 80080ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80080b0:	443b      	add	r3, r7
 80080b2:	9328      	str	r3, [sp, #160]	; 0xa0
 80080b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080b6:	3301      	adds	r3, #1
 80080b8:	2b07      	cmp	r3, #7
 80080ba:	e9c4 b700 	strd	fp, r7, [r4]
 80080be:	9327      	str	r3, [sp, #156]	; 0x9c
 80080c0:	f300 80d8 	bgt.w	8008274 <_svfprintf_r+0x254>
 80080c4:	3408      	adds	r4, #8
 80080c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080c8:	443b      	add	r3, r7
 80080ca:	930e      	str	r3, [sp, #56]	; 0x38
 80080cc:	782b      	ldrb	r3, [r5, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f001 81b4 	beq.w	800943c <_svfprintf_r+0x141c>
 80080d4:	1c6b      	adds	r3, r5, #1
 80080d6:	930c      	str	r3, [sp, #48]	; 0x30
 80080d8:	2300      	movs	r3, #0
 80080da:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80080de:	f04f 35ff 	mov.w	r5, #4294967295
 80080e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80080e4:	469a      	mov	sl, r3
 80080e6:	270a      	movs	r7, #10
 80080e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	9306      	str	r3, [sp, #24]
 80080ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080f0:	3301      	adds	r3, #1
 80080f2:	930c      	str	r3, [sp, #48]	; 0x30
 80080f4:	9b06      	ldr	r3, [sp, #24]
 80080f6:	3b20      	subs	r3, #32
 80080f8:	2b5a      	cmp	r3, #90	; 0x5a
 80080fa:	f200 8624 	bhi.w	8008d46 <_svfprintf_r+0xd26>
 80080fe:	a201      	add	r2, pc, #4	; (adr r2, 8008104 <_svfprintf_r+0xe4>)
 8008100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008104:	08008307 	.word	0x08008307
 8008108:	08008d47 	.word	0x08008d47
 800810c:	08008d47 	.word	0x08008d47
 8008110:	08008319 	.word	0x08008319
 8008114:	08008d47 	.word	0x08008d47
 8008118:	08008d47 	.word	0x08008d47
 800811c:	08008d47 	.word	0x08008d47
 8008120:	080082cd 	.word	0x080082cd
 8008124:	08008d47 	.word	0x08008d47
 8008128:	08008d47 	.word	0x08008d47
 800812c:	0800831f 	.word	0x0800831f
 8008130:	08008337 	.word	0x08008337
 8008134:	08008d47 	.word	0x08008d47
 8008138:	08008331 	.word	0x08008331
 800813c:	0800833b 	.word	0x0800833b
 8008140:	08008d47 	.word	0x08008d47
 8008144:	0800836f 	.word	0x0800836f
 8008148:	08008375 	.word	0x08008375
 800814c:	08008375 	.word	0x08008375
 8008150:	08008375 	.word	0x08008375
 8008154:	08008375 	.word	0x08008375
 8008158:	08008375 	.word	0x08008375
 800815c:	08008375 	.word	0x08008375
 8008160:	08008375 	.word	0x08008375
 8008164:	08008375 	.word	0x08008375
 8008168:	08008375 	.word	0x08008375
 800816c:	08008d47 	.word	0x08008d47
 8008170:	08008d47 	.word	0x08008d47
 8008174:	08008d47 	.word	0x08008d47
 8008178:	08008d47 	.word	0x08008d47
 800817c:	08008d47 	.word	0x08008d47
 8008180:	08008d47 	.word	0x08008d47
 8008184:	08008d47 	.word	0x08008d47
 8008188:	08008477 	.word	0x08008477
 800818c:	08008d47 	.word	0x08008d47
 8008190:	080083e1 	.word	0x080083e1
 8008194:	08008403 	.word	0x08008403
 8008198:	08008477 	.word	0x08008477
 800819c:	08008477 	.word	0x08008477
 80081a0:	08008477 	.word	0x08008477
 80081a4:	08008d47 	.word	0x08008d47
 80081a8:	08008d47 	.word	0x08008d47
 80081ac:	08008d47 	.word	0x08008d47
 80081b0:	08008d47 	.word	0x08008d47
 80081b4:	08008395 	.word	0x08008395
 80081b8:	08008d47 	.word	0x08008d47
 80081bc:	08008d47 	.word	0x08008d47
 80081c0:	08008949 	.word	0x08008949
 80081c4:	08008d47 	.word	0x08008d47
 80081c8:	08008d47 	.word	0x08008d47
 80081cc:	08008d47 	.word	0x08008d47
 80081d0:	080089d5 	.word	0x080089d5
 80081d4:	08008d47 	.word	0x08008d47
 80081d8:	08008bb7 	.word	0x08008bb7
 80081dc:	08008d47 	.word	0x08008d47
 80081e0:	08008d47 	.word	0x08008d47
 80081e4:	0800828d 	.word	0x0800828d
 80081e8:	08008d47 	.word	0x08008d47
 80081ec:	08008d47 	.word	0x08008d47
 80081f0:	08008d47 	.word	0x08008d47
 80081f4:	08008d47 	.word	0x08008d47
 80081f8:	08008d47 	.word	0x08008d47
 80081fc:	08008d47 	.word	0x08008d47
 8008200:	08008d47 	.word	0x08008d47
 8008204:	08008d47 	.word	0x08008d47
 8008208:	08008477 	.word	0x08008477
 800820c:	08008d47 	.word	0x08008d47
 8008210:	080083e1 	.word	0x080083e1
 8008214:	08008407 	.word	0x08008407
 8008218:	08008477 	.word	0x08008477
 800821c:	08008477 	.word	0x08008477
 8008220:	08008477 	.word	0x08008477
 8008224:	080083ad 	.word	0x080083ad
 8008228:	08008407 	.word	0x08008407
 800822c:	080083d5 	.word	0x080083d5
 8008230:	08008d47 	.word	0x08008d47
 8008234:	080083c7 	.word	0x080083c7
 8008238:	08008d47 	.word	0x08008d47
 800823c:	08008903 	.word	0x08008903
 8008240:	0800894d 	.word	0x0800894d
 8008244:	080089b5 	.word	0x080089b5
 8008248:	080083d5 	.word	0x080083d5
 800824c:	08008d47 	.word	0x08008d47
 8008250:	080089d5 	.word	0x080089d5
 8008254:	080080e9 	.word	0x080080e9
 8008258:	08008bbb 	.word	0x08008bbb
 800825c:	08008d47 	.word	0x08008d47
 8008260:	08008d47 	.word	0x08008d47
 8008264:	08008bf9 	.word	0x08008bf9
 8008268:	08008d47 	.word	0x08008d47
 800826c:	080080e9 	.word	0x080080e9
 8008270:	461d      	mov	r5, r3
 8008272:	e712      	b.n	800809a <_svfprintf_r+0x7a>
 8008274:	aa26      	add	r2, sp, #152	; 0x98
 8008276:	4641      	mov	r1, r8
 8008278:	9803      	ldr	r0, [sp, #12]
 800827a:	f003 fa36 	bl	800b6ea <__ssprint_r>
 800827e:	2800      	cmp	r0, #0
 8008280:	f040 8166 	bne.w	8008550 <_svfprintf_r+0x530>
 8008284:	ac29      	add	r4, sp, #164	; 0xa4
 8008286:	e71e      	b.n	80080c6 <_svfprintf_r+0xa6>
 8008288:	461e      	mov	r6, r3
 800828a:	e72d      	b.n	80080e8 <_svfprintf_r+0xc8>
 800828c:	4b46      	ldr	r3, [pc, #280]	; (80083a8 <_svfprintf_r+0x388>)
 800828e:	9318      	str	r3, [sp, #96]	; 0x60
 8008290:	f01a 0f20 	tst.w	sl, #32
 8008294:	f000 84b3 	beq.w	8008bfe <_svfprintf_r+0xbde>
 8008298:	3607      	adds	r6, #7
 800829a:	f026 0607 	bic.w	r6, r6, #7
 800829e:	f106 0308 	add.w	r3, r6, #8
 80082a2:	e9d6 6700 	ldrd	r6, r7, [r6]
 80082a6:	9308      	str	r3, [sp, #32]
 80082a8:	f01a 0f01 	tst.w	sl, #1
 80082ac:	d00a      	beq.n	80082c4 <_svfprintf_r+0x2a4>
 80082ae:	ea56 0307 	orrs.w	r3, r6, r7
 80082b2:	d007      	beq.n	80082c4 <_svfprintf_r+0x2a4>
 80082b4:	2330      	movs	r3, #48	; 0x30
 80082b6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80082ba:	9b06      	ldr	r3, [sp, #24]
 80082bc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80082c0:	f04a 0a02 	orr.w	sl, sl, #2
 80082c4:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80082c8:	2302      	movs	r3, #2
 80082ca:	e34d      	b.n	8008968 <_svfprintf_r+0x948>
 80082cc:	9803      	ldr	r0, [sp, #12]
 80082ce:	f002 fb5b 	bl	800a988 <_localeconv_r>
 80082d2:	6843      	ldr	r3, [r0, #4]
 80082d4:	9319      	str	r3, [sp, #100]	; 0x64
 80082d6:	4618      	mov	r0, r3
 80082d8:	f7f7 ff7a 	bl	80001d0 <strlen>
 80082dc:	9012      	str	r0, [sp, #72]	; 0x48
 80082de:	9803      	ldr	r0, [sp, #12]
 80082e0:	f002 fb52 	bl	800a988 <_localeconv_r>
 80082e4:	6883      	ldr	r3, [r0, #8]
 80082e6:	9309      	str	r3, [sp, #36]	; 0x24
 80082e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f43f aefc 	beq.w	80080e8 <_svfprintf_r+0xc8>
 80082f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f43f aef8 	beq.w	80080e8 <_svfprintf_r+0xc8>
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f43f aef4 	beq.w	80080e8 <_svfprintf_r+0xc8>
 8008300:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008304:	e6f0      	b.n	80080e8 <_svfprintf_r+0xc8>
 8008306:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800830a:	2b00      	cmp	r3, #0
 800830c:	f47f aeec 	bne.w	80080e8 <_svfprintf_r+0xc8>
 8008310:	2320      	movs	r3, #32
 8008312:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008316:	e6e7      	b.n	80080e8 <_svfprintf_r+0xc8>
 8008318:	f04a 0a01 	orr.w	sl, sl, #1
 800831c:	e6e4      	b.n	80080e8 <_svfprintf_r+0xc8>
 800831e:	6832      	ldr	r2, [r6, #0]
 8008320:	920f      	str	r2, [sp, #60]	; 0x3c
 8008322:	2a00      	cmp	r2, #0
 8008324:	f106 0304 	add.w	r3, r6, #4
 8008328:	daae      	bge.n	8008288 <_svfprintf_r+0x268>
 800832a:	4252      	negs	r2, r2
 800832c:	920f      	str	r2, [sp, #60]	; 0x3c
 800832e:	461e      	mov	r6, r3
 8008330:	f04a 0a04 	orr.w	sl, sl, #4
 8008334:	e6d8      	b.n	80080e8 <_svfprintf_r+0xc8>
 8008336:	232b      	movs	r3, #43	; 0x2b
 8008338:	e7eb      	b.n	8008312 <_svfprintf_r+0x2f2>
 800833a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800833c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	9206      	str	r2, [sp, #24]
 8008342:	2a2a      	cmp	r2, #42	; 0x2a
 8008344:	f103 0301 	add.w	r3, r3, #1
 8008348:	d10f      	bne.n	800836a <_svfprintf_r+0x34a>
 800834a:	6835      	ldr	r5, [r6, #0]
 800834c:	930c      	str	r3, [sp, #48]	; 0x30
 800834e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8008352:	3604      	adds	r6, #4
 8008354:	e6c8      	b.n	80080e8 <_svfprintf_r+0xc8>
 8008356:	fb07 2505 	mla	r5, r7, r5, r2
 800835a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800835e:	9206      	str	r2, [sp, #24]
 8008360:	9a06      	ldr	r2, [sp, #24]
 8008362:	3a30      	subs	r2, #48	; 0x30
 8008364:	2a09      	cmp	r2, #9
 8008366:	d9f6      	bls.n	8008356 <_svfprintf_r+0x336>
 8008368:	e6c3      	b.n	80080f2 <_svfprintf_r+0xd2>
 800836a:	2500      	movs	r5, #0
 800836c:	e7f8      	b.n	8008360 <_svfprintf_r+0x340>
 800836e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008372:	e6b9      	b.n	80080e8 <_svfprintf_r+0xc8>
 8008374:	2200      	movs	r2, #0
 8008376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008378:	920f      	str	r2, [sp, #60]	; 0x3c
 800837a:	9a06      	ldr	r2, [sp, #24]
 800837c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800837e:	3a30      	subs	r2, #48	; 0x30
 8008380:	fb07 2201 	mla	r2, r7, r1, r2
 8008384:	920f      	str	r2, [sp, #60]	; 0x3c
 8008386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800838a:	9206      	str	r2, [sp, #24]
 800838c:	3a30      	subs	r2, #48	; 0x30
 800838e:	2a09      	cmp	r2, #9
 8008390:	d9f3      	bls.n	800837a <_svfprintf_r+0x35a>
 8008392:	e6ae      	b.n	80080f2 <_svfprintf_r+0xd2>
 8008394:	f04a 0a08 	orr.w	sl, sl, #8
 8008398:	e6a6      	b.n	80080e8 <_svfprintf_r+0xc8>
 800839a:	bf00      	nop
 800839c:	f3af 8000 	nop.w
	...
 80083a8:	0800e6b1 	.word	0x0800e6b1
 80083ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	2b68      	cmp	r3, #104	; 0x68
 80083b2:	bf01      	itttt	eq
 80083b4:	9b0c      	ldreq	r3, [sp, #48]	; 0x30
 80083b6:	3301      	addeq	r3, #1
 80083b8:	930c      	streq	r3, [sp, #48]	; 0x30
 80083ba:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80083be:	bf18      	it	ne
 80083c0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80083c4:	e690      	b.n	80080e8 <_svfprintf_r+0xc8>
 80083c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	2b6c      	cmp	r3, #108	; 0x6c
 80083cc:	d105      	bne.n	80083da <_svfprintf_r+0x3ba>
 80083ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083d0:	3301      	adds	r3, #1
 80083d2:	930c      	str	r3, [sp, #48]	; 0x30
 80083d4:	f04a 0a20 	orr.w	sl, sl, #32
 80083d8:	e686      	b.n	80080e8 <_svfprintf_r+0xc8>
 80083da:	f04a 0a10 	orr.w	sl, sl, #16
 80083de:	e683      	b.n	80080e8 <_svfprintf_r+0xc8>
 80083e0:	1d33      	adds	r3, r6, #4
 80083e2:	9308      	str	r3, [sp, #32]
 80083e4:	2000      	movs	r0, #0
 80083e6:	6833      	ldr	r3, [r6, #0]
 80083e8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80083ec:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80083f0:	4681      	mov	r9, r0
 80083f2:	2501      	movs	r5, #1
 80083f4:	9010      	str	r0, [sp, #64]	; 0x40
 80083f6:	4607      	mov	r7, r0
 80083f8:	9007      	str	r0, [sp, #28]
 80083fa:	4606      	mov	r6, r0
 80083fc:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008400:	e301      	b.n	8008a06 <_svfprintf_r+0x9e6>
 8008402:	f04a 0a10 	orr.w	sl, sl, #16
 8008406:	f01a 0f20 	tst.w	sl, #32
 800840a:	d021      	beq.n	8008450 <_svfprintf_r+0x430>
 800840c:	3607      	adds	r6, #7
 800840e:	f026 0607 	bic.w	r6, r6, #7
 8008412:	f106 0308 	add.w	r3, r6, #8
 8008416:	e9d6 6700 	ldrd	r6, r7, [r6]
 800841a:	9308      	str	r3, [sp, #32]
 800841c:	2e00      	cmp	r6, #0
 800841e:	f177 0300 	sbcs.w	r3, r7, #0
 8008422:	da06      	bge.n	8008432 <_svfprintf_r+0x412>
 8008424:	4276      	negs	r6, r6
 8008426:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800842a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800842e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008432:	1c6b      	adds	r3, r5, #1
 8008434:	f040 83f6 	bne.w	8008c24 <_svfprintf_r+0xc04>
 8008438:	2f00      	cmp	r7, #0
 800843a:	bf08      	it	eq
 800843c:	2e0a      	cmpeq	r6, #10
 800843e:	f080 8427 	bcs.w	8008c90 <_svfprintf_r+0xc70>
 8008442:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008446:	3630      	adds	r6, #48	; 0x30
 8008448:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 800844c:	f000 bc0d 	b.w	8008c6a <_svfprintf_r+0xc4a>
 8008450:	1d33      	adds	r3, r6, #4
 8008452:	f01a 0f10 	tst.w	sl, #16
 8008456:	9308      	str	r3, [sp, #32]
 8008458:	d002      	beq.n	8008460 <_svfprintf_r+0x440>
 800845a:	6836      	ldr	r6, [r6, #0]
 800845c:	17f7      	asrs	r7, r6, #31
 800845e:	e7dd      	b.n	800841c <_svfprintf_r+0x3fc>
 8008460:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008464:	6836      	ldr	r6, [r6, #0]
 8008466:	d001      	beq.n	800846c <_svfprintf_r+0x44c>
 8008468:	b236      	sxth	r6, r6
 800846a:	e7f7      	b.n	800845c <_svfprintf_r+0x43c>
 800846c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008470:	bf18      	it	ne
 8008472:	b276      	sxtbne	r6, r6
 8008474:	e7f2      	b.n	800845c <_svfprintf_r+0x43c>
 8008476:	3607      	adds	r6, #7
 8008478:	f026 0607 	bic.w	r6, r6, #7
 800847c:	ed96 7b00 	vldr	d7, [r6]
 8008480:	f106 0308 	add.w	r3, r6, #8
 8008484:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008488:	9308      	str	r3, [sp, #32]
 800848a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800848c:	931a      	str	r3, [sp, #104]	; 0x68
 800848e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008490:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008494:	931b      	str	r3, [sp, #108]	; 0x6c
 8008496:	f04f 32ff 	mov.w	r2, #4294967295
 800849a:	4bb2      	ldr	r3, [pc, #712]	; (8008764 <_svfprintf_r+0x744>)
 800849c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 80084a0:	f7f8 fb44 	bl	8000b2c <__aeabi_dcmpun>
 80084a4:	bb00      	cbnz	r0, 80084e8 <_svfprintf_r+0x4c8>
 80084a6:	f04f 32ff 	mov.w	r2, #4294967295
 80084aa:	4bae      	ldr	r3, [pc, #696]	; (8008764 <_svfprintf_r+0x744>)
 80084ac:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 80084b0:	f7f8 fb1e 	bl	8000af0 <__aeabi_dcmple>
 80084b4:	b9c0      	cbnz	r0, 80084e8 <_svfprintf_r+0x4c8>
 80084b6:	2200      	movs	r2, #0
 80084b8:	2300      	movs	r3, #0
 80084ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084be:	f7f8 fb0d 	bl	8000adc <__aeabi_dcmplt>
 80084c2:	b110      	cbz	r0, 80084ca <_svfprintf_r+0x4aa>
 80084c4:	232d      	movs	r3, #45	; 0x2d
 80084c6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80084ca:	4aa7      	ldr	r2, [pc, #668]	; (8008768 <_svfprintf_r+0x748>)
 80084cc:	4ba7      	ldr	r3, [pc, #668]	; (800876c <_svfprintf_r+0x74c>)
 80084ce:	9906      	ldr	r1, [sp, #24]
 80084d0:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80084d4:	2947      	cmp	r1, #71	; 0x47
 80084d6:	bfcc      	ite	gt
 80084d8:	4693      	movgt	fp, r2
 80084da:	469b      	movle	fp, r3
 80084dc:	f04f 0900 	mov.w	r9, #0
 80084e0:	2503      	movs	r5, #3
 80084e2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 80084e6:	e3c6      	b.n	8008c76 <_svfprintf_r+0xc56>
 80084e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80084ec:	4610      	mov	r0, r2
 80084ee:	4619      	mov	r1, r3
 80084f0:	f7f8 fb1c 	bl	8000b2c <__aeabi_dcmpun>
 80084f4:	4681      	mov	r9, r0
 80084f6:	b140      	cbz	r0, 800850a <_svfprintf_r+0x4ea>
 80084f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084fa:	4a9d      	ldr	r2, [pc, #628]	; (8008770 <_svfprintf_r+0x750>)
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	bfbc      	itt	lt
 8008500:	232d      	movlt	r3, #45	; 0x2d
 8008502:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008506:	4b9b      	ldr	r3, [pc, #620]	; (8008774 <_svfprintf_r+0x754>)
 8008508:	e7e1      	b.n	80084ce <_svfprintf_r+0x4ae>
 800850a:	9b06      	ldr	r3, [sp, #24]
 800850c:	f023 0320 	bic.w	r3, r3, #32
 8008510:	2b41      	cmp	r3, #65	; 0x41
 8008512:	9307      	str	r3, [sp, #28]
 8008514:	d125      	bne.n	8008562 <_svfprintf_r+0x542>
 8008516:	2330      	movs	r3, #48	; 0x30
 8008518:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800851c:	9b06      	ldr	r3, [sp, #24]
 800851e:	2b61      	cmp	r3, #97	; 0x61
 8008520:	bf14      	ite	ne
 8008522:	2358      	movne	r3, #88	; 0x58
 8008524:	2378      	moveq	r3, #120	; 0x78
 8008526:	2d63      	cmp	r5, #99	; 0x63
 8008528:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800852c:	f04a 0a02 	orr.w	sl, sl, #2
 8008530:	f340 8108 	ble.w	8008744 <_svfprintf_r+0x724>
 8008534:	1c69      	adds	r1, r5, #1
 8008536:	9803      	ldr	r0, [sp, #12]
 8008538:	f002 fa36 	bl	800a9a8 <_malloc_r>
 800853c:	4683      	mov	fp, r0
 800853e:	2800      	cmp	r0, #0
 8008540:	f040 8103 	bne.w	800874a <_svfprintf_r+0x72a>
 8008544:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800854c:	f8a8 300c 	strh.w	r3, [r8, #12]
 8008550:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008554:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800855a:	bf18      	it	ne
 800855c:	f04f 33ff 	movne.w	r3, #4294967295
 8008560:	e582      	b.n	8008068 <_svfprintf_r+0x48>
 8008562:	1c69      	adds	r1, r5, #1
 8008564:	f000 80f3 	beq.w	800874e <_svfprintf_r+0x72e>
 8008568:	9b07      	ldr	r3, [sp, #28]
 800856a:	2b47      	cmp	r3, #71	; 0x47
 800856c:	d102      	bne.n	8008574 <_svfprintf_r+0x554>
 800856e:	2d00      	cmp	r5, #0
 8008570:	f000 80ef 	beq.w	8008752 <_svfprintf_r+0x732>
 8008574:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8008578:	9310      	str	r3, [sp, #64]	; 0x40
 800857a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800857c:	2b00      	cmp	r3, #0
 800857e:	f280 80eb 	bge.w	8008758 <_svfprintf_r+0x738>
 8008582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008584:	9314      	str	r3, [sp, #80]	; 0x50
 8008586:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008588:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800858c:	9315      	str	r3, [sp, #84]	; 0x54
 800858e:	232d      	movs	r3, #45	; 0x2d
 8008590:	9313      	str	r3, [sp, #76]	; 0x4c
 8008592:	9b07      	ldr	r3, [sp, #28]
 8008594:	2b41      	cmp	r3, #65	; 0x41
 8008596:	f040 8105 	bne.w	80087a4 <_svfprintf_r+0x784>
 800859a:	a820      	add	r0, sp, #128	; 0x80
 800859c:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80085a0:	f003 f836 	bl	800b610 <frexp>
 80085a4:	2200      	movs	r2, #0
 80085a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80085aa:	ec51 0b10 	vmov	r0, r1, d0
 80085ae:	f7f8 f823 	bl	80005f8 <__aeabi_dmul>
 80085b2:	2200      	movs	r2, #0
 80085b4:	2300      	movs	r3, #0
 80085b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085ba:	f7f8 fa85 	bl	8000ac8 <__aeabi_dcmpeq>
 80085be:	b108      	cbz	r0, 80085c4 <_svfprintf_r+0x5a4>
 80085c0:	2301      	movs	r3, #1
 80085c2:	9320      	str	r3, [sp, #128]	; 0x80
 80085c4:	4f6c      	ldr	r7, [pc, #432]	; (8008778 <_svfprintf_r+0x758>)
 80085c6:	4b6d      	ldr	r3, [pc, #436]	; (800877c <_svfprintf_r+0x75c>)
 80085c8:	9a06      	ldr	r2, [sp, #24]
 80085ca:	2a61      	cmp	r2, #97	; 0x61
 80085cc:	bf08      	it	eq
 80085ce:	461f      	moveq	r7, r3
 80085d0:	9711      	str	r7, [sp, #68]	; 0x44
 80085d2:	465e      	mov	r6, fp
 80085d4:	1e6f      	subs	r7, r5, #1
 80085d6:	2200      	movs	r2, #0
 80085d8:	4b69      	ldr	r3, [pc, #420]	; (8008780 <_svfprintf_r+0x760>)
 80085da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085de:	f7f8 f80b 	bl	80005f8 <__aeabi_dmul>
 80085e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085e6:	f7f8 fab7 	bl	8000b58 <__aeabi_d2iz>
 80085ea:	901c      	str	r0, [sp, #112]	; 0x70
 80085ec:	f7f7 ff9a 	bl	8000524 <__aeabi_i2d>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085f8:	f7f7 fe46 	bl	8000288 <__aeabi_dsub>
 80085fc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80085fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008600:	971d      	str	r7, [sp, #116]	; 0x74
 8008602:	5c9b      	ldrb	r3, [r3, r2]
 8008604:	f806 3b01 	strb.w	r3, [r6], #1
 8008608:	1c7a      	adds	r2, r7, #1
 800860a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800860e:	d006      	beq.n	800861e <_svfprintf_r+0x5fe>
 8008610:	2200      	movs	r2, #0
 8008612:	2300      	movs	r3, #0
 8008614:	3f01      	subs	r7, #1
 8008616:	f7f8 fa57 	bl	8000ac8 <__aeabi_dcmpeq>
 800861a:	2800      	cmp	r0, #0
 800861c:	d0db      	beq.n	80085d6 <_svfprintf_r+0x5b6>
 800861e:	2200      	movs	r2, #0
 8008620:	4b58      	ldr	r3, [pc, #352]	; (8008784 <_svfprintf_r+0x764>)
 8008622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008626:	f7f8 fa77 	bl	8000b18 <__aeabi_dcmpgt>
 800862a:	b960      	cbnz	r0, 8008646 <_svfprintf_r+0x626>
 800862c:	2200      	movs	r2, #0
 800862e:	4b55      	ldr	r3, [pc, #340]	; (8008784 <_svfprintf_r+0x764>)
 8008630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008634:	f7f8 fa48 	bl	8000ac8 <__aeabi_dcmpeq>
 8008638:	2800      	cmp	r0, #0
 800863a:	f000 80ae 	beq.w	800879a <_svfprintf_r+0x77a>
 800863e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008640:	07db      	lsls	r3, r3, #31
 8008642:	f140 80aa 	bpl.w	800879a <_svfprintf_r+0x77a>
 8008646:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008648:	9624      	str	r6, [sp, #144]	; 0x90
 800864a:	7bd9      	ldrb	r1, [r3, #15]
 800864c:	2030      	movs	r0, #48	; 0x30
 800864e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008650:	1e53      	subs	r3, r2, #1
 8008652:	9324      	str	r3, [sp, #144]	; 0x90
 8008654:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008658:	428b      	cmp	r3, r1
 800865a:	f000 8095 	beq.w	8008788 <_svfprintf_r+0x768>
 800865e:	2b39      	cmp	r3, #57	; 0x39
 8008660:	bf0b      	itete	eq
 8008662:	9b11      	ldreq	r3, [sp, #68]	; 0x44
 8008664:	3301      	addne	r3, #1
 8008666:	7a9b      	ldrbeq	r3, [r3, #10]
 8008668:	b2db      	uxtbne	r3, r3
 800866a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800866e:	4633      	mov	r3, r6
 8008670:	eba3 030b 	sub.w	r3, r3, fp
 8008674:	9304      	str	r3, [sp, #16]
 8008676:	9b07      	ldr	r3, [sp, #28]
 8008678:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800867a:	2b47      	cmp	r3, #71	; 0x47
 800867c:	f040 80d7 	bne.w	800882e <_svfprintf_r+0x80e>
 8008680:	1cf7      	adds	r7, r6, #3
 8008682:	db02      	blt.n	800868a <_svfprintf_r+0x66a>
 8008684:	42b5      	cmp	r5, r6
 8008686:	f280 80fd 	bge.w	8008884 <_svfprintf_r+0x864>
 800868a:	9b06      	ldr	r3, [sp, #24]
 800868c:	3b02      	subs	r3, #2
 800868e:	9306      	str	r3, [sp, #24]
 8008690:	9906      	ldr	r1, [sp, #24]
 8008692:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8008696:	f021 0120 	bic.w	r1, r1, #32
 800869a:	2941      	cmp	r1, #65	; 0x41
 800869c:	bf08      	it	eq
 800869e:	320f      	addeq	r2, #15
 80086a0:	f106 33ff 	add.w	r3, r6, #4294967295
 80086a4:	bf06      	itte	eq
 80086a6:	b2d2      	uxtbeq	r2, r2
 80086a8:	2101      	moveq	r1, #1
 80086aa:	2100      	movne	r1, #0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	9320      	str	r3, [sp, #128]	; 0x80
 80086b0:	bfb8      	it	lt
 80086b2:	f1c6 0301 	rsblt	r3, r6, #1
 80086b6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80086ba:	bfb4      	ite	lt
 80086bc:	222d      	movlt	r2, #45	; 0x2d
 80086be:	222b      	movge	r2, #43	; 0x2b
 80086c0:	2b09      	cmp	r3, #9
 80086c2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80086c6:	f340 80c9 	ble.w	800885c <_svfprintf_r+0x83c>
 80086ca:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80086ce:	250a      	movs	r5, #10
 80086d0:	fb93 f0f5 	sdiv	r0, r3, r5
 80086d4:	fb05 3310 	mls	r3, r5, r0, r3
 80086d8:	3330      	adds	r3, #48	; 0x30
 80086da:	2809      	cmp	r0, #9
 80086dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086e0:	f102 31ff 	add.w	r1, r2, #4294967295
 80086e4:	4603      	mov	r3, r0
 80086e6:	f300 80b2 	bgt.w	800884e <_svfprintf_r+0x82e>
 80086ea:	3330      	adds	r3, #48	; 0x30
 80086ec:	f801 3c01 	strb.w	r3, [r1, #-1]
 80086f0:	3a02      	subs	r2, #2
 80086f2:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80086f6:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80086fa:	4282      	cmp	r2, r0
 80086fc:	4619      	mov	r1, r3
 80086fe:	f0c0 80a8 	bcc.w	8008852 <_svfprintf_r+0x832>
 8008702:	9a04      	ldr	r2, [sp, #16]
 8008704:	ab22      	add	r3, sp, #136	; 0x88
 8008706:	1acb      	subs	r3, r1, r3
 8008708:	2a01      	cmp	r2, #1
 800870a:	9317      	str	r3, [sp, #92]	; 0x5c
 800870c:	eb03 0502 	add.w	r5, r3, r2
 8008710:	dc02      	bgt.n	8008718 <_svfprintf_r+0x6f8>
 8008712:	f01a 0f01 	tst.w	sl, #1
 8008716:	d001      	beq.n	800871c <_svfprintf_r+0x6fc>
 8008718:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800871a:	441d      	add	r5, r3
 800871c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8008720:	2700      	movs	r7, #0
 8008722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008726:	9310      	str	r3, [sp, #64]	; 0x40
 8008728:	9707      	str	r7, [sp, #28]
 800872a:	463e      	mov	r6, r7
 800872c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 8315 	beq.w	8008d5e <_svfprintf_r+0xd3e>
 8008734:	232d      	movs	r3, #45	; 0x2d
 8008736:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800873a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800873e:	2300      	movs	r3, #0
 8008740:	9310      	str	r3, [sp, #64]	; 0x40
 8008742:	e160      	b.n	8008a06 <_svfprintf_r+0x9e6>
 8008744:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008748:	e714      	b.n	8008574 <_svfprintf_r+0x554>
 800874a:	4681      	mov	r9, r0
 800874c:	e712      	b.n	8008574 <_svfprintf_r+0x554>
 800874e:	2506      	movs	r5, #6
 8008750:	e710      	b.n	8008574 <_svfprintf_r+0x554>
 8008752:	46a9      	mov	r9, r5
 8008754:	2501      	movs	r5, #1
 8008756:	e70d      	b.n	8008574 <_svfprintf_r+0x554>
 8008758:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800875c:	2300      	movs	r3, #0
 800875e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8008762:	e715      	b.n	8008590 <_svfprintf_r+0x570>
 8008764:	7fefffff 	.word	0x7fefffff
 8008768:	0800e694 	.word	0x0800e694
 800876c:	0800e690 	.word	0x0800e690
 8008770:	0800e69c 	.word	0x0800e69c
 8008774:	0800e698 	.word	0x0800e698
 8008778:	0800e6b1 	.word	0x0800e6b1
 800877c:	0800e6a0 	.word	0x0800e6a0
 8008780:	40300000 	.word	0x40300000
 8008784:	3fe00000 	.word	0x3fe00000
 8008788:	f802 0c01 	strb.w	r0, [r2, #-1]
 800878c:	e75f      	b.n	800864e <_svfprintf_r+0x62e>
 800878e:	f803 1b01 	strb.w	r1, [r3], #1
 8008792:	1af2      	subs	r2, r6, r3
 8008794:	2a00      	cmp	r2, #0
 8008796:	dafa      	bge.n	800878e <_svfprintf_r+0x76e>
 8008798:	e76a      	b.n	8008670 <_svfprintf_r+0x650>
 800879a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800879c:	4633      	mov	r3, r6
 800879e:	2130      	movs	r1, #48	; 0x30
 80087a0:	4416      	add	r6, r2
 80087a2:	e7f6      	b.n	8008792 <_svfprintf_r+0x772>
 80087a4:	9b07      	ldr	r3, [sp, #28]
 80087a6:	2b46      	cmp	r3, #70	; 0x46
 80087a8:	d004      	beq.n	80087b4 <_svfprintf_r+0x794>
 80087aa:	2b45      	cmp	r3, #69	; 0x45
 80087ac:	d13a      	bne.n	8008824 <_svfprintf_r+0x804>
 80087ae:	1c6e      	adds	r6, r5, #1
 80087b0:	2102      	movs	r1, #2
 80087b2:	e001      	b.n	80087b8 <_svfprintf_r+0x798>
 80087b4:	462e      	mov	r6, r5
 80087b6:	2103      	movs	r1, #3
 80087b8:	ab24      	add	r3, sp, #144	; 0x90
 80087ba:	9301      	str	r3, [sp, #4]
 80087bc:	ab21      	add	r3, sp, #132	; 0x84
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	4632      	mov	r2, r6
 80087c2:	ab20      	add	r3, sp, #128	; 0x80
 80087c4:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80087c8:	9803      	ldr	r0, [sp, #12]
 80087ca:	f000 fee5 	bl	8009598 <_dtoa_r>
 80087ce:	9b07      	ldr	r3, [sp, #28]
 80087d0:	2b47      	cmp	r3, #71	; 0x47
 80087d2:	4683      	mov	fp, r0
 80087d4:	d102      	bne.n	80087dc <_svfprintf_r+0x7bc>
 80087d6:	f01a 0f01 	tst.w	sl, #1
 80087da:	d026      	beq.n	800882a <_svfprintf_r+0x80a>
 80087dc:	9b07      	ldr	r3, [sp, #28]
 80087de:	2b46      	cmp	r3, #70	; 0x46
 80087e0:	eb0b 0706 	add.w	r7, fp, r6
 80087e4:	d10f      	bne.n	8008806 <_svfprintf_r+0x7e6>
 80087e6:	f89b 3000 	ldrb.w	r3, [fp]
 80087ea:	2b30      	cmp	r3, #48	; 0x30
 80087ec:	d109      	bne.n	8008802 <_svfprintf_r+0x7e2>
 80087ee:	2200      	movs	r2, #0
 80087f0:	2300      	movs	r3, #0
 80087f2:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80087f6:	f7f8 f967 	bl	8000ac8 <__aeabi_dcmpeq>
 80087fa:	b910      	cbnz	r0, 8008802 <_svfprintf_r+0x7e2>
 80087fc:	f1c6 0601 	rsb	r6, r6, #1
 8008800:	9620      	str	r6, [sp, #128]	; 0x80
 8008802:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008804:	441f      	add	r7, r3
 8008806:	2200      	movs	r2, #0
 8008808:	2300      	movs	r3, #0
 800880a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800880e:	f7f8 f95b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008812:	b948      	cbnz	r0, 8008828 <_svfprintf_r+0x808>
 8008814:	2230      	movs	r2, #48	; 0x30
 8008816:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008818:	429f      	cmp	r7, r3
 800881a:	d906      	bls.n	800882a <_svfprintf_r+0x80a>
 800881c:	1c59      	adds	r1, r3, #1
 800881e:	9124      	str	r1, [sp, #144]	; 0x90
 8008820:	701a      	strb	r2, [r3, #0]
 8008822:	e7f8      	b.n	8008816 <_svfprintf_r+0x7f6>
 8008824:	462e      	mov	r6, r5
 8008826:	e7c3      	b.n	80087b0 <_svfprintf_r+0x790>
 8008828:	9724      	str	r7, [sp, #144]	; 0x90
 800882a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800882c:	e720      	b.n	8008670 <_svfprintf_r+0x650>
 800882e:	9b07      	ldr	r3, [sp, #28]
 8008830:	2b46      	cmp	r3, #70	; 0x46
 8008832:	f47f af2d 	bne.w	8008690 <_svfprintf_r+0x670>
 8008836:	2e00      	cmp	r6, #0
 8008838:	dd1d      	ble.n	8008876 <_svfprintf_r+0x856>
 800883a:	b915      	cbnz	r5, 8008842 <_svfprintf_r+0x822>
 800883c:	f01a 0f01 	tst.w	sl, #1
 8008840:	d034      	beq.n	80088ac <_svfprintf_r+0x88c>
 8008842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008844:	18f3      	adds	r3, r6, r3
 8008846:	441d      	add	r5, r3
 8008848:	2366      	movs	r3, #102	; 0x66
 800884a:	9306      	str	r3, [sp, #24]
 800884c:	e033      	b.n	80088b6 <_svfprintf_r+0x896>
 800884e:	460a      	mov	r2, r1
 8008850:	e73e      	b.n	80086d0 <_svfprintf_r+0x6b0>
 8008852:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008856:	f803 1b01 	strb.w	r1, [r3], #1
 800885a:	e74e      	b.n	80086fa <_svfprintf_r+0x6da>
 800885c:	b941      	cbnz	r1, 8008870 <_svfprintf_r+0x850>
 800885e:	2230      	movs	r2, #48	; 0x30
 8008860:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008864:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008868:	3330      	adds	r3, #48	; 0x30
 800886a:	1c51      	adds	r1, r2, #1
 800886c:	7013      	strb	r3, [r2, #0]
 800886e:	e748      	b.n	8008702 <_svfprintf_r+0x6e2>
 8008870:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008874:	e7f8      	b.n	8008868 <_svfprintf_r+0x848>
 8008876:	b915      	cbnz	r5, 800887e <_svfprintf_r+0x85e>
 8008878:	f01a 0f01 	tst.w	sl, #1
 800887c:	d018      	beq.n	80088b0 <_svfprintf_r+0x890>
 800887e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008880:	3301      	adds	r3, #1
 8008882:	e7e0      	b.n	8008846 <_svfprintf_r+0x826>
 8008884:	9b04      	ldr	r3, [sp, #16]
 8008886:	42b3      	cmp	r3, r6
 8008888:	dc06      	bgt.n	8008898 <_svfprintf_r+0x878>
 800888a:	f01a 0f01 	tst.w	sl, #1
 800888e:	d025      	beq.n	80088dc <_svfprintf_r+0x8bc>
 8008890:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008892:	18f5      	adds	r5, r6, r3
 8008894:	2367      	movs	r3, #103	; 0x67
 8008896:	e7d8      	b.n	800884a <_svfprintf_r+0x82a>
 8008898:	9b04      	ldr	r3, [sp, #16]
 800889a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800889c:	2e00      	cmp	r6, #0
 800889e:	eb03 0502 	add.w	r5, r3, r2
 80088a2:	dcf7      	bgt.n	8008894 <_svfprintf_r+0x874>
 80088a4:	f1c6 0301 	rsb	r3, r6, #1
 80088a8:	441d      	add	r5, r3
 80088aa:	e7f3      	b.n	8008894 <_svfprintf_r+0x874>
 80088ac:	4635      	mov	r5, r6
 80088ae:	e7cb      	b.n	8008848 <_svfprintf_r+0x828>
 80088b0:	2366      	movs	r3, #102	; 0x66
 80088b2:	9306      	str	r3, [sp, #24]
 80088b4:	2501      	movs	r5, #1
 80088b6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80088ba:	9307      	str	r3, [sp, #28]
 80088bc:	d01f      	beq.n	80088fe <_svfprintf_r+0x8de>
 80088be:	2700      	movs	r7, #0
 80088c0:	2e00      	cmp	r6, #0
 80088c2:	9707      	str	r7, [sp, #28]
 80088c4:	f77f af32 	ble.w	800872c <_svfprintf_r+0x70c>
 80088c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	2bff      	cmp	r3, #255	; 0xff
 80088ce:	d107      	bne.n	80088e0 <_svfprintf_r+0x8c0>
 80088d0:	9b07      	ldr	r3, [sp, #28]
 80088d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088d4:	443b      	add	r3, r7
 80088d6:	fb02 5503 	mla	r5, r2, r3, r5
 80088da:	e727      	b.n	800872c <_svfprintf_r+0x70c>
 80088dc:	4635      	mov	r5, r6
 80088de:	e7d9      	b.n	8008894 <_svfprintf_r+0x874>
 80088e0:	42b3      	cmp	r3, r6
 80088e2:	daf5      	bge.n	80088d0 <_svfprintf_r+0x8b0>
 80088e4:	1af6      	subs	r6, r6, r3
 80088e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e8:	785b      	ldrb	r3, [r3, #1]
 80088ea:	b133      	cbz	r3, 80088fa <_svfprintf_r+0x8da>
 80088ec:	9b07      	ldr	r3, [sp, #28]
 80088ee:	3301      	adds	r3, #1
 80088f0:	9307      	str	r3, [sp, #28]
 80088f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f4:	3301      	adds	r3, #1
 80088f6:	9309      	str	r3, [sp, #36]	; 0x24
 80088f8:	e7e6      	b.n	80088c8 <_svfprintf_r+0x8a8>
 80088fa:	3701      	adds	r7, #1
 80088fc:	e7e4      	b.n	80088c8 <_svfprintf_r+0x8a8>
 80088fe:	9f07      	ldr	r7, [sp, #28]
 8008900:	e714      	b.n	800872c <_svfprintf_r+0x70c>
 8008902:	4632      	mov	r2, r6
 8008904:	f01a 0f20 	tst.w	sl, #32
 8008908:	f852 3b04 	ldr.w	r3, [r2], #4
 800890c:	9208      	str	r2, [sp, #32]
 800890e:	d009      	beq.n	8008924 <_svfprintf_r+0x904>
 8008910:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008912:	4610      	mov	r0, r2
 8008914:	17d1      	asrs	r1, r2, #31
 8008916:	e9c3 0100 	strd	r0, r1, [r3]
 800891a:	9e08      	ldr	r6, [sp, #32]
 800891c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8008920:	f7ff bbba 	b.w	8008098 <_svfprintf_r+0x78>
 8008924:	f01a 0f10 	tst.w	sl, #16
 8008928:	d002      	beq.n	8008930 <_svfprintf_r+0x910>
 800892a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	e7f4      	b.n	800891a <_svfprintf_r+0x8fa>
 8008930:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008934:	d002      	beq.n	800893c <_svfprintf_r+0x91c>
 8008936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008938:	801a      	strh	r2, [r3, #0]
 800893a:	e7ee      	b.n	800891a <_svfprintf_r+0x8fa>
 800893c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008940:	d0f3      	beq.n	800892a <_svfprintf_r+0x90a>
 8008942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008944:	701a      	strb	r2, [r3, #0]
 8008946:	e7e8      	b.n	800891a <_svfprintf_r+0x8fa>
 8008948:	f04a 0a10 	orr.w	sl, sl, #16
 800894c:	f01a 0f20 	tst.w	sl, #32
 8008950:	d01e      	beq.n	8008990 <_svfprintf_r+0x970>
 8008952:	3607      	adds	r6, #7
 8008954:	f026 0607 	bic.w	r6, r6, #7
 8008958:	f106 0308 	add.w	r3, r6, #8
 800895c:	e9d6 6700 	ldrd	r6, r7, [r6]
 8008960:	9308      	str	r3, [sp, #32]
 8008962:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008966:	2300      	movs	r3, #0
 8008968:	2200      	movs	r2, #0
 800896a:	1c69      	adds	r1, r5, #1
 800896c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008970:	f000 815b 	beq.w	8008c2a <_svfprintf_r+0xc0a>
 8008974:	4652      	mov	r2, sl
 8008976:	ea56 0107 	orrs.w	r1, r6, r7
 800897a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800897e:	f040 8154 	bne.w	8008c2a <_svfprintf_r+0xc0a>
 8008982:	2d00      	cmp	r5, #0
 8008984:	f000 81d5 	beq.w	8008d32 <_svfprintf_r+0xd12>
 8008988:	2b01      	cmp	r3, #1
 800898a:	f040 8151 	bne.w	8008c30 <_svfprintf_r+0xc10>
 800898e:	e558      	b.n	8008442 <_svfprintf_r+0x422>
 8008990:	1d33      	adds	r3, r6, #4
 8008992:	f01a 0f10 	tst.w	sl, #16
 8008996:	9308      	str	r3, [sp, #32]
 8008998:	d001      	beq.n	800899e <_svfprintf_r+0x97e>
 800899a:	6836      	ldr	r6, [r6, #0]
 800899c:	e003      	b.n	80089a6 <_svfprintf_r+0x986>
 800899e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80089a2:	d002      	beq.n	80089aa <_svfprintf_r+0x98a>
 80089a4:	8836      	ldrh	r6, [r6, #0]
 80089a6:	2700      	movs	r7, #0
 80089a8:	e7db      	b.n	8008962 <_svfprintf_r+0x942>
 80089aa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80089ae:	d0f4      	beq.n	800899a <_svfprintf_r+0x97a>
 80089b0:	7836      	ldrb	r6, [r6, #0]
 80089b2:	e7f8      	b.n	80089a6 <_svfprintf_r+0x986>
 80089b4:	1d33      	adds	r3, r6, #4
 80089b6:	9308      	str	r3, [sp, #32]
 80089b8:	f647 0330 	movw	r3, #30768	; 0x7830
 80089bc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80089c0:	2278      	movs	r2, #120	; 0x78
 80089c2:	4bb0      	ldr	r3, [pc, #704]	; (8008c84 <_svfprintf_r+0xc64>)
 80089c4:	9318      	str	r3, [sp, #96]	; 0x60
 80089c6:	6836      	ldr	r6, [r6, #0]
 80089c8:	9206      	str	r2, [sp, #24]
 80089ca:	2700      	movs	r7, #0
 80089cc:	f04a 0a02 	orr.w	sl, sl, #2
 80089d0:	2302      	movs	r3, #2
 80089d2:	e7c9      	b.n	8008968 <_svfprintf_r+0x948>
 80089d4:	1d33      	adds	r3, r6, #4
 80089d6:	f8d6 b000 	ldr.w	fp, [r6]
 80089da:	9308      	str	r3, [sp, #32]
 80089dc:	2600      	movs	r6, #0
 80089de:	1c68      	adds	r0, r5, #1
 80089e0:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 80089e4:	f000 80e1 	beq.w	8008baa <_svfprintf_r+0xb8a>
 80089e8:	462a      	mov	r2, r5
 80089ea:	4631      	mov	r1, r6
 80089ec:	4658      	mov	r0, fp
 80089ee:	f7f7 fbf7 	bl	80001e0 <memchr>
 80089f2:	4681      	mov	r9, r0
 80089f4:	2800      	cmp	r0, #0
 80089f6:	f43f ad74 	beq.w	80084e2 <_svfprintf_r+0x4c2>
 80089fa:	eba0 050b 	sub.w	r5, r0, fp
 80089fe:	46b1      	mov	r9, r6
 8008a00:	9610      	str	r6, [sp, #64]	; 0x40
 8008a02:	4637      	mov	r7, r6
 8008a04:	9607      	str	r6, [sp, #28]
 8008a06:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a08:	42ab      	cmp	r3, r5
 8008a0a:	bfb8      	it	lt
 8008a0c:	462b      	movlt	r3, r5
 8008a0e:	9311      	str	r3, [sp, #68]	; 0x44
 8008a10:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008a14:	b113      	cbz	r3, 8008a1c <_svfprintf_r+0x9fc>
 8008a16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a18:	3301      	adds	r3, #1
 8008a1a:	9311      	str	r3, [sp, #68]	; 0x44
 8008a1c:	f01a 0302 	ands.w	r3, sl, #2
 8008a20:	931c      	str	r3, [sp, #112]	; 0x70
 8008a22:	bf1e      	ittt	ne
 8008a24:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8008a26:	3302      	addne	r3, #2
 8008a28:	9311      	strne	r3, [sp, #68]	; 0x44
 8008a2a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008a2e:	931d      	str	r3, [sp, #116]	; 0x74
 8008a30:	d122      	bne.n	8008a78 <_svfprintf_r+0xa58>
 8008a32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a34:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a3c:	dd1c      	ble.n	8008a78 <_svfprintf_r+0xa58>
 8008a3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008a40:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008a44:	2810      	cmp	r0, #16
 8008a46:	4890      	ldr	r0, [pc, #576]	; (8008c88 <_svfprintf_r+0xc68>)
 8008a48:	6020      	str	r0, [r4, #0]
 8008a4a:	f102 0201 	add.w	r2, r2, #1
 8008a4e:	f104 0108 	add.w	r1, r4, #8
 8008a52:	f300 8188 	bgt.w	8008d66 <_svfprintf_r+0xd46>
 8008a56:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008a58:	6060      	str	r0, [r4, #4]
 8008a5a:	4403      	add	r3, r0
 8008a5c:	2a07      	cmp	r2, #7
 8008a5e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008a62:	f340 8195 	ble.w	8008d90 <_svfprintf_r+0xd70>
 8008a66:	aa26      	add	r2, sp, #152	; 0x98
 8008a68:	4641      	mov	r1, r8
 8008a6a:	9803      	ldr	r0, [sp, #12]
 8008a6c:	f002 fe3d 	bl	800b6ea <__ssprint_r>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	f040 84c1 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008a76:	ac29      	add	r4, sp, #164	; 0xa4
 8008a78:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008a7c:	b173      	cbz	r3, 8008a9c <_svfprintf_r+0xa7c>
 8008a7e:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008a82:	6023      	str	r3, [r4, #0]
 8008a84:	2301      	movs	r3, #1
 8008a86:	6063      	str	r3, [r4, #4]
 8008a88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a90:	3301      	adds	r3, #1
 8008a92:	2b07      	cmp	r3, #7
 8008a94:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a96:	f300 817d 	bgt.w	8008d94 <_svfprintf_r+0xd74>
 8008a9a:	3408      	adds	r4, #8
 8008a9c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008a9e:	b16b      	cbz	r3, 8008abc <_svfprintf_r+0xa9c>
 8008aa0:	ab1f      	add	r3, sp, #124	; 0x7c
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	6063      	str	r3, [r4, #4]
 8008aa8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008aaa:	3302      	adds	r3, #2
 8008aac:	9328      	str	r3, [sp, #160]	; 0xa0
 8008aae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	2b07      	cmp	r3, #7
 8008ab4:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ab6:	f300 8177 	bgt.w	8008da8 <_svfprintf_r+0xd88>
 8008aba:	3408      	adds	r4, #8
 8008abc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008abe:	2b80      	cmp	r3, #128	; 0x80
 8008ac0:	d122      	bne.n	8008b08 <_svfprintf_r+0xae8>
 8008ac2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ac4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008ac6:	1a9b      	subs	r3, r3, r2
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	9313      	str	r3, [sp, #76]	; 0x4c
 8008acc:	dd1c      	ble.n	8008b08 <_svfprintf_r+0xae8>
 8008ace:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008ad0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008ad4:	2810      	cmp	r0, #16
 8008ad6:	486d      	ldr	r0, [pc, #436]	; (8008c8c <_svfprintf_r+0xc6c>)
 8008ad8:	6020      	str	r0, [r4, #0]
 8008ada:	f102 0201 	add.w	r2, r2, #1
 8008ade:	f104 0108 	add.w	r1, r4, #8
 8008ae2:	f300 816b 	bgt.w	8008dbc <_svfprintf_r+0xd9c>
 8008ae6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008ae8:	6060      	str	r0, [r4, #4]
 8008aea:	4403      	add	r3, r0
 8008aec:	2a07      	cmp	r2, #7
 8008aee:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008af2:	f340 8178 	ble.w	8008de6 <_svfprintf_r+0xdc6>
 8008af6:	aa26      	add	r2, sp, #152	; 0x98
 8008af8:	4641      	mov	r1, r8
 8008afa:	9803      	ldr	r0, [sp, #12]
 8008afc:	f002 fdf5 	bl	800b6ea <__ssprint_r>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	f040 8479 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008b06:	ac29      	add	r4, sp, #164	; 0xa4
 8008b08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b0a:	1b5b      	subs	r3, r3, r5
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	9310      	str	r3, [sp, #64]	; 0x40
 8008b10:	dd1c      	ble.n	8008b4c <_svfprintf_r+0xb2c>
 8008b12:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008b14:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008b18:	2810      	cmp	r0, #16
 8008b1a:	485c      	ldr	r0, [pc, #368]	; (8008c8c <_svfprintf_r+0xc6c>)
 8008b1c:	6020      	str	r0, [r4, #0]
 8008b1e:	f102 0201 	add.w	r2, r2, #1
 8008b22:	f104 0108 	add.w	r1, r4, #8
 8008b26:	f300 8160 	bgt.w	8008dea <_svfprintf_r+0xdca>
 8008b2a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008b2c:	6060      	str	r0, [r4, #4]
 8008b2e:	4403      	add	r3, r0
 8008b30:	2a07      	cmp	r2, #7
 8008b32:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008b36:	f340 816d 	ble.w	8008e14 <_svfprintf_r+0xdf4>
 8008b3a:	aa26      	add	r2, sp, #152	; 0x98
 8008b3c:	4641      	mov	r1, r8
 8008b3e:	9803      	ldr	r0, [sp, #12]
 8008b40:	f002 fdd3 	bl	800b6ea <__ssprint_r>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	f040 8457 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008b4a:	ac29      	add	r4, sp, #164	; 0xa4
 8008b4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b4e:	9310      	str	r3, [sp, #64]	; 0x40
 8008b50:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008b54:	f040 8160 	bne.w	8008e18 <_svfprintf_r+0xdf8>
 8008b58:	e9c4 b500 	strd	fp, r5, [r4]
 8008b5c:	441d      	add	r5, r3
 8008b5e:	9528      	str	r5, [sp, #160]	; 0xa0
 8008b60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b62:	3301      	adds	r3, #1
 8008b64:	2b07      	cmp	r3, #7
 8008b66:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b68:	f300 819c 	bgt.w	8008ea4 <_svfprintf_r+0xe84>
 8008b6c:	3408      	adds	r4, #8
 8008b6e:	f01a 0f04 	tst.w	sl, #4
 8008b72:	f040 8423 	bne.w	80093bc <_svfprintf_r+0x139c>
 8008b76:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 8008b7a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008b7c:	428a      	cmp	r2, r1
 8008b7e:	bfac      	ite	ge
 8008b80:	189b      	addge	r3, r3, r2
 8008b82:	185b      	addlt	r3, r3, r1
 8008b84:	930e      	str	r3, [sp, #56]	; 0x38
 8008b86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b88:	b13b      	cbz	r3, 8008b9a <_svfprintf_r+0xb7a>
 8008b8a:	aa26      	add	r2, sp, #152	; 0x98
 8008b8c:	4641      	mov	r1, r8
 8008b8e:	9803      	ldr	r0, [sp, #12]
 8008b90:	f002 fdab 	bl	800b6ea <__ssprint_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 842f 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b9e:	f1b9 0f00 	cmp.w	r9, #0
 8008ba2:	f040 8445 	bne.w	8009430 <_svfprintf_r+0x1410>
 8008ba6:	ac29      	add	r4, sp, #164	; 0xa4
 8008ba8:	e6b7      	b.n	800891a <_svfprintf_r+0x8fa>
 8008baa:	4658      	mov	r0, fp
 8008bac:	f7f7 fb10 	bl	80001d0 <strlen>
 8008bb0:	46b1      	mov	r9, r6
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	e495      	b.n	80084e2 <_svfprintf_r+0x4c2>
 8008bb6:	f04a 0a10 	orr.w	sl, sl, #16
 8008bba:	f01a 0f20 	tst.w	sl, #32
 8008bbe:	d009      	beq.n	8008bd4 <_svfprintf_r+0xbb4>
 8008bc0:	3607      	adds	r6, #7
 8008bc2:	f026 0607 	bic.w	r6, r6, #7
 8008bc6:	f106 0308 	add.w	r3, r6, #8
 8008bca:	e9d6 6700 	ldrd	r6, r7, [r6]
 8008bce:	9308      	str	r3, [sp, #32]
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e6c9      	b.n	8008968 <_svfprintf_r+0x948>
 8008bd4:	1d33      	adds	r3, r6, #4
 8008bd6:	f01a 0f10 	tst.w	sl, #16
 8008bda:	9308      	str	r3, [sp, #32]
 8008bdc:	d001      	beq.n	8008be2 <_svfprintf_r+0xbc2>
 8008bde:	6836      	ldr	r6, [r6, #0]
 8008be0:	e003      	b.n	8008bea <_svfprintf_r+0xbca>
 8008be2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008be6:	d002      	beq.n	8008bee <_svfprintf_r+0xbce>
 8008be8:	8836      	ldrh	r6, [r6, #0]
 8008bea:	2700      	movs	r7, #0
 8008bec:	e7f0      	b.n	8008bd0 <_svfprintf_r+0xbb0>
 8008bee:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008bf2:	d0f4      	beq.n	8008bde <_svfprintf_r+0xbbe>
 8008bf4:	7836      	ldrb	r6, [r6, #0]
 8008bf6:	e7f8      	b.n	8008bea <_svfprintf_r+0xbca>
 8008bf8:	4b22      	ldr	r3, [pc, #136]	; (8008c84 <_svfprintf_r+0xc64>)
 8008bfa:	f7ff bb48 	b.w	800828e <_svfprintf_r+0x26e>
 8008bfe:	1d33      	adds	r3, r6, #4
 8008c00:	f01a 0f10 	tst.w	sl, #16
 8008c04:	9308      	str	r3, [sp, #32]
 8008c06:	d001      	beq.n	8008c0c <_svfprintf_r+0xbec>
 8008c08:	6836      	ldr	r6, [r6, #0]
 8008c0a:	e003      	b.n	8008c14 <_svfprintf_r+0xbf4>
 8008c0c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008c10:	d003      	beq.n	8008c1a <_svfprintf_r+0xbfa>
 8008c12:	8836      	ldrh	r6, [r6, #0]
 8008c14:	2700      	movs	r7, #0
 8008c16:	f7ff bb47 	b.w	80082a8 <_svfprintf_r+0x288>
 8008c1a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008c1e:	d0f3      	beq.n	8008c08 <_svfprintf_r+0xbe8>
 8008c20:	7836      	ldrb	r6, [r6, #0]
 8008c22:	e7f7      	b.n	8008c14 <_svfprintf_r+0xbf4>
 8008c24:	4652      	mov	r2, sl
 8008c26:	2301      	movs	r3, #1
 8008c28:	e6a5      	b.n	8008976 <_svfprintf_r+0x956>
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	f43f ac04 	beq.w	8008438 <_svfprintf_r+0x418>
 8008c30:	2b02      	cmp	r3, #2
 8008c32:	d06c      	beq.n	8008d0e <_svfprintf_r+0xcee>
 8008c34:	ab52      	add	r3, sp, #328	; 0x148
 8008c36:	08f1      	lsrs	r1, r6, #3
 8008c38:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008c3c:	08f8      	lsrs	r0, r7, #3
 8008c3e:	f006 0207 	and.w	r2, r6, #7
 8008c42:	4607      	mov	r7, r0
 8008c44:	460e      	mov	r6, r1
 8008c46:	3230      	adds	r2, #48	; 0x30
 8008c48:	ea56 0107 	orrs.w	r1, r6, r7
 8008c4c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c50:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008c54:	d114      	bne.n	8008c80 <_svfprintf_r+0xc60>
 8008c56:	f01a 0f01 	tst.w	sl, #1
 8008c5a:	d006      	beq.n	8008c6a <_svfprintf_r+0xc4a>
 8008c5c:	2a30      	cmp	r2, #48	; 0x30
 8008c5e:	d004      	beq.n	8008c6a <_svfprintf_r+0xc4a>
 8008c60:	2230      	movs	r2, #48	; 0x30
 8008c62:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8008c66:	f1a3 0b02 	sub.w	fp, r3, #2
 8008c6a:	ab52      	add	r3, sp, #328	; 0x148
 8008c6c:	9510      	str	r5, [sp, #64]	; 0x40
 8008c6e:	f04f 0900 	mov.w	r9, #0
 8008c72:	eba3 050b 	sub.w	r5, r3, fp
 8008c76:	464f      	mov	r7, r9
 8008c78:	f8cd 901c 	str.w	r9, [sp, #28]
 8008c7c:	464e      	mov	r6, r9
 8008c7e:	e6c2      	b.n	8008a06 <_svfprintf_r+0x9e6>
 8008c80:	465b      	mov	r3, fp
 8008c82:	e7d8      	b.n	8008c36 <_svfprintf_r+0xc16>
 8008c84:	0800e6a0 	.word	0x0800e6a0
 8008c88:	0800e6c4 	.word	0x0800e6c4
 8008c8c:	0800e6d4 	.word	0x0800e6d4
 8008c90:	2300      	movs	r3, #0
 8008c92:	9304      	str	r3, [sp, #16]
 8008c94:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8008c98:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008c9c:	9307      	str	r3, [sp, #28]
 8008c9e:	220a      	movs	r2, #10
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	4639      	mov	r1, r7
 8008ca6:	f7f7 ffef 	bl	8000c88 <__aeabi_uldivmod>
 8008caa:	9b04      	ldr	r3, [sp, #16]
 8008cac:	3301      	adds	r3, #1
 8008cae:	9304      	str	r3, [sp, #16]
 8008cb0:	9b07      	ldr	r3, [sp, #28]
 8008cb2:	3230      	adds	r2, #48	; 0x30
 8008cb4:	f109 3bff 	add.w	fp, r9, #4294967295
 8008cb8:	f809 2c01 	strb.w	r2, [r9, #-1]
 8008cbc:	b1d3      	cbz	r3, 8008cf4 <_svfprintf_r+0xcd4>
 8008cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc0:	9a04      	ldr	r2, [sp, #16]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d115      	bne.n	8008cf4 <_svfprintf_r+0xcd4>
 8008cc8:	2aff      	cmp	r2, #255	; 0xff
 8008cca:	d013      	beq.n	8008cf4 <_svfprintf_r+0xcd4>
 8008ccc:	2f00      	cmp	r7, #0
 8008cce:	bf08      	it	eq
 8008cd0:	2e0a      	cmpeq	r6, #10
 8008cd2:	d30f      	bcc.n	8008cf4 <_svfprintf_r+0xcd4>
 8008cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cd6:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008cd8:	ebab 0b03 	sub.w	fp, fp, r3
 8008cdc:	461a      	mov	r2, r3
 8008cde:	4658      	mov	r0, fp
 8008ce0:	f002 fcee 	bl	800b6c0 <strncpy>
 8008ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce6:	785b      	ldrb	r3, [r3, #1]
 8008ce8:	b11b      	cbz	r3, 8008cf2 <_svfprintf_r+0xcd2>
 8008cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cec:	3301      	adds	r3, #1
 8008cee:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	9304      	str	r3, [sp, #16]
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	4639      	mov	r1, r7
 8008cfa:	220a      	movs	r2, #10
 8008cfc:	f7f7 ffc4 	bl	8000c88 <__aeabi_uldivmod>
 8008d00:	4606      	mov	r6, r0
 8008d02:	460f      	mov	r7, r1
 8008d04:	ea56 0307 	orrs.w	r3, r6, r7
 8008d08:	d0af      	beq.n	8008c6a <_svfprintf_r+0xc4a>
 8008d0a:	46d9      	mov	r9, fp
 8008d0c:	e7c7      	b.n	8008c9e <_svfprintf_r+0xc7e>
 8008d0e:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008d12:	f006 030f 	and.w	r3, r6, #15
 8008d16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008d18:	5cd3      	ldrb	r3, [r2, r3]
 8008d1a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8008d1e:	0933      	lsrs	r3, r6, #4
 8008d20:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008d24:	093a      	lsrs	r2, r7, #4
 8008d26:	461e      	mov	r6, r3
 8008d28:	4617      	mov	r7, r2
 8008d2a:	ea56 0307 	orrs.w	r3, r6, r7
 8008d2e:	d1f0      	bne.n	8008d12 <_svfprintf_r+0xcf2>
 8008d30:	e79b      	b.n	8008c6a <_svfprintf_r+0xc4a>
 8008d32:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d197      	bne.n	8008c6a <_svfprintf_r+0xc4a>
 8008d3a:	07d2      	lsls	r2, r2, #31
 8008d3c:	bf44      	itt	mi
 8008d3e:	2330      	movmi	r3, #48	; 0x30
 8008d40:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 8008d44:	e791      	b.n	8008c6a <_svfprintf_r+0xc4a>
 8008d46:	9b06      	ldr	r3, [sp, #24]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 8377 	beq.w	800943c <_svfprintf_r+0x141c>
 8008d4e:	2000      	movs	r0, #0
 8008d50:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008d54:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008d58:	9608      	str	r6, [sp, #32]
 8008d5a:	f7ff bb49 	b.w	80083f0 <_svfprintf_r+0x3d0>
 8008d5e:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8008d62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d64:	e4ec      	b.n	8008740 <_svfprintf_r+0x720>
 8008d66:	2010      	movs	r0, #16
 8008d68:	4403      	add	r3, r0
 8008d6a:	2a07      	cmp	r2, #7
 8008d6c:	6060      	str	r0, [r4, #4]
 8008d6e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008d72:	dd08      	ble.n	8008d86 <_svfprintf_r+0xd66>
 8008d74:	aa26      	add	r2, sp, #152	; 0x98
 8008d76:	4641      	mov	r1, r8
 8008d78:	9803      	ldr	r0, [sp, #12]
 8008d7a:	f002 fcb6 	bl	800b6ea <__ssprint_r>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f040 833a 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008d84:	a929      	add	r1, sp, #164	; 0xa4
 8008d86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d88:	3b10      	subs	r3, #16
 8008d8a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	e656      	b.n	8008a3e <_svfprintf_r+0xa1e>
 8008d90:	460c      	mov	r4, r1
 8008d92:	e671      	b.n	8008a78 <_svfprintf_r+0xa58>
 8008d94:	aa26      	add	r2, sp, #152	; 0x98
 8008d96:	4641      	mov	r1, r8
 8008d98:	9803      	ldr	r0, [sp, #12]
 8008d9a:	f002 fca6 	bl	800b6ea <__ssprint_r>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	f040 832a 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008da4:	ac29      	add	r4, sp, #164	; 0xa4
 8008da6:	e679      	b.n	8008a9c <_svfprintf_r+0xa7c>
 8008da8:	aa26      	add	r2, sp, #152	; 0x98
 8008daa:	4641      	mov	r1, r8
 8008dac:	9803      	ldr	r0, [sp, #12]
 8008dae:	f002 fc9c 	bl	800b6ea <__ssprint_r>
 8008db2:	2800      	cmp	r0, #0
 8008db4:	f040 8320 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008db8:	ac29      	add	r4, sp, #164	; 0xa4
 8008dba:	e67f      	b.n	8008abc <_svfprintf_r+0xa9c>
 8008dbc:	2010      	movs	r0, #16
 8008dbe:	4403      	add	r3, r0
 8008dc0:	2a07      	cmp	r2, #7
 8008dc2:	6060      	str	r0, [r4, #4]
 8008dc4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008dc8:	dd08      	ble.n	8008ddc <_svfprintf_r+0xdbc>
 8008dca:	aa26      	add	r2, sp, #152	; 0x98
 8008dcc:	4641      	mov	r1, r8
 8008dce:	9803      	ldr	r0, [sp, #12]
 8008dd0:	f002 fc8b 	bl	800b6ea <__ssprint_r>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	f040 830f 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008dda:	a929      	add	r1, sp, #164	; 0xa4
 8008ddc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dde:	3b10      	subs	r3, #16
 8008de0:	9313      	str	r3, [sp, #76]	; 0x4c
 8008de2:	460c      	mov	r4, r1
 8008de4:	e673      	b.n	8008ace <_svfprintf_r+0xaae>
 8008de6:	460c      	mov	r4, r1
 8008de8:	e68e      	b.n	8008b08 <_svfprintf_r+0xae8>
 8008dea:	2010      	movs	r0, #16
 8008dec:	4403      	add	r3, r0
 8008dee:	2a07      	cmp	r2, #7
 8008df0:	6060      	str	r0, [r4, #4]
 8008df2:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008df6:	dd08      	ble.n	8008e0a <_svfprintf_r+0xdea>
 8008df8:	aa26      	add	r2, sp, #152	; 0x98
 8008dfa:	4641      	mov	r1, r8
 8008dfc:	9803      	ldr	r0, [sp, #12]
 8008dfe:	f002 fc74 	bl	800b6ea <__ssprint_r>
 8008e02:	2800      	cmp	r0, #0
 8008e04:	f040 82f8 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008e08:	a929      	add	r1, sp, #164	; 0xa4
 8008e0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e0c:	3b10      	subs	r3, #16
 8008e0e:	9310      	str	r3, [sp, #64]	; 0x40
 8008e10:	460c      	mov	r4, r1
 8008e12:	e67e      	b.n	8008b12 <_svfprintf_r+0xaf2>
 8008e14:	460c      	mov	r4, r1
 8008e16:	e699      	b.n	8008b4c <_svfprintf_r+0xb2c>
 8008e18:	9b06      	ldr	r3, [sp, #24]
 8008e1a:	2b65      	cmp	r3, #101	; 0x65
 8008e1c:	f340 8234 	ble.w	8009288 <_svfprintf_r+0x1268>
 8008e20:	2200      	movs	r2, #0
 8008e22:	2300      	movs	r3, #0
 8008e24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e28:	f7f7 fe4e 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d069      	beq.n	8008f04 <_svfprintf_r+0xee4>
 8008e30:	4b6e      	ldr	r3, [pc, #440]	; (8008fec <_svfprintf_r+0xfcc>)
 8008e32:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008e34:	6023      	str	r3, [r4, #0]
 8008e36:	2301      	movs	r3, #1
 8008e38:	441d      	add	r5, r3
 8008e3a:	6063      	str	r3, [r4, #4]
 8008e3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e3e:	9528      	str	r5, [sp, #160]	; 0xa0
 8008e40:	3301      	adds	r3, #1
 8008e42:	2b07      	cmp	r3, #7
 8008e44:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e46:	dc37      	bgt.n	8008eb8 <_svfprintf_r+0xe98>
 8008e48:	3408      	adds	r4, #8
 8008e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e4c:	9a04      	ldr	r2, [sp, #16]
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	db03      	blt.n	8008e5a <_svfprintf_r+0xe3a>
 8008e52:	f01a 0f01 	tst.w	sl, #1
 8008e56:	f43f ae8a 	beq.w	8008b6e <_svfprintf_r+0xb4e>
 8008e5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008e5c:	6023      	str	r3, [r4, #0]
 8008e5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e60:	6063      	str	r3, [r4, #4]
 8008e62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e64:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e66:	4413      	add	r3, r2
 8008e68:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	2b07      	cmp	r3, #7
 8008e70:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e72:	dc2b      	bgt.n	8008ecc <_svfprintf_r+0xeac>
 8008e74:	3408      	adds	r4, #8
 8008e76:	9b04      	ldr	r3, [sp, #16]
 8008e78:	1e5d      	subs	r5, r3, #1
 8008e7a:	2d00      	cmp	r5, #0
 8008e7c:	f77f ae77 	ble.w	8008b6e <_svfprintf_r+0xb4e>
 8008e80:	4e5b      	ldr	r6, [pc, #364]	; (8008ff0 <_svfprintf_r+0xfd0>)
 8008e82:	2710      	movs	r7, #16
 8008e84:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e88:	2d10      	cmp	r5, #16
 8008e8a:	f103 0301 	add.w	r3, r3, #1
 8008e8e:	f104 0108 	add.w	r1, r4, #8
 8008e92:	6026      	str	r6, [r4, #0]
 8008e94:	dc24      	bgt.n	8008ee0 <_svfprintf_r+0xec0>
 8008e96:	6065      	str	r5, [r4, #4]
 8008e98:	2b07      	cmp	r3, #7
 8008e9a:	4415      	add	r5, r2
 8008e9c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008ea0:	f340 8289 	ble.w	80093b6 <_svfprintf_r+0x1396>
 8008ea4:	aa26      	add	r2, sp, #152	; 0x98
 8008ea6:	4641      	mov	r1, r8
 8008ea8:	9803      	ldr	r0, [sp, #12]
 8008eaa:	f002 fc1e 	bl	800b6ea <__ssprint_r>
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	f040 82a2 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008eb4:	ac29      	add	r4, sp, #164	; 0xa4
 8008eb6:	e65a      	b.n	8008b6e <_svfprintf_r+0xb4e>
 8008eb8:	aa26      	add	r2, sp, #152	; 0x98
 8008eba:	4641      	mov	r1, r8
 8008ebc:	9803      	ldr	r0, [sp, #12]
 8008ebe:	f002 fc14 	bl	800b6ea <__ssprint_r>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f040 8298 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008ec8:	ac29      	add	r4, sp, #164	; 0xa4
 8008eca:	e7be      	b.n	8008e4a <_svfprintf_r+0xe2a>
 8008ecc:	aa26      	add	r2, sp, #152	; 0x98
 8008ece:	4641      	mov	r1, r8
 8008ed0:	9803      	ldr	r0, [sp, #12]
 8008ed2:	f002 fc0a 	bl	800b6ea <__ssprint_r>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	f040 828e 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008edc:	ac29      	add	r4, sp, #164	; 0xa4
 8008ede:	e7ca      	b.n	8008e76 <_svfprintf_r+0xe56>
 8008ee0:	3210      	adds	r2, #16
 8008ee2:	2b07      	cmp	r3, #7
 8008ee4:	6067      	str	r7, [r4, #4]
 8008ee6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008eea:	dd08      	ble.n	8008efe <_svfprintf_r+0xede>
 8008eec:	aa26      	add	r2, sp, #152	; 0x98
 8008eee:	4641      	mov	r1, r8
 8008ef0:	9803      	ldr	r0, [sp, #12]
 8008ef2:	f002 fbfa 	bl	800b6ea <__ssprint_r>
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	f040 827e 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008efc:	a929      	add	r1, sp, #164	; 0xa4
 8008efe:	3d10      	subs	r5, #16
 8008f00:	460c      	mov	r4, r1
 8008f02:	e7bf      	b.n	8008e84 <_svfprintf_r+0xe64>
 8008f04:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dc74      	bgt.n	8008ff4 <_svfprintf_r+0xfd4>
 8008f0a:	4b38      	ldr	r3, [pc, #224]	; (8008fec <_svfprintf_r+0xfcc>)
 8008f0c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	2301      	movs	r3, #1
 8008f12:	441d      	add	r5, r3
 8008f14:	6063      	str	r3, [r4, #4]
 8008f16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f18:	9528      	str	r5, [sp, #160]	; 0xa0
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	2b07      	cmp	r3, #7
 8008f1e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f20:	dc3e      	bgt.n	8008fa0 <_svfprintf_r+0xf80>
 8008f22:	3408      	adds	r4, #8
 8008f24:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f26:	b92b      	cbnz	r3, 8008f34 <_svfprintf_r+0xf14>
 8008f28:	9b04      	ldr	r3, [sp, #16]
 8008f2a:	b91b      	cbnz	r3, 8008f34 <_svfprintf_r+0xf14>
 8008f2c:	f01a 0f01 	tst.w	sl, #1
 8008f30:	f43f ae1d 	beq.w	8008b6e <_svfprintf_r+0xb4e>
 8008f34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f36:	6023      	str	r3, [r4, #0]
 8008f38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f3a:	6063      	str	r3, [r4, #4]
 8008f3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f40:	4413      	add	r3, r2
 8008f42:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f46:	3301      	adds	r3, #1
 8008f48:	2b07      	cmp	r3, #7
 8008f4a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f4c:	dc32      	bgt.n	8008fb4 <_svfprintf_r+0xf94>
 8008f4e:	3408      	adds	r4, #8
 8008f50:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008f52:	2d00      	cmp	r5, #0
 8008f54:	da1b      	bge.n	8008f8e <_svfprintf_r+0xf6e>
 8008f56:	4e26      	ldr	r6, [pc, #152]	; (8008ff0 <_svfprintf_r+0xfd0>)
 8008f58:	426d      	negs	r5, r5
 8008f5a:	4623      	mov	r3, r4
 8008f5c:	2710      	movs	r7, #16
 8008f5e:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008f62:	2d10      	cmp	r5, #16
 8008f64:	f102 0201 	add.w	r2, r2, #1
 8008f68:	f104 0408 	add.w	r4, r4, #8
 8008f6c:	601e      	str	r6, [r3, #0]
 8008f6e:	dc2b      	bgt.n	8008fc8 <_svfprintf_r+0xfa8>
 8008f70:	605d      	str	r5, [r3, #4]
 8008f72:	2a07      	cmp	r2, #7
 8008f74:	440d      	add	r5, r1
 8008f76:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008f7a:	dd08      	ble.n	8008f8e <_svfprintf_r+0xf6e>
 8008f7c:	aa26      	add	r2, sp, #152	; 0x98
 8008f7e:	4641      	mov	r1, r8
 8008f80:	9803      	ldr	r0, [sp, #12]
 8008f82:	f002 fbb2 	bl	800b6ea <__ssprint_r>
 8008f86:	2800      	cmp	r0, #0
 8008f88:	f040 8236 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008f8c:	ac29      	add	r4, sp, #164	; 0xa4
 8008f8e:	9b04      	ldr	r3, [sp, #16]
 8008f90:	6063      	str	r3, [r4, #4]
 8008f92:	9a04      	ldr	r2, [sp, #16]
 8008f94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f96:	f8c4 b000 	str.w	fp, [r4]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f9e:	e5df      	b.n	8008b60 <_svfprintf_r+0xb40>
 8008fa0:	aa26      	add	r2, sp, #152	; 0x98
 8008fa2:	4641      	mov	r1, r8
 8008fa4:	9803      	ldr	r0, [sp, #12]
 8008fa6:	f002 fba0 	bl	800b6ea <__ssprint_r>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f040 8224 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008fb0:	ac29      	add	r4, sp, #164	; 0xa4
 8008fb2:	e7b7      	b.n	8008f24 <_svfprintf_r+0xf04>
 8008fb4:	aa26      	add	r2, sp, #152	; 0x98
 8008fb6:	4641      	mov	r1, r8
 8008fb8:	9803      	ldr	r0, [sp, #12]
 8008fba:	f002 fb96 	bl	800b6ea <__ssprint_r>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f040 821a 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008fc4:	ac29      	add	r4, sp, #164	; 0xa4
 8008fc6:	e7c3      	b.n	8008f50 <_svfprintf_r+0xf30>
 8008fc8:	3110      	adds	r1, #16
 8008fca:	2a07      	cmp	r2, #7
 8008fcc:	605f      	str	r7, [r3, #4]
 8008fce:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008fd2:	dd08      	ble.n	8008fe6 <_svfprintf_r+0xfc6>
 8008fd4:	aa26      	add	r2, sp, #152	; 0x98
 8008fd6:	4641      	mov	r1, r8
 8008fd8:	9803      	ldr	r0, [sp, #12]
 8008fda:	f002 fb86 	bl	800b6ea <__ssprint_r>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f040 820a 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8008fe4:	ac29      	add	r4, sp, #164	; 0xa4
 8008fe6:	3d10      	subs	r5, #16
 8008fe8:	4623      	mov	r3, r4
 8008fea:	e7b8      	b.n	8008f5e <_svfprintf_r+0xf3e>
 8008fec:	0800e6c2 	.word	0x0800e6c2
 8008ff0:	0800e6d4 	.word	0x0800e6d4
 8008ff4:	9b04      	ldr	r3, [sp, #16]
 8008ff6:	42b3      	cmp	r3, r6
 8008ff8:	bfa8      	it	ge
 8008ffa:	4633      	movge	r3, r6
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	461d      	mov	r5, r3
 8009000:	dd0b      	ble.n	800901a <_svfprintf_r+0xffa>
 8009002:	e9c4 b300 	strd	fp, r3, [r4]
 8009006:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009008:	442b      	add	r3, r5
 800900a:	9328      	str	r3, [sp, #160]	; 0xa0
 800900c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800900e:	3301      	adds	r3, #1
 8009010:	2b07      	cmp	r3, #7
 8009012:	9327      	str	r3, [sp, #156]	; 0x9c
 8009014:	f300 8086 	bgt.w	8009124 <_svfprintf_r+0x1104>
 8009018:	3408      	adds	r4, #8
 800901a:	2d00      	cmp	r5, #0
 800901c:	bfac      	ite	ge
 800901e:	1b75      	subge	r5, r6, r5
 8009020:	4635      	movlt	r5, r6
 8009022:	2d00      	cmp	r5, #0
 8009024:	dd19      	ble.n	800905a <_svfprintf_r+0x103a>
 8009026:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800902a:	4896      	ldr	r0, [pc, #600]	; (8009284 <_svfprintf_r+0x1264>)
 800902c:	6020      	str	r0, [r4, #0]
 800902e:	2d10      	cmp	r5, #16
 8009030:	f103 0301 	add.w	r3, r3, #1
 8009034:	f104 0108 	add.w	r1, r4, #8
 8009038:	dc7e      	bgt.n	8009138 <_svfprintf_r+0x1118>
 800903a:	6065      	str	r5, [r4, #4]
 800903c:	2b07      	cmp	r3, #7
 800903e:	4415      	add	r5, r2
 8009040:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009044:	f340 808b 	ble.w	800915e <_svfprintf_r+0x113e>
 8009048:	aa26      	add	r2, sp, #152	; 0x98
 800904a:	4641      	mov	r1, r8
 800904c:	9803      	ldr	r0, [sp, #12]
 800904e:	f002 fb4c 	bl	800b6ea <__ssprint_r>
 8009052:	2800      	cmp	r0, #0
 8009054:	f040 81d0 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8009058:	ac29      	add	r4, sp, #164	; 0xa4
 800905a:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800905e:	445e      	add	r6, fp
 8009060:	d009      	beq.n	8009076 <_svfprintf_r+0x1056>
 8009062:	9b07      	ldr	r3, [sp, #28]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d17c      	bne.n	8009162 <_svfprintf_r+0x1142>
 8009068:	2f00      	cmp	r7, #0
 800906a:	d17c      	bne.n	8009166 <_svfprintf_r+0x1146>
 800906c:	9b04      	ldr	r3, [sp, #16]
 800906e:	445b      	add	r3, fp
 8009070:	429e      	cmp	r6, r3
 8009072:	bf28      	it	cs
 8009074:	461e      	movcs	r6, r3
 8009076:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009078:	9a04      	ldr	r2, [sp, #16]
 800907a:	4293      	cmp	r3, r2
 800907c:	db02      	blt.n	8009084 <_svfprintf_r+0x1064>
 800907e:	f01a 0f01 	tst.w	sl, #1
 8009082:	d00e      	beq.n	80090a2 <_svfprintf_r+0x1082>
 8009084:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800908a:	6063      	str	r3, [r4, #4]
 800908c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800908e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009090:	4413      	add	r3, r2
 8009092:	9328      	str	r3, [sp, #160]	; 0xa0
 8009094:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009096:	3301      	adds	r3, #1
 8009098:	2b07      	cmp	r3, #7
 800909a:	9327      	str	r3, [sp, #156]	; 0x9c
 800909c:	f300 80dd 	bgt.w	800925a <_svfprintf_r+0x123a>
 80090a0:	3408      	adds	r4, #8
 80090a2:	9b04      	ldr	r3, [sp, #16]
 80090a4:	9a04      	ldr	r2, [sp, #16]
 80090a6:	eb0b 0503 	add.w	r5, fp, r3
 80090aa:	1bab      	subs	r3, r5, r6
 80090ac:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80090ae:	1b55      	subs	r5, r2, r5
 80090b0:	429d      	cmp	r5, r3
 80090b2:	bfa8      	it	ge
 80090b4:	461d      	movge	r5, r3
 80090b6:	2d00      	cmp	r5, #0
 80090b8:	dd0b      	ble.n	80090d2 <_svfprintf_r+0x10b2>
 80090ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090bc:	442b      	add	r3, r5
 80090be:	9328      	str	r3, [sp, #160]	; 0xa0
 80090c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090c2:	3301      	adds	r3, #1
 80090c4:	2b07      	cmp	r3, #7
 80090c6:	e9c4 6500 	strd	r6, r5, [r4]
 80090ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80090cc:	f300 80cf 	bgt.w	800926e <_svfprintf_r+0x124e>
 80090d0:	3408      	adds	r4, #8
 80090d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090d4:	9a04      	ldr	r2, [sp, #16]
 80090d6:	2d00      	cmp	r5, #0
 80090d8:	eba2 0303 	sub.w	r3, r2, r3
 80090dc:	bfac      	ite	ge
 80090de:	1b5d      	subge	r5, r3, r5
 80090e0:	461d      	movlt	r5, r3
 80090e2:	2d00      	cmp	r5, #0
 80090e4:	f77f ad43 	ble.w	8008b6e <_svfprintf_r+0xb4e>
 80090e8:	4e66      	ldr	r6, [pc, #408]	; (8009284 <_svfprintf_r+0x1264>)
 80090ea:	2710      	movs	r7, #16
 80090ec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80090f0:	2d10      	cmp	r5, #16
 80090f2:	f103 0301 	add.w	r3, r3, #1
 80090f6:	f104 0108 	add.w	r1, r4, #8
 80090fa:	6026      	str	r6, [r4, #0]
 80090fc:	f77f aecb 	ble.w	8008e96 <_svfprintf_r+0xe76>
 8009100:	3210      	adds	r2, #16
 8009102:	2b07      	cmp	r3, #7
 8009104:	6067      	str	r7, [r4, #4]
 8009106:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800910a:	dd08      	ble.n	800911e <_svfprintf_r+0x10fe>
 800910c:	aa26      	add	r2, sp, #152	; 0x98
 800910e:	4641      	mov	r1, r8
 8009110:	9803      	ldr	r0, [sp, #12]
 8009112:	f002 faea 	bl	800b6ea <__ssprint_r>
 8009116:	2800      	cmp	r0, #0
 8009118:	f040 816e 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 800911c:	a929      	add	r1, sp, #164	; 0xa4
 800911e:	3d10      	subs	r5, #16
 8009120:	460c      	mov	r4, r1
 8009122:	e7e3      	b.n	80090ec <_svfprintf_r+0x10cc>
 8009124:	aa26      	add	r2, sp, #152	; 0x98
 8009126:	4641      	mov	r1, r8
 8009128:	9803      	ldr	r0, [sp, #12]
 800912a:	f002 fade 	bl	800b6ea <__ssprint_r>
 800912e:	2800      	cmp	r0, #0
 8009130:	f040 8162 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8009134:	ac29      	add	r4, sp, #164	; 0xa4
 8009136:	e770      	b.n	800901a <_svfprintf_r+0xffa>
 8009138:	2010      	movs	r0, #16
 800913a:	4402      	add	r2, r0
 800913c:	2b07      	cmp	r3, #7
 800913e:	6060      	str	r0, [r4, #4]
 8009140:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009144:	dd08      	ble.n	8009158 <_svfprintf_r+0x1138>
 8009146:	aa26      	add	r2, sp, #152	; 0x98
 8009148:	4641      	mov	r1, r8
 800914a:	9803      	ldr	r0, [sp, #12]
 800914c:	f002 facd 	bl	800b6ea <__ssprint_r>
 8009150:	2800      	cmp	r0, #0
 8009152:	f040 8151 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8009156:	a929      	add	r1, sp, #164	; 0xa4
 8009158:	3d10      	subs	r5, #16
 800915a:	460c      	mov	r4, r1
 800915c:	e763      	b.n	8009026 <_svfprintf_r+0x1006>
 800915e:	460c      	mov	r4, r1
 8009160:	e77b      	b.n	800905a <_svfprintf_r+0x103a>
 8009162:	2f00      	cmp	r7, #0
 8009164:	d049      	beq.n	80091fa <_svfprintf_r+0x11da>
 8009166:	3f01      	subs	r7, #1
 8009168:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800916a:	6023      	str	r3, [r4, #0]
 800916c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800916e:	6063      	str	r3, [r4, #4]
 8009170:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009172:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009174:	4413      	add	r3, r2
 8009176:	9328      	str	r3, [sp, #160]	; 0xa0
 8009178:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800917a:	3301      	adds	r3, #1
 800917c:	2b07      	cmp	r3, #7
 800917e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009180:	dc42      	bgt.n	8009208 <_svfprintf_r+0x11e8>
 8009182:	3408      	adds	r4, #8
 8009184:	9b04      	ldr	r3, [sp, #16]
 8009186:	445b      	add	r3, fp
 8009188:	1b9a      	subs	r2, r3, r6
 800918a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	4293      	cmp	r3, r2
 8009190:	bfa8      	it	ge
 8009192:	4613      	movge	r3, r2
 8009194:	2b00      	cmp	r3, #0
 8009196:	461d      	mov	r5, r3
 8009198:	dd0a      	ble.n	80091b0 <_svfprintf_r+0x1190>
 800919a:	e9c4 6300 	strd	r6, r3, [r4]
 800919e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091a0:	442b      	add	r3, r5
 80091a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80091a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091a6:	3301      	adds	r3, #1
 80091a8:	2b07      	cmp	r3, #7
 80091aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80091ac:	dc36      	bgt.n	800921c <_svfprintf_r+0x11fc>
 80091ae:	3408      	adds	r4, #8
 80091b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	2d00      	cmp	r5, #0
 80091b6:	bfac      	ite	ge
 80091b8:	1b5d      	subge	r5, r3, r5
 80091ba:	461d      	movlt	r5, r3
 80091bc:	2d00      	cmp	r5, #0
 80091be:	dd18      	ble.n	80091f2 <_svfprintf_r+0x11d2>
 80091c0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80091c4:	482f      	ldr	r0, [pc, #188]	; (8009284 <_svfprintf_r+0x1264>)
 80091c6:	6020      	str	r0, [r4, #0]
 80091c8:	2d10      	cmp	r5, #16
 80091ca:	f102 0201 	add.w	r2, r2, #1
 80091ce:	f104 0108 	add.w	r1, r4, #8
 80091d2:	dc2d      	bgt.n	8009230 <_svfprintf_r+0x1210>
 80091d4:	442b      	add	r3, r5
 80091d6:	2a07      	cmp	r2, #7
 80091d8:	6065      	str	r5, [r4, #4]
 80091da:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80091de:	dd3a      	ble.n	8009256 <_svfprintf_r+0x1236>
 80091e0:	aa26      	add	r2, sp, #152	; 0x98
 80091e2:	4641      	mov	r1, r8
 80091e4:	9803      	ldr	r0, [sp, #12]
 80091e6:	f002 fa80 	bl	800b6ea <__ssprint_r>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	f040 8104 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 80091f0:	ac29      	add	r4, sp, #164	; 0xa4
 80091f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	441e      	add	r6, r3
 80091f8:	e733      	b.n	8009062 <_svfprintf_r+0x1042>
 80091fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091fc:	3b01      	subs	r3, #1
 80091fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009200:	9b07      	ldr	r3, [sp, #28]
 8009202:	3b01      	subs	r3, #1
 8009204:	9307      	str	r3, [sp, #28]
 8009206:	e7af      	b.n	8009168 <_svfprintf_r+0x1148>
 8009208:	aa26      	add	r2, sp, #152	; 0x98
 800920a:	4641      	mov	r1, r8
 800920c:	9803      	ldr	r0, [sp, #12]
 800920e:	f002 fa6c 	bl	800b6ea <__ssprint_r>
 8009212:	2800      	cmp	r0, #0
 8009214:	f040 80f0 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 8009218:	ac29      	add	r4, sp, #164	; 0xa4
 800921a:	e7b3      	b.n	8009184 <_svfprintf_r+0x1164>
 800921c:	aa26      	add	r2, sp, #152	; 0x98
 800921e:	4641      	mov	r1, r8
 8009220:	9803      	ldr	r0, [sp, #12]
 8009222:	f002 fa62 	bl	800b6ea <__ssprint_r>
 8009226:	2800      	cmp	r0, #0
 8009228:	f040 80e6 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 800922c:	ac29      	add	r4, sp, #164	; 0xa4
 800922e:	e7bf      	b.n	80091b0 <_svfprintf_r+0x1190>
 8009230:	2010      	movs	r0, #16
 8009232:	4403      	add	r3, r0
 8009234:	2a07      	cmp	r2, #7
 8009236:	6060      	str	r0, [r4, #4]
 8009238:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800923c:	dd08      	ble.n	8009250 <_svfprintf_r+0x1230>
 800923e:	aa26      	add	r2, sp, #152	; 0x98
 8009240:	4641      	mov	r1, r8
 8009242:	9803      	ldr	r0, [sp, #12]
 8009244:	f002 fa51 	bl	800b6ea <__ssprint_r>
 8009248:	2800      	cmp	r0, #0
 800924a:	f040 80d5 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 800924e:	a929      	add	r1, sp, #164	; 0xa4
 8009250:	3d10      	subs	r5, #16
 8009252:	460c      	mov	r4, r1
 8009254:	e7b4      	b.n	80091c0 <_svfprintf_r+0x11a0>
 8009256:	460c      	mov	r4, r1
 8009258:	e7cb      	b.n	80091f2 <_svfprintf_r+0x11d2>
 800925a:	aa26      	add	r2, sp, #152	; 0x98
 800925c:	4641      	mov	r1, r8
 800925e:	9803      	ldr	r0, [sp, #12]
 8009260:	f002 fa43 	bl	800b6ea <__ssprint_r>
 8009264:	2800      	cmp	r0, #0
 8009266:	f040 80c7 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 800926a:	ac29      	add	r4, sp, #164	; 0xa4
 800926c:	e719      	b.n	80090a2 <_svfprintf_r+0x1082>
 800926e:	aa26      	add	r2, sp, #152	; 0x98
 8009270:	4641      	mov	r1, r8
 8009272:	9803      	ldr	r0, [sp, #12]
 8009274:	f002 fa39 	bl	800b6ea <__ssprint_r>
 8009278:	2800      	cmp	r0, #0
 800927a:	f040 80bd 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 800927e:	ac29      	add	r4, sp, #164	; 0xa4
 8009280:	e727      	b.n	80090d2 <_svfprintf_r+0x10b2>
 8009282:	bf00      	nop
 8009284:	0800e6d4 	.word	0x0800e6d4
 8009288:	9a04      	ldr	r2, [sp, #16]
 800928a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800928c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800928e:	2a01      	cmp	r2, #1
 8009290:	f105 0501 	add.w	r5, r5, #1
 8009294:	f103 0301 	add.w	r3, r3, #1
 8009298:	f104 0608 	add.w	r6, r4, #8
 800929c:	dc02      	bgt.n	80092a4 <_svfprintf_r+0x1284>
 800929e:	f01a 0f01 	tst.w	sl, #1
 80092a2:	d07d      	beq.n	80093a0 <_svfprintf_r+0x1380>
 80092a4:	2201      	movs	r2, #1
 80092a6:	2b07      	cmp	r3, #7
 80092a8:	f8c4 b000 	str.w	fp, [r4]
 80092ac:	6062      	str	r2, [r4, #4]
 80092ae:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80092b2:	dd08      	ble.n	80092c6 <_svfprintf_r+0x12a6>
 80092b4:	aa26      	add	r2, sp, #152	; 0x98
 80092b6:	4641      	mov	r1, r8
 80092b8:	9803      	ldr	r0, [sp, #12]
 80092ba:	f002 fa16 	bl	800b6ea <__ssprint_r>
 80092be:	2800      	cmp	r0, #0
 80092c0:	f040 809a 	bne.w	80093f8 <_svfprintf_r+0x13d8>
 80092c4:	ae29      	add	r6, sp, #164	; 0xa4
 80092c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80092c8:	6033      	str	r3, [r6, #0]
 80092ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092cc:	6073      	str	r3, [r6, #4]
 80092ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80092d2:	4413      	add	r3, r2
 80092d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80092d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092d8:	3301      	adds	r3, #1
 80092da:	2b07      	cmp	r3, #7
 80092dc:	9327      	str	r3, [sp, #156]	; 0x9c
 80092de:	dc31      	bgt.n	8009344 <_svfprintf_r+0x1324>
 80092e0:	3608      	adds	r6, #8
 80092e2:	9b04      	ldr	r3, [sp, #16]
 80092e4:	2200      	movs	r2, #0
 80092e6:	1e5c      	subs	r4, r3, #1
 80092e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092ec:	2300      	movs	r3, #0
 80092ee:	f7f7 fbeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80092f2:	2800      	cmp	r0, #0
 80092f4:	d12f      	bne.n	8009356 <_svfprintf_r+0x1336>
 80092f6:	f10b 0301 	add.w	r3, fp, #1
 80092fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80092fc:	9904      	ldr	r1, [sp, #16]
 80092fe:	e9c6 3400 	strd	r3, r4, [r6]
 8009302:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009304:	3201      	adds	r2, #1
 8009306:	3b01      	subs	r3, #1
 8009308:	440b      	add	r3, r1
 800930a:	2a07      	cmp	r2, #7
 800930c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009310:	dd4f      	ble.n	80093b2 <_svfprintf_r+0x1392>
 8009312:	aa26      	add	r2, sp, #152	; 0x98
 8009314:	4641      	mov	r1, r8
 8009316:	9803      	ldr	r0, [sp, #12]
 8009318:	f002 f9e7 	bl	800b6ea <__ssprint_r>
 800931c:	2800      	cmp	r0, #0
 800931e:	d16b      	bne.n	80093f8 <_svfprintf_r+0x13d8>
 8009320:	ae29      	add	r6, sp, #164	; 0xa4
 8009322:	ab22      	add	r3, sp, #136	; 0x88
 8009324:	6033      	str	r3, [r6, #0]
 8009326:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009328:	6073      	str	r3, [r6, #4]
 800932a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800932c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800932e:	4413      	add	r3, r2
 8009330:	9328      	str	r3, [sp, #160]	; 0xa0
 8009332:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009334:	3301      	adds	r3, #1
 8009336:	2b07      	cmp	r3, #7
 8009338:	9327      	str	r3, [sp, #156]	; 0x9c
 800933a:	f73f adb3 	bgt.w	8008ea4 <_svfprintf_r+0xe84>
 800933e:	f106 0408 	add.w	r4, r6, #8
 8009342:	e414      	b.n	8008b6e <_svfprintf_r+0xb4e>
 8009344:	aa26      	add	r2, sp, #152	; 0x98
 8009346:	4641      	mov	r1, r8
 8009348:	9803      	ldr	r0, [sp, #12]
 800934a:	f002 f9ce 	bl	800b6ea <__ssprint_r>
 800934e:	2800      	cmp	r0, #0
 8009350:	d152      	bne.n	80093f8 <_svfprintf_r+0x13d8>
 8009352:	ae29      	add	r6, sp, #164	; 0xa4
 8009354:	e7c5      	b.n	80092e2 <_svfprintf_r+0x12c2>
 8009356:	2c00      	cmp	r4, #0
 8009358:	dde3      	ble.n	8009322 <_svfprintf_r+0x1302>
 800935a:	4d3e      	ldr	r5, [pc, #248]	; (8009454 <_svfprintf_r+0x1434>)
 800935c:	2710      	movs	r7, #16
 800935e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009362:	2c10      	cmp	r4, #16
 8009364:	f103 0301 	add.w	r3, r3, #1
 8009368:	f106 0108 	add.w	r1, r6, #8
 800936c:	6035      	str	r5, [r6, #0]
 800936e:	dc07      	bgt.n	8009380 <_svfprintf_r+0x1360>
 8009370:	6074      	str	r4, [r6, #4]
 8009372:	2b07      	cmp	r3, #7
 8009374:	4414      	add	r4, r2
 8009376:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800937a:	dcca      	bgt.n	8009312 <_svfprintf_r+0x12f2>
 800937c:	460e      	mov	r6, r1
 800937e:	e7d0      	b.n	8009322 <_svfprintf_r+0x1302>
 8009380:	3210      	adds	r2, #16
 8009382:	2b07      	cmp	r3, #7
 8009384:	6077      	str	r7, [r6, #4]
 8009386:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800938a:	dd06      	ble.n	800939a <_svfprintf_r+0x137a>
 800938c:	aa26      	add	r2, sp, #152	; 0x98
 800938e:	4641      	mov	r1, r8
 8009390:	9803      	ldr	r0, [sp, #12]
 8009392:	f002 f9aa 	bl	800b6ea <__ssprint_r>
 8009396:	bb78      	cbnz	r0, 80093f8 <_svfprintf_r+0x13d8>
 8009398:	a929      	add	r1, sp, #164	; 0xa4
 800939a:	3c10      	subs	r4, #16
 800939c:	460e      	mov	r6, r1
 800939e:	e7de      	b.n	800935e <_svfprintf_r+0x133e>
 80093a0:	2201      	movs	r2, #1
 80093a2:	2b07      	cmp	r3, #7
 80093a4:	f8c4 b000 	str.w	fp, [r4]
 80093a8:	6062      	str	r2, [r4, #4]
 80093aa:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80093ae:	ddb8      	ble.n	8009322 <_svfprintf_r+0x1302>
 80093b0:	e7af      	b.n	8009312 <_svfprintf_r+0x12f2>
 80093b2:	3608      	adds	r6, #8
 80093b4:	e7b5      	b.n	8009322 <_svfprintf_r+0x1302>
 80093b6:	460c      	mov	r4, r1
 80093b8:	f7ff bbd9 	b.w	8008b6e <_svfprintf_r+0xb4e>
 80093bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093be:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093c0:	1a9d      	subs	r5, r3, r2
 80093c2:	2d00      	cmp	r5, #0
 80093c4:	f77f abd7 	ble.w	8008b76 <_svfprintf_r+0xb56>
 80093c8:	4e23      	ldr	r6, [pc, #140]	; (8009458 <_svfprintf_r+0x1438>)
 80093ca:	2710      	movs	r7, #16
 80093cc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80093d0:	2d10      	cmp	r5, #16
 80093d2:	f103 0301 	add.w	r3, r3, #1
 80093d6:	6026      	str	r6, [r4, #0]
 80093d8:	dc18      	bgt.n	800940c <_svfprintf_r+0x13ec>
 80093da:	6065      	str	r5, [r4, #4]
 80093dc:	2b07      	cmp	r3, #7
 80093de:	4415      	add	r5, r2
 80093e0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80093e4:	f77f abc7 	ble.w	8008b76 <_svfprintf_r+0xb56>
 80093e8:	aa26      	add	r2, sp, #152	; 0x98
 80093ea:	4641      	mov	r1, r8
 80093ec:	9803      	ldr	r0, [sp, #12]
 80093ee:	f002 f97c 	bl	800b6ea <__ssprint_r>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	f43f abbf 	beq.w	8008b76 <_svfprintf_r+0xb56>
 80093f8:	f1b9 0f00 	cmp.w	r9, #0
 80093fc:	f43f a8a8 	beq.w	8008550 <_svfprintf_r+0x530>
 8009400:	4649      	mov	r1, r9
 8009402:	9803      	ldr	r0, [sp, #12]
 8009404:	f000 fed8 	bl	800a1b8 <_free_r>
 8009408:	f7ff b8a2 	b.w	8008550 <_svfprintf_r+0x530>
 800940c:	3210      	adds	r2, #16
 800940e:	2b07      	cmp	r3, #7
 8009410:	6067      	str	r7, [r4, #4]
 8009412:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009416:	dc02      	bgt.n	800941e <_svfprintf_r+0x13fe>
 8009418:	3408      	adds	r4, #8
 800941a:	3d10      	subs	r5, #16
 800941c:	e7d6      	b.n	80093cc <_svfprintf_r+0x13ac>
 800941e:	aa26      	add	r2, sp, #152	; 0x98
 8009420:	4641      	mov	r1, r8
 8009422:	9803      	ldr	r0, [sp, #12]
 8009424:	f002 f961 	bl	800b6ea <__ssprint_r>
 8009428:	2800      	cmp	r0, #0
 800942a:	d1e5      	bne.n	80093f8 <_svfprintf_r+0x13d8>
 800942c:	ac29      	add	r4, sp, #164	; 0xa4
 800942e:	e7f4      	b.n	800941a <_svfprintf_r+0x13fa>
 8009430:	4649      	mov	r1, r9
 8009432:	9803      	ldr	r0, [sp, #12]
 8009434:	f000 fec0 	bl	800a1b8 <_free_r>
 8009438:	f7ff bbb5 	b.w	8008ba6 <_svfprintf_r+0xb86>
 800943c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800943e:	2b00      	cmp	r3, #0
 8009440:	f43f a886 	beq.w	8008550 <_svfprintf_r+0x530>
 8009444:	aa26      	add	r2, sp, #152	; 0x98
 8009446:	4641      	mov	r1, r8
 8009448:	9803      	ldr	r0, [sp, #12]
 800944a:	f002 f94e 	bl	800b6ea <__ssprint_r>
 800944e:	f7ff b87f 	b.w	8008550 <_svfprintf_r+0x530>
 8009452:	bf00      	nop
 8009454:	0800e6d4 	.word	0x0800e6d4
 8009458:	0800e6c4 	.word	0x0800e6c4

0800945c <register_fini>:
 800945c:	4b02      	ldr	r3, [pc, #8]	; (8009468 <register_fini+0xc>)
 800945e:	b113      	cbz	r3, 8009466 <register_fini+0xa>
 8009460:	4802      	ldr	r0, [pc, #8]	; (800946c <register_fini+0x10>)
 8009462:	f000 b805 	b.w	8009470 <atexit>
 8009466:	4770      	bx	lr
 8009468:	00000000 	.word	0x00000000
 800946c:	0800a0e9 	.word	0x0800a0e9

08009470 <atexit>:
 8009470:	2300      	movs	r3, #0
 8009472:	4601      	mov	r1, r0
 8009474:	461a      	mov	r2, r3
 8009476:	4618      	mov	r0, r3
 8009478:	f002 b9ca 	b.w	800b810 <__register_exitproc>

0800947c <quorem>:
 800947c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	6903      	ldr	r3, [r0, #16]
 8009482:	690c      	ldr	r4, [r1, #16]
 8009484:	42a3      	cmp	r3, r4
 8009486:	4680      	mov	r8, r0
 8009488:	f2c0 8082 	blt.w	8009590 <quorem+0x114>
 800948c:	3c01      	subs	r4, #1
 800948e:	f101 0714 	add.w	r7, r1, #20
 8009492:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009496:	f100 0614 	add.w	r6, r0, #20
 800949a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800949e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80094a2:	eb06 030c 	add.w	r3, r6, ip
 80094a6:	3501      	adds	r5, #1
 80094a8:	eb07 090c 	add.w	r9, r7, ip
 80094ac:	9301      	str	r3, [sp, #4]
 80094ae:	fbb0 f5f5 	udiv	r5, r0, r5
 80094b2:	b395      	cbz	r5, 800951a <quorem+0x9e>
 80094b4:	f04f 0a00 	mov.w	sl, #0
 80094b8:	4638      	mov	r0, r7
 80094ba:	46b6      	mov	lr, r6
 80094bc:	46d3      	mov	fp, sl
 80094be:	f850 2b04 	ldr.w	r2, [r0], #4
 80094c2:	b293      	uxth	r3, r2
 80094c4:	fb05 a303 	mla	r3, r5, r3, sl
 80094c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	ebab 0303 	sub.w	r3, fp, r3
 80094d2:	0c12      	lsrs	r2, r2, #16
 80094d4:	f8de b000 	ldr.w	fp, [lr]
 80094d8:	fb05 a202 	mla	r2, r5, r2, sl
 80094dc:	fa13 f38b 	uxtah	r3, r3, fp
 80094e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80094e4:	fa1f fb82 	uxth.w	fp, r2
 80094e8:	f8de 2000 	ldr.w	r2, [lr]
 80094ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80094f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094fa:	4581      	cmp	r9, r0
 80094fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009500:	f84e 3b04 	str.w	r3, [lr], #4
 8009504:	d2db      	bcs.n	80094be <quorem+0x42>
 8009506:	f856 300c 	ldr.w	r3, [r6, ip]
 800950a:	b933      	cbnz	r3, 800951a <quorem+0x9e>
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	3b04      	subs	r3, #4
 8009510:	429e      	cmp	r6, r3
 8009512:	461a      	mov	r2, r3
 8009514:	d330      	bcc.n	8009578 <quorem+0xfc>
 8009516:	f8c8 4010 	str.w	r4, [r8, #16]
 800951a:	4640      	mov	r0, r8
 800951c:	f001 fecc 	bl	800b2b8 <__mcmp>
 8009520:	2800      	cmp	r0, #0
 8009522:	db25      	blt.n	8009570 <quorem+0xf4>
 8009524:	3501      	adds	r5, #1
 8009526:	4630      	mov	r0, r6
 8009528:	f04f 0c00 	mov.w	ip, #0
 800952c:	f857 2b04 	ldr.w	r2, [r7], #4
 8009530:	f8d0 e000 	ldr.w	lr, [r0]
 8009534:	b293      	uxth	r3, r2
 8009536:	ebac 0303 	sub.w	r3, ip, r3
 800953a:	0c12      	lsrs	r2, r2, #16
 800953c:	fa13 f38e 	uxtah	r3, r3, lr
 8009540:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009544:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009548:	b29b      	uxth	r3, r3
 800954a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800954e:	45b9      	cmp	r9, r7
 8009550:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009554:	f840 3b04 	str.w	r3, [r0], #4
 8009558:	d2e8      	bcs.n	800952c <quorem+0xb0>
 800955a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800955e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009562:	b92a      	cbnz	r2, 8009570 <quorem+0xf4>
 8009564:	3b04      	subs	r3, #4
 8009566:	429e      	cmp	r6, r3
 8009568:	461a      	mov	r2, r3
 800956a:	d30b      	bcc.n	8009584 <quorem+0x108>
 800956c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009570:	4628      	mov	r0, r5
 8009572:	b003      	add	sp, #12
 8009574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009578:	6812      	ldr	r2, [r2, #0]
 800957a:	3b04      	subs	r3, #4
 800957c:	2a00      	cmp	r2, #0
 800957e:	d1ca      	bne.n	8009516 <quorem+0x9a>
 8009580:	3c01      	subs	r4, #1
 8009582:	e7c5      	b.n	8009510 <quorem+0x94>
 8009584:	6812      	ldr	r2, [r2, #0]
 8009586:	3b04      	subs	r3, #4
 8009588:	2a00      	cmp	r2, #0
 800958a:	d1ef      	bne.n	800956c <quorem+0xf0>
 800958c:	3c01      	subs	r4, #1
 800958e:	e7ea      	b.n	8009566 <quorem+0xea>
 8009590:	2000      	movs	r0, #0
 8009592:	e7ee      	b.n	8009572 <quorem+0xf6>
 8009594:	0000      	movs	r0, r0
	...

08009598 <_dtoa_r>:
 8009598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800959c:	b097      	sub	sp, #92	; 0x5c
 800959e:	ec57 6b10 	vmov	r6, r7, d0
 80095a2:	9106      	str	r1, [sp, #24]
 80095a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80095a6:	920b      	str	r2, [sp, #44]	; 0x2c
 80095a8:	4604      	mov	r4, r0
 80095aa:	9312      	str	r3, [sp, #72]	; 0x48
 80095ac:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80095ae:	e9cd 6700 	strd	r6, r7, [sp]
 80095b2:	b141      	cbz	r1, 80095c6 <_dtoa_r+0x2e>
 80095b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095b6:	604a      	str	r2, [r1, #4]
 80095b8:	2301      	movs	r3, #1
 80095ba:	4093      	lsls	r3, r2
 80095bc:	608b      	str	r3, [r1, #8]
 80095be:	f001 fc78 	bl	800aeb2 <_Bfree>
 80095c2:	2300      	movs	r3, #0
 80095c4:	6423      	str	r3, [r4, #64]	; 0x40
 80095c6:	1e3b      	subs	r3, r7, #0
 80095c8:	bfb9      	ittee	lt
 80095ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80095ce:	9301      	strlt	r3, [sp, #4]
 80095d0:	2300      	movge	r3, #0
 80095d2:	602b      	strge	r3, [r5, #0]
 80095d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80095d8:	4baf      	ldr	r3, [pc, #700]	; (8009898 <_dtoa_r+0x300>)
 80095da:	bfbc      	itt	lt
 80095dc:	2201      	movlt	r2, #1
 80095de:	602a      	strlt	r2, [r5, #0]
 80095e0:	ea33 0308 	bics.w	r3, r3, r8
 80095e4:	d116      	bne.n	8009614 <_dtoa_r+0x7c>
 80095e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	9b00      	ldr	r3, [sp, #0]
 80095f0:	b923      	cbnz	r3, 80095fc <_dtoa_r+0x64>
 80095f2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80095f6:	2800      	cmp	r0, #0
 80095f8:	f000 8543 	beq.w	800a082 <_dtoa_r+0xaea>
 80095fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095fe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80098ac <_dtoa_r+0x314>
 8009602:	b11b      	cbz	r3, 800960c <_dtoa_r+0x74>
 8009604:	f10b 0303 	add.w	r3, fp, #3
 8009608:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800960a:	6013      	str	r3, [r2, #0]
 800960c:	4658      	mov	r0, fp
 800960e:	b017      	add	sp, #92	; 0x5c
 8009610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009614:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009618:	2200      	movs	r2, #0
 800961a:	2300      	movs	r3, #0
 800961c:	4630      	mov	r0, r6
 800961e:	4639      	mov	r1, r7
 8009620:	f7f7 fa52 	bl	8000ac8 <__aeabi_dcmpeq>
 8009624:	4681      	mov	r9, r0
 8009626:	b160      	cbz	r0, 8009642 <_dtoa_r+0xaa>
 8009628:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800962a:	2301      	movs	r3, #1
 800962c:	6013      	str	r3, [r2, #0]
 800962e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009630:	2b00      	cmp	r3, #0
 8009632:	f000 8522 	beq.w	800a07a <_dtoa_r+0xae2>
 8009636:	4b99      	ldr	r3, [pc, #612]	; (800989c <_dtoa_r+0x304>)
 8009638:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800963a:	f103 3bff 	add.w	fp, r3, #4294967295
 800963e:	6013      	str	r3, [r2, #0]
 8009640:	e7e4      	b.n	800960c <_dtoa_r+0x74>
 8009642:	aa14      	add	r2, sp, #80	; 0x50
 8009644:	a915      	add	r1, sp, #84	; 0x54
 8009646:	ec47 6b10 	vmov	d0, r6, r7
 800964a:	4620      	mov	r0, r4
 800964c:	f001 ff22 	bl	800b494 <__d2b>
 8009650:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009654:	9004      	str	r0, [sp, #16]
 8009656:	2d00      	cmp	r5, #0
 8009658:	d07c      	beq.n	8009754 <_dtoa_r+0x1bc>
 800965a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800965e:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009662:	46b2      	mov	sl, r6
 8009664:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009668:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800966c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009670:	2200      	movs	r2, #0
 8009672:	4b8b      	ldr	r3, [pc, #556]	; (80098a0 <_dtoa_r+0x308>)
 8009674:	4650      	mov	r0, sl
 8009676:	4659      	mov	r1, fp
 8009678:	f7f6 fe06 	bl	8000288 <__aeabi_dsub>
 800967c:	a380      	add	r3, pc, #512	; (adr r3, 8009880 <_dtoa_r+0x2e8>)
 800967e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009682:	f7f6 ffb9 	bl	80005f8 <__aeabi_dmul>
 8009686:	a380      	add	r3, pc, #512	; (adr r3, 8009888 <_dtoa_r+0x2f0>)
 8009688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968c:	f7f6 fdfe 	bl	800028c <__adddf3>
 8009690:	4606      	mov	r6, r0
 8009692:	4628      	mov	r0, r5
 8009694:	460f      	mov	r7, r1
 8009696:	f7f6 ff45 	bl	8000524 <__aeabi_i2d>
 800969a:	a37d      	add	r3, pc, #500	; (adr r3, 8009890 <_dtoa_r+0x2f8>)
 800969c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a0:	f7f6 ffaa 	bl	80005f8 <__aeabi_dmul>
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	4630      	mov	r0, r6
 80096aa:	4639      	mov	r1, r7
 80096ac:	f7f6 fdee 	bl	800028c <__adddf3>
 80096b0:	4606      	mov	r6, r0
 80096b2:	460f      	mov	r7, r1
 80096b4:	f7f7 fa50 	bl	8000b58 <__aeabi_d2iz>
 80096b8:	2200      	movs	r2, #0
 80096ba:	4682      	mov	sl, r0
 80096bc:	2300      	movs	r3, #0
 80096be:	4630      	mov	r0, r6
 80096c0:	4639      	mov	r1, r7
 80096c2:	f7f7 fa0b 	bl	8000adc <__aeabi_dcmplt>
 80096c6:	b148      	cbz	r0, 80096dc <_dtoa_r+0x144>
 80096c8:	4650      	mov	r0, sl
 80096ca:	f7f6 ff2b 	bl	8000524 <__aeabi_i2d>
 80096ce:	4632      	mov	r2, r6
 80096d0:	463b      	mov	r3, r7
 80096d2:	f7f7 f9f9 	bl	8000ac8 <__aeabi_dcmpeq>
 80096d6:	b908      	cbnz	r0, 80096dc <_dtoa_r+0x144>
 80096d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096dc:	f1ba 0f16 	cmp.w	sl, #22
 80096e0:	d859      	bhi.n	8009796 <_dtoa_r+0x1fe>
 80096e2:	4970      	ldr	r1, [pc, #448]	; (80098a4 <_dtoa_r+0x30c>)
 80096e4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80096e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f0:	f7f7 fa12 	bl	8000b18 <__aeabi_dcmpgt>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d050      	beq.n	800979a <_dtoa_r+0x202>
 80096f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096fc:	2300      	movs	r3, #0
 80096fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009700:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009702:	1b5d      	subs	r5, r3, r5
 8009704:	f1b5 0801 	subs.w	r8, r5, #1
 8009708:	bf49      	itett	mi
 800970a:	f1c5 0301 	rsbmi	r3, r5, #1
 800970e:	2300      	movpl	r3, #0
 8009710:	9305      	strmi	r3, [sp, #20]
 8009712:	f04f 0800 	movmi.w	r8, #0
 8009716:	bf58      	it	pl
 8009718:	9305      	strpl	r3, [sp, #20]
 800971a:	f1ba 0f00 	cmp.w	sl, #0
 800971e:	db3e      	blt.n	800979e <_dtoa_r+0x206>
 8009720:	2300      	movs	r3, #0
 8009722:	44d0      	add	r8, sl
 8009724:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009728:	9307      	str	r3, [sp, #28]
 800972a:	9b06      	ldr	r3, [sp, #24]
 800972c:	2b09      	cmp	r3, #9
 800972e:	f200 808d 	bhi.w	800984c <_dtoa_r+0x2b4>
 8009732:	2b05      	cmp	r3, #5
 8009734:	bfc4      	itt	gt
 8009736:	3b04      	subgt	r3, #4
 8009738:	9306      	strgt	r3, [sp, #24]
 800973a:	9b06      	ldr	r3, [sp, #24]
 800973c:	f1a3 0302 	sub.w	r3, r3, #2
 8009740:	bfcc      	ite	gt
 8009742:	2500      	movgt	r5, #0
 8009744:	2501      	movle	r5, #1
 8009746:	2b03      	cmp	r3, #3
 8009748:	f200 808c 	bhi.w	8009864 <_dtoa_r+0x2cc>
 800974c:	e8df f003 	tbb	[pc, r3]
 8009750:	6e317c7a 	.word	0x6e317c7a
 8009754:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009758:	441d      	add	r5, r3
 800975a:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800975e:	2820      	cmp	r0, #32
 8009760:	dd13      	ble.n	800978a <_dtoa_r+0x1f2>
 8009762:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009766:	9b00      	ldr	r3, [sp, #0]
 8009768:	fa08 f800 	lsl.w	r8, r8, r0
 800976c:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009770:	fa23 f000 	lsr.w	r0, r3, r0
 8009774:	ea48 0000 	orr.w	r0, r8, r0
 8009778:	f7f6 fec4 	bl	8000504 <__aeabi_ui2d>
 800977c:	2301      	movs	r3, #1
 800977e:	4682      	mov	sl, r0
 8009780:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009784:	3d01      	subs	r5, #1
 8009786:	9313      	str	r3, [sp, #76]	; 0x4c
 8009788:	e772      	b.n	8009670 <_dtoa_r+0xd8>
 800978a:	9b00      	ldr	r3, [sp, #0]
 800978c:	f1c0 0020 	rsb	r0, r0, #32
 8009790:	fa03 f000 	lsl.w	r0, r3, r0
 8009794:	e7f0      	b.n	8009778 <_dtoa_r+0x1e0>
 8009796:	2301      	movs	r3, #1
 8009798:	e7b1      	b.n	80096fe <_dtoa_r+0x166>
 800979a:	900f      	str	r0, [sp, #60]	; 0x3c
 800979c:	e7b0      	b.n	8009700 <_dtoa_r+0x168>
 800979e:	9b05      	ldr	r3, [sp, #20]
 80097a0:	eba3 030a 	sub.w	r3, r3, sl
 80097a4:	9305      	str	r3, [sp, #20]
 80097a6:	f1ca 0300 	rsb	r3, sl, #0
 80097aa:	9307      	str	r3, [sp, #28]
 80097ac:	2300      	movs	r3, #0
 80097ae:	930e      	str	r3, [sp, #56]	; 0x38
 80097b0:	e7bb      	b.n	800972a <_dtoa_r+0x192>
 80097b2:	2301      	movs	r3, #1
 80097b4:	930a      	str	r3, [sp, #40]	; 0x28
 80097b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	dd56      	ble.n	800986a <_dtoa_r+0x2d2>
 80097bc:	9302      	str	r3, [sp, #8]
 80097be:	4699      	mov	r9, r3
 80097c0:	2200      	movs	r2, #0
 80097c2:	6462      	str	r2, [r4, #68]	; 0x44
 80097c4:	2204      	movs	r2, #4
 80097c6:	f102 0014 	add.w	r0, r2, #20
 80097ca:	4298      	cmp	r0, r3
 80097cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80097ce:	d951      	bls.n	8009874 <_dtoa_r+0x2dc>
 80097d0:	4620      	mov	r0, r4
 80097d2:	f001 fb49 	bl	800ae68 <_Balloc>
 80097d6:	f1b9 0f0e 	cmp.w	r9, #14
 80097da:	4683      	mov	fp, r0
 80097dc:	6420      	str	r0, [r4, #64]	; 0x40
 80097de:	f200 80e8 	bhi.w	80099b2 <_dtoa_r+0x41a>
 80097e2:	2d00      	cmp	r5, #0
 80097e4:	f000 80e5 	beq.w	80099b2 <_dtoa_r+0x41a>
 80097e8:	ed9d 7b00 	vldr	d7, [sp]
 80097ec:	f1ba 0f00 	cmp.w	sl, #0
 80097f0:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80097f4:	dd76      	ble.n	80098e4 <_dtoa_r+0x34c>
 80097f6:	4a2b      	ldr	r2, [pc, #172]	; (80098a4 <_dtoa_r+0x30c>)
 80097f8:	f00a 030f 	and.w	r3, sl, #15
 80097fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009800:	ed93 7b00 	vldr	d7, [r3]
 8009804:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009808:	06f0      	lsls	r0, r6, #27
 800980a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800980e:	d567      	bpl.n	80098e0 <_dtoa_r+0x348>
 8009810:	4b25      	ldr	r3, [pc, #148]	; (80098a8 <_dtoa_r+0x310>)
 8009812:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009816:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800981a:	f7f7 f817 	bl	800084c <__aeabi_ddiv>
 800981e:	e9cd 0100 	strd	r0, r1, [sp]
 8009822:	f006 060f 	and.w	r6, r6, #15
 8009826:	2503      	movs	r5, #3
 8009828:	4f1f      	ldr	r7, [pc, #124]	; (80098a8 <_dtoa_r+0x310>)
 800982a:	e04e      	b.n	80098ca <_dtoa_r+0x332>
 800982c:	2301      	movs	r3, #1
 800982e:	930a      	str	r3, [sp, #40]	; 0x28
 8009830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009832:	4453      	add	r3, sl
 8009834:	f103 0901 	add.w	r9, r3, #1
 8009838:	9302      	str	r3, [sp, #8]
 800983a:	464b      	mov	r3, r9
 800983c:	2b01      	cmp	r3, #1
 800983e:	bfb8      	it	lt
 8009840:	2301      	movlt	r3, #1
 8009842:	e7bd      	b.n	80097c0 <_dtoa_r+0x228>
 8009844:	2300      	movs	r3, #0
 8009846:	e7b5      	b.n	80097b4 <_dtoa_r+0x21c>
 8009848:	2300      	movs	r3, #0
 800984a:	e7f0      	b.n	800982e <_dtoa_r+0x296>
 800984c:	2501      	movs	r5, #1
 800984e:	2300      	movs	r3, #0
 8009850:	9306      	str	r3, [sp, #24]
 8009852:	950a      	str	r5, [sp, #40]	; 0x28
 8009854:	f04f 33ff 	mov.w	r3, #4294967295
 8009858:	9302      	str	r3, [sp, #8]
 800985a:	4699      	mov	r9, r3
 800985c:	2200      	movs	r2, #0
 800985e:	2312      	movs	r3, #18
 8009860:	920b      	str	r2, [sp, #44]	; 0x2c
 8009862:	e7ad      	b.n	80097c0 <_dtoa_r+0x228>
 8009864:	2301      	movs	r3, #1
 8009866:	930a      	str	r3, [sp, #40]	; 0x28
 8009868:	e7f4      	b.n	8009854 <_dtoa_r+0x2bc>
 800986a:	2301      	movs	r3, #1
 800986c:	9302      	str	r3, [sp, #8]
 800986e:	4699      	mov	r9, r3
 8009870:	461a      	mov	r2, r3
 8009872:	e7f5      	b.n	8009860 <_dtoa_r+0x2c8>
 8009874:	3101      	adds	r1, #1
 8009876:	6461      	str	r1, [r4, #68]	; 0x44
 8009878:	0052      	lsls	r2, r2, #1
 800987a:	e7a4      	b.n	80097c6 <_dtoa_r+0x22e>
 800987c:	f3af 8000 	nop.w
 8009880:	636f4361 	.word	0x636f4361
 8009884:	3fd287a7 	.word	0x3fd287a7
 8009888:	8b60c8b3 	.word	0x8b60c8b3
 800988c:	3fc68a28 	.word	0x3fc68a28
 8009890:	509f79fb 	.word	0x509f79fb
 8009894:	3fd34413 	.word	0x3fd34413
 8009898:	7ff00000 	.word	0x7ff00000
 800989c:	0800e6c3 	.word	0x0800e6c3
 80098a0:	3ff80000 	.word	0x3ff80000
 80098a4:	0800e728 	.word	0x0800e728
 80098a8:	0800e700 	.word	0x0800e700
 80098ac:	0800e6ed 	.word	0x0800e6ed
 80098b0:	07f1      	lsls	r1, r6, #31
 80098b2:	d508      	bpl.n	80098c6 <_dtoa_r+0x32e>
 80098b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098bc:	f7f6 fe9c 	bl	80005f8 <__aeabi_dmul>
 80098c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80098c4:	3501      	adds	r5, #1
 80098c6:	1076      	asrs	r6, r6, #1
 80098c8:	3708      	adds	r7, #8
 80098ca:	2e00      	cmp	r6, #0
 80098cc:	d1f0      	bne.n	80098b0 <_dtoa_r+0x318>
 80098ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098d6:	f7f6 ffb9 	bl	800084c <__aeabi_ddiv>
 80098da:	e9cd 0100 	strd	r0, r1, [sp]
 80098de:	e01a      	b.n	8009916 <_dtoa_r+0x37e>
 80098e0:	2502      	movs	r5, #2
 80098e2:	e7a1      	b.n	8009828 <_dtoa_r+0x290>
 80098e4:	f000 80a0 	beq.w	8009a28 <_dtoa_r+0x490>
 80098e8:	f1ca 0600 	rsb	r6, sl, #0
 80098ec:	4b9f      	ldr	r3, [pc, #636]	; (8009b6c <_dtoa_r+0x5d4>)
 80098ee:	4fa0      	ldr	r7, [pc, #640]	; (8009b70 <_dtoa_r+0x5d8>)
 80098f0:	f006 020f 	and.w	r2, r6, #15
 80098f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009900:	f7f6 fe7a 	bl	80005f8 <__aeabi_dmul>
 8009904:	e9cd 0100 	strd	r0, r1, [sp]
 8009908:	1136      	asrs	r6, r6, #4
 800990a:	2300      	movs	r3, #0
 800990c:	2502      	movs	r5, #2
 800990e:	2e00      	cmp	r6, #0
 8009910:	d17f      	bne.n	8009a12 <_dtoa_r+0x47a>
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1e1      	bne.n	80098da <_dtoa_r+0x342>
 8009916:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 8087 	beq.w	8009a2c <_dtoa_r+0x494>
 800991e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009922:	2200      	movs	r2, #0
 8009924:	4b93      	ldr	r3, [pc, #588]	; (8009b74 <_dtoa_r+0x5dc>)
 8009926:	4630      	mov	r0, r6
 8009928:	4639      	mov	r1, r7
 800992a:	f7f7 f8d7 	bl	8000adc <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	d07c      	beq.n	8009a2c <_dtoa_r+0x494>
 8009932:	f1b9 0f00 	cmp.w	r9, #0
 8009936:	d079      	beq.n	8009a2c <_dtoa_r+0x494>
 8009938:	9b02      	ldr	r3, [sp, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	dd35      	ble.n	80099aa <_dtoa_r+0x412>
 800993e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009942:	9308      	str	r3, [sp, #32]
 8009944:	4639      	mov	r1, r7
 8009946:	2200      	movs	r2, #0
 8009948:	4b8b      	ldr	r3, [pc, #556]	; (8009b78 <_dtoa_r+0x5e0>)
 800994a:	4630      	mov	r0, r6
 800994c:	f7f6 fe54 	bl	80005f8 <__aeabi_dmul>
 8009950:	e9cd 0100 	strd	r0, r1, [sp]
 8009954:	9f02      	ldr	r7, [sp, #8]
 8009956:	3501      	adds	r5, #1
 8009958:	4628      	mov	r0, r5
 800995a:	f7f6 fde3 	bl	8000524 <__aeabi_i2d>
 800995e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009962:	f7f6 fe49 	bl	80005f8 <__aeabi_dmul>
 8009966:	2200      	movs	r2, #0
 8009968:	4b84      	ldr	r3, [pc, #528]	; (8009b7c <_dtoa_r+0x5e4>)
 800996a:	f7f6 fc8f 	bl	800028c <__adddf3>
 800996e:	4605      	mov	r5, r0
 8009970:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009974:	2f00      	cmp	r7, #0
 8009976:	d15d      	bne.n	8009a34 <_dtoa_r+0x49c>
 8009978:	2200      	movs	r2, #0
 800997a:	4b81      	ldr	r3, [pc, #516]	; (8009b80 <_dtoa_r+0x5e8>)
 800997c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009980:	f7f6 fc82 	bl	8000288 <__aeabi_dsub>
 8009984:	462a      	mov	r2, r5
 8009986:	4633      	mov	r3, r6
 8009988:	e9cd 0100 	strd	r0, r1, [sp]
 800998c:	f7f7 f8c4 	bl	8000b18 <__aeabi_dcmpgt>
 8009990:	2800      	cmp	r0, #0
 8009992:	f040 8288 	bne.w	8009ea6 <_dtoa_r+0x90e>
 8009996:	462a      	mov	r2, r5
 8009998:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800999c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099a0:	f7f7 f89c 	bl	8000adc <__aeabi_dcmplt>
 80099a4:	2800      	cmp	r0, #0
 80099a6:	f040 827c 	bne.w	8009ea2 <_dtoa_r+0x90a>
 80099aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80099ae:	e9cd 2300 	strd	r2, r3, [sp]
 80099b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f2c0 8150 	blt.w	8009c5a <_dtoa_r+0x6c2>
 80099ba:	f1ba 0f0e 	cmp.w	sl, #14
 80099be:	f300 814c 	bgt.w	8009c5a <_dtoa_r+0x6c2>
 80099c2:	4b6a      	ldr	r3, [pc, #424]	; (8009b6c <_dtoa_r+0x5d4>)
 80099c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80099c8:	ed93 7b00 	vldr	d7, [r3]
 80099cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80099d4:	f280 80d8 	bge.w	8009b88 <_dtoa_r+0x5f0>
 80099d8:	f1b9 0f00 	cmp.w	r9, #0
 80099dc:	f300 80d4 	bgt.w	8009b88 <_dtoa_r+0x5f0>
 80099e0:	f040 825e 	bne.w	8009ea0 <_dtoa_r+0x908>
 80099e4:	2200      	movs	r2, #0
 80099e6:	4b66      	ldr	r3, [pc, #408]	; (8009b80 <_dtoa_r+0x5e8>)
 80099e8:	ec51 0b17 	vmov	r0, r1, d7
 80099ec:	f7f6 fe04 	bl	80005f8 <__aeabi_dmul>
 80099f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099f4:	f7f7 f886 	bl	8000b04 <__aeabi_dcmpge>
 80099f8:	464f      	mov	r7, r9
 80099fa:	464e      	mov	r6, r9
 80099fc:	2800      	cmp	r0, #0
 80099fe:	f040 8234 	bne.w	8009e6a <_dtoa_r+0x8d2>
 8009a02:	2331      	movs	r3, #49	; 0x31
 8009a04:	f10b 0501 	add.w	r5, fp, #1
 8009a08:	f88b 3000 	strb.w	r3, [fp]
 8009a0c:	f10a 0a01 	add.w	sl, sl, #1
 8009a10:	e22f      	b.n	8009e72 <_dtoa_r+0x8da>
 8009a12:	07f2      	lsls	r2, r6, #31
 8009a14:	d505      	bpl.n	8009a22 <_dtoa_r+0x48a>
 8009a16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a1a:	f7f6 fded 	bl	80005f8 <__aeabi_dmul>
 8009a1e:	3501      	adds	r5, #1
 8009a20:	2301      	movs	r3, #1
 8009a22:	1076      	asrs	r6, r6, #1
 8009a24:	3708      	adds	r7, #8
 8009a26:	e772      	b.n	800990e <_dtoa_r+0x376>
 8009a28:	2502      	movs	r5, #2
 8009a2a:	e774      	b.n	8009916 <_dtoa_r+0x37e>
 8009a2c:	f8cd a020 	str.w	sl, [sp, #32]
 8009a30:	464f      	mov	r7, r9
 8009a32:	e791      	b.n	8009958 <_dtoa_r+0x3c0>
 8009a34:	4b4d      	ldr	r3, [pc, #308]	; (8009b6c <_dtoa_r+0x5d4>)
 8009a36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a3a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d047      	beq.n	8009ad4 <_dtoa_r+0x53c>
 8009a44:	4602      	mov	r2, r0
 8009a46:	460b      	mov	r3, r1
 8009a48:	2000      	movs	r0, #0
 8009a4a:	494e      	ldr	r1, [pc, #312]	; (8009b84 <_dtoa_r+0x5ec>)
 8009a4c:	f7f6 fefe 	bl	800084c <__aeabi_ddiv>
 8009a50:	462a      	mov	r2, r5
 8009a52:	4633      	mov	r3, r6
 8009a54:	f7f6 fc18 	bl	8000288 <__aeabi_dsub>
 8009a58:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a5c:	465d      	mov	r5, fp
 8009a5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a62:	f7f7 f879 	bl	8000b58 <__aeabi_d2iz>
 8009a66:	4606      	mov	r6, r0
 8009a68:	f7f6 fd5c 	bl	8000524 <__aeabi_i2d>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	460b      	mov	r3, r1
 8009a70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a74:	f7f6 fc08 	bl	8000288 <__aeabi_dsub>
 8009a78:	3630      	adds	r6, #48	; 0x30
 8009a7a:	f805 6b01 	strb.w	r6, [r5], #1
 8009a7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a82:	e9cd 0100 	strd	r0, r1, [sp]
 8009a86:	f7f7 f829 	bl	8000adc <__aeabi_dcmplt>
 8009a8a:	2800      	cmp	r0, #0
 8009a8c:	d163      	bne.n	8009b56 <_dtoa_r+0x5be>
 8009a8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a92:	2000      	movs	r0, #0
 8009a94:	4937      	ldr	r1, [pc, #220]	; (8009b74 <_dtoa_r+0x5dc>)
 8009a96:	f7f6 fbf7 	bl	8000288 <__aeabi_dsub>
 8009a9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a9e:	f7f7 f81d 	bl	8000adc <__aeabi_dcmplt>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	f040 80b7 	bne.w	8009c16 <_dtoa_r+0x67e>
 8009aa8:	eba5 030b 	sub.w	r3, r5, fp
 8009aac:	429f      	cmp	r7, r3
 8009aae:	f77f af7c 	ble.w	80099aa <_dtoa_r+0x412>
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	4b30      	ldr	r3, [pc, #192]	; (8009b78 <_dtoa_r+0x5e0>)
 8009ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009aba:	f7f6 fd9d 	bl	80005f8 <__aeabi_dmul>
 8009abe:	2200      	movs	r2, #0
 8009ac0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009ac4:	4b2c      	ldr	r3, [pc, #176]	; (8009b78 <_dtoa_r+0x5e0>)
 8009ac6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009aca:	f7f6 fd95 	bl	80005f8 <__aeabi_dmul>
 8009ace:	e9cd 0100 	strd	r0, r1, [sp]
 8009ad2:	e7c4      	b.n	8009a5e <_dtoa_r+0x4c6>
 8009ad4:	462a      	mov	r2, r5
 8009ad6:	4633      	mov	r3, r6
 8009ad8:	f7f6 fd8e 	bl	80005f8 <__aeabi_dmul>
 8009adc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009ae0:	eb0b 0507 	add.w	r5, fp, r7
 8009ae4:	465e      	mov	r6, fp
 8009ae6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009aea:	f7f7 f835 	bl	8000b58 <__aeabi_d2iz>
 8009aee:	4607      	mov	r7, r0
 8009af0:	f7f6 fd18 	bl	8000524 <__aeabi_i2d>
 8009af4:	3730      	adds	r7, #48	; 0x30
 8009af6:	4602      	mov	r2, r0
 8009af8:	460b      	mov	r3, r1
 8009afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009afe:	f7f6 fbc3 	bl	8000288 <__aeabi_dsub>
 8009b02:	f806 7b01 	strb.w	r7, [r6], #1
 8009b06:	42ae      	cmp	r6, r5
 8009b08:	e9cd 0100 	strd	r0, r1, [sp]
 8009b0c:	f04f 0200 	mov.w	r2, #0
 8009b10:	d126      	bne.n	8009b60 <_dtoa_r+0x5c8>
 8009b12:	4b1c      	ldr	r3, [pc, #112]	; (8009b84 <_dtoa_r+0x5ec>)
 8009b14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b18:	f7f6 fbb8 	bl	800028c <__adddf3>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	460b      	mov	r3, r1
 8009b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b24:	f7f6 fff8 	bl	8000b18 <__aeabi_dcmpgt>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d174      	bne.n	8009c16 <_dtoa_r+0x67e>
 8009b2c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009b30:	2000      	movs	r0, #0
 8009b32:	4914      	ldr	r1, [pc, #80]	; (8009b84 <_dtoa_r+0x5ec>)
 8009b34:	f7f6 fba8 	bl	8000288 <__aeabi_dsub>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b40:	f7f6 ffcc 	bl	8000adc <__aeabi_dcmplt>
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f43f af30 	beq.w	80099aa <_dtoa_r+0x412>
 8009b4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b4e:	2b30      	cmp	r3, #48	; 0x30
 8009b50:	f105 32ff 	add.w	r2, r5, #4294967295
 8009b54:	d002      	beq.n	8009b5c <_dtoa_r+0x5c4>
 8009b56:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009b5a:	e04a      	b.n	8009bf2 <_dtoa_r+0x65a>
 8009b5c:	4615      	mov	r5, r2
 8009b5e:	e7f4      	b.n	8009b4a <_dtoa_r+0x5b2>
 8009b60:	4b05      	ldr	r3, [pc, #20]	; (8009b78 <_dtoa_r+0x5e0>)
 8009b62:	f7f6 fd49 	bl	80005f8 <__aeabi_dmul>
 8009b66:	e9cd 0100 	strd	r0, r1, [sp]
 8009b6a:	e7bc      	b.n	8009ae6 <_dtoa_r+0x54e>
 8009b6c:	0800e728 	.word	0x0800e728
 8009b70:	0800e700 	.word	0x0800e700
 8009b74:	3ff00000 	.word	0x3ff00000
 8009b78:	40240000 	.word	0x40240000
 8009b7c:	401c0000 	.word	0x401c0000
 8009b80:	40140000 	.word	0x40140000
 8009b84:	3fe00000 	.word	0x3fe00000
 8009b88:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009b8c:	465d      	mov	r5, fp
 8009b8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b92:	4630      	mov	r0, r6
 8009b94:	4639      	mov	r1, r7
 8009b96:	f7f6 fe59 	bl	800084c <__aeabi_ddiv>
 8009b9a:	f7f6 ffdd 	bl	8000b58 <__aeabi_d2iz>
 8009b9e:	4680      	mov	r8, r0
 8009ba0:	f7f6 fcc0 	bl	8000524 <__aeabi_i2d>
 8009ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ba8:	f7f6 fd26 	bl	80005f8 <__aeabi_dmul>
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	4639      	mov	r1, r7
 8009bb4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009bb8:	f7f6 fb66 	bl	8000288 <__aeabi_dsub>
 8009bbc:	f805 6b01 	strb.w	r6, [r5], #1
 8009bc0:	eba5 060b 	sub.w	r6, r5, fp
 8009bc4:	45b1      	cmp	r9, r6
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	d139      	bne.n	8009c40 <_dtoa_r+0x6a8>
 8009bcc:	f7f6 fb5e 	bl	800028c <__adddf3>
 8009bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bd4:	4606      	mov	r6, r0
 8009bd6:	460f      	mov	r7, r1
 8009bd8:	f7f6 ff9e 	bl	8000b18 <__aeabi_dcmpgt>
 8009bdc:	b9c8      	cbnz	r0, 8009c12 <_dtoa_r+0x67a>
 8009bde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009be2:	4630      	mov	r0, r6
 8009be4:	4639      	mov	r1, r7
 8009be6:	f7f6 ff6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bea:	b110      	cbz	r0, 8009bf2 <_dtoa_r+0x65a>
 8009bec:	f018 0f01 	tst.w	r8, #1
 8009bf0:	d10f      	bne.n	8009c12 <_dtoa_r+0x67a>
 8009bf2:	9904      	ldr	r1, [sp, #16]
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	f001 f95c 	bl	800aeb2 <_Bfree>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bfe:	702b      	strb	r3, [r5, #0]
 8009c00:	f10a 0301 	add.w	r3, sl, #1
 8009c04:	6013      	str	r3, [r2, #0]
 8009c06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f43f acff 	beq.w	800960c <_dtoa_r+0x74>
 8009c0e:	601d      	str	r5, [r3, #0]
 8009c10:	e4fc      	b.n	800960c <_dtoa_r+0x74>
 8009c12:	f8cd a020 	str.w	sl, [sp, #32]
 8009c16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009c1a:	2a39      	cmp	r2, #57	; 0x39
 8009c1c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009c20:	d108      	bne.n	8009c34 <_dtoa_r+0x69c>
 8009c22:	459b      	cmp	fp, r3
 8009c24:	d10a      	bne.n	8009c3c <_dtoa_r+0x6a4>
 8009c26:	9b08      	ldr	r3, [sp, #32]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	9308      	str	r3, [sp, #32]
 8009c2c:	2330      	movs	r3, #48	; 0x30
 8009c2e:	f88b 3000 	strb.w	r3, [fp]
 8009c32:	465b      	mov	r3, fp
 8009c34:	781a      	ldrb	r2, [r3, #0]
 8009c36:	3201      	adds	r2, #1
 8009c38:	701a      	strb	r2, [r3, #0]
 8009c3a:	e78c      	b.n	8009b56 <_dtoa_r+0x5be>
 8009c3c:	461d      	mov	r5, r3
 8009c3e:	e7ea      	b.n	8009c16 <_dtoa_r+0x67e>
 8009c40:	2200      	movs	r2, #0
 8009c42:	4b9b      	ldr	r3, [pc, #620]	; (8009eb0 <_dtoa_r+0x918>)
 8009c44:	f7f6 fcd8 	bl	80005f8 <__aeabi_dmul>
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4606      	mov	r6, r0
 8009c4e:	460f      	mov	r7, r1
 8009c50:	f7f6 ff3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d09a      	beq.n	8009b8e <_dtoa_r+0x5f6>
 8009c58:	e7cb      	b.n	8009bf2 <_dtoa_r+0x65a>
 8009c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c5c:	2a00      	cmp	r2, #0
 8009c5e:	f000 808b 	beq.w	8009d78 <_dtoa_r+0x7e0>
 8009c62:	9a06      	ldr	r2, [sp, #24]
 8009c64:	2a01      	cmp	r2, #1
 8009c66:	dc6e      	bgt.n	8009d46 <_dtoa_r+0x7ae>
 8009c68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c6a:	2a00      	cmp	r2, #0
 8009c6c:	d067      	beq.n	8009d3e <_dtoa_r+0x7a6>
 8009c6e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c72:	9f07      	ldr	r7, [sp, #28]
 8009c74:	9d05      	ldr	r5, [sp, #20]
 8009c76:	9a05      	ldr	r2, [sp, #20]
 8009c78:	2101      	movs	r1, #1
 8009c7a:	441a      	add	r2, r3
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	9205      	str	r2, [sp, #20]
 8009c80:	4498      	add	r8, r3
 8009c82:	f001 f9e6 	bl	800b052 <__i2b>
 8009c86:	4606      	mov	r6, r0
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	dd0c      	ble.n	8009ca6 <_dtoa_r+0x70e>
 8009c8c:	f1b8 0f00 	cmp.w	r8, #0
 8009c90:	dd09      	ble.n	8009ca6 <_dtoa_r+0x70e>
 8009c92:	4545      	cmp	r5, r8
 8009c94:	9a05      	ldr	r2, [sp, #20]
 8009c96:	462b      	mov	r3, r5
 8009c98:	bfa8      	it	ge
 8009c9a:	4643      	movge	r3, r8
 8009c9c:	1ad2      	subs	r2, r2, r3
 8009c9e:	9205      	str	r2, [sp, #20]
 8009ca0:	1aed      	subs	r5, r5, r3
 8009ca2:	eba8 0803 	sub.w	r8, r8, r3
 8009ca6:	9b07      	ldr	r3, [sp, #28]
 8009ca8:	b1eb      	cbz	r3, 8009ce6 <_dtoa_r+0x74e>
 8009caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d067      	beq.n	8009d80 <_dtoa_r+0x7e8>
 8009cb0:	b18f      	cbz	r7, 8009cd6 <_dtoa_r+0x73e>
 8009cb2:	4631      	mov	r1, r6
 8009cb4:	463a      	mov	r2, r7
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f001 fa6a 	bl	800b190 <__pow5mult>
 8009cbc:	9a04      	ldr	r2, [sp, #16]
 8009cbe:	4601      	mov	r1, r0
 8009cc0:	4606      	mov	r6, r0
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f001 f9ce 	bl	800b064 <__multiply>
 8009cc8:	9904      	ldr	r1, [sp, #16]
 8009cca:	9008      	str	r0, [sp, #32]
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f001 f8f0 	bl	800aeb2 <_Bfree>
 8009cd2:	9b08      	ldr	r3, [sp, #32]
 8009cd4:	9304      	str	r3, [sp, #16]
 8009cd6:	9b07      	ldr	r3, [sp, #28]
 8009cd8:	1bda      	subs	r2, r3, r7
 8009cda:	d004      	beq.n	8009ce6 <_dtoa_r+0x74e>
 8009cdc:	9904      	ldr	r1, [sp, #16]
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f001 fa56 	bl	800b190 <__pow5mult>
 8009ce4:	9004      	str	r0, [sp, #16]
 8009ce6:	2101      	movs	r1, #1
 8009ce8:	4620      	mov	r0, r4
 8009cea:	f001 f9b2 	bl	800b052 <__i2b>
 8009cee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cf0:	4607      	mov	r7, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	f000 81cf 	beq.w	800a096 <_dtoa_r+0xafe>
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	4601      	mov	r1, r0
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	f001 fa47 	bl	800b190 <__pow5mult>
 8009d02:	9b06      	ldr	r3, [sp, #24]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	4607      	mov	r7, r0
 8009d08:	dc40      	bgt.n	8009d8c <_dtoa_r+0x7f4>
 8009d0a:	9b00      	ldr	r3, [sp, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d139      	bne.n	8009d84 <_dtoa_r+0x7ec>
 8009d10:	9b01      	ldr	r3, [sp, #4]
 8009d12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d136      	bne.n	8009d88 <_dtoa_r+0x7f0>
 8009d1a:	9b01      	ldr	r3, [sp, #4]
 8009d1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d20:	0d1b      	lsrs	r3, r3, #20
 8009d22:	051b      	lsls	r3, r3, #20
 8009d24:	b12b      	cbz	r3, 8009d32 <_dtoa_r+0x79a>
 8009d26:	9b05      	ldr	r3, [sp, #20]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	9305      	str	r3, [sp, #20]
 8009d2c:	f108 0801 	add.w	r8, r8, #1
 8009d30:	2301      	movs	r3, #1
 8009d32:	9307      	str	r3, [sp, #28]
 8009d34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d12a      	bne.n	8009d90 <_dtoa_r+0x7f8>
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	e030      	b.n	8009da0 <_dtoa_r+0x808>
 8009d3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d40:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009d44:	e795      	b.n	8009c72 <_dtoa_r+0x6da>
 8009d46:	9b07      	ldr	r3, [sp, #28]
 8009d48:	f109 37ff 	add.w	r7, r9, #4294967295
 8009d4c:	42bb      	cmp	r3, r7
 8009d4e:	bfbf      	itttt	lt
 8009d50:	9b07      	ldrlt	r3, [sp, #28]
 8009d52:	9707      	strlt	r7, [sp, #28]
 8009d54:	1afa      	sublt	r2, r7, r3
 8009d56:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009d58:	bfbb      	ittet	lt
 8009d5a:	189b      	addlt	r3, r3, r2
 8009d5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009d5e:	1bdf      	subge	r7, r3, r7
 8009d60:	2700      	movlt	r7, #0
 8009d62:	f1b9 0f00 	cmp.w	r9, #0
 8009d66:	bfb5      	itete	lt
 8009d68:	9b05      	ldrlt	r3, [sp, #20]
 8009d6a:	9d05      	ldrge	r5, [sp, #20]
 8009d6c:	eba3 0509 	sublt.w	r5, r3, r9
 8009d70:	464b      	movge	r3, r9
 8009d72:	bfb8      	it	lt
 8009d74:	2300      	movlt	r3, #0
 8009d76:	e77e      	b.n	8009c76 <_dtoa_r+0x6de>
 8009d78:	9f07      	ldr	r7, [sp, #28]
 8009d7a:	9d05      	ldr	r5, [sp, #20]
 8009d7c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009d7e:	e783      	b.n	8009c88 <_dtoa_r+0x6f0>
 8009d80:	9a07      	ldr	r2, [sp, #28]
 8009d82:	e7ab      	b.n	8009cdc <_dtoa_r+0x744>
 8009d84:	2300      	movs	r3, #0
 8009d86:	e7d4      	b.n	8009d32 <_dtoa_r+0x79a>
 8009d88:	9b00      	ldr	r3, [sp, #0]
 8009d8a:	e7d2      	b.n	8009d32 <_dtoa_r+0x79a>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	9307      	str	r3, [sp, #28]
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009d96:	6918      	ldr	r0, [r3, #16]
 8009d98:	f001 f90d 	bl	800afb6 <__hi0bits>
 8009d9c:	f1c0 0020 	rsb	r0, r0, #32
 8009da0:	4440      	add	r0, r8
 8009da2:	f010 001f 	ands.w	r0, r0, #31
 8009da6:	d047      	beq.n	8009e38 <_dtoa_r+0x8a0>
 8009da8:	f1c0 0320 	rsb	r3, r0, #32
 8009dac:	2b04      	cmp	r3, #4
 8009dae:	dd3b      	ble.n	8009e28 <_dtoa_r+0x890>
 8009db0:	9b05      	ldr	r3, [sp, #20]
 8009db2:	f1c0 001c 	rsb	r0, r0, #28
 8009db6:	4403      	add	r3, r0
 8009db8:	9305      	str	r3, [sp, #20]
 8009dba:	4405      	add	r5, r0
 8009dbc:	4480      	add	r8, r0
 8009dbe:	9b05      	ldr	r3, [sp, #20]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	dd05      	ble.n	8009dd0 <_dtoa_r+0x838>
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	9904      	ldr	r1, [sp, #16]
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f001 fa21 	bl	800b210 <__lshift>
 8009dce:	9004      	str	r0, [sp, #16]
 8009dd0:	f1b8 0f00 	cmp.w	r8, #0
 8009dd4:	dd05      	ble.n	8009de2 <_dtoa_r+0x84a>
 8009dd6:	4639      	mov	r1, r7
 8009dd8:	4642      	mov	r2, r8
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f001 fa18 	bl	800b210 <__lshift>
 8009de0:	4607      	mov	r7, r0
 8009de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009de4:	b353      	cbz	r3, 8009e3c <_dtoa_r+0x8a4>
 8009de6:	4639      	mov	r1, r7
 8009de8:	9804      	ldr	r0, [sp, #16]
 8009dea:	f001 fa65 	bl	800b2b8 <__mcmp>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	da24      	bge.n	8009e3c <_dtoa_r+0x8a4>
 8009df2:	2300      	movs	r3, #0
 8009df4:	220a      	movs	r2, #10
 8009df6:	9904      	ldr	r1, [sp, #16]
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f001 f863 	bl	800aec4 <__multadd>
 8009dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e00:	9004      	str	r0, [sp, #16]
 8009e02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	f000 814c 	beq.w	800a0a4 <_dtoa_r+0xb0c>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	4631      	mov	r1, r6
 8009e10:	220a      	movs	r2, #10
 8009e12:	4620      	mov	r0, r4
 8009e14:	f001 f856 	bl	800aec4 <__multadd>
 8009e18:	9b02      	ldr	r3, [sp, #8]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	dc4f      	bgt.n	8009ec0 <_dtoa_r+0x928>
 8009e20:	9b06      	ldr	r3, [sp, #24]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	dd4c      	ble.n	8009ec0 <_dtoa_r+0x928>
 8009e26:	e011      	b.n	8009e4c <_dtoa_r+0x8b4>
 8009e28:	d0c9      	beq.n	8009dbe <_dtoa_r+0x826>
 8009e2a:	9a05      	ldr	r2, [sp, #20]
 8009e2c:	331c      	adds	r3, #28
 8009e2e:	441a      	add	r2, r3
 8009e30:	9205      	str	r2, [sp, #20]
 8009e32:	441d      	add	r5, r3
 8009e34:	4498      	add	r8, r3
 8009e36:	e7c2      	b.n	8009dbe <_dtoa_r+0x826>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	e7f6      	b.n	8009e2a <_dtoa_r+0x892>
 8009e3c:	f1b9 0f00 	cmp.w	r9, #0
 8009e40:	dc38      	bgt.n	8009eb4 <_dtoa_r+0x91c>
 8009e42:	9b06      	ldr	r3, [sp, #24]
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	dd35      	ble.n	8009eb4 <_dtoa_r+0x91c>
 8009e48:	f8cd 9008 	str.w	r9, [sp, #8]
 8009e4c:	9b02      	ldr	r3, [sp, #8]
 8009e4e:	b963      	cbnz	r3, 8009e6a <_dtoa_r+0x8d2>
 8009e50:	4639      	mov	r1, r7
 8009e52:	2205      	movs	r2, #5
 8009e54:	4620      	mov	r0, r4
 8009e56:	f001 f835 	bl	800aec4 <__multadd>
 8009e5a:	4601      	mov	r1, r0
 8009e5c:	4607      	mov	r7, r0
 8009e5e:	9804      	ldr	r0, [sp, #16]
 8009e60:	f001 fa2a 	bl	800b2b8 <__mcmp>
 8009e64:	2800      	cmp	r0, #0
 8009e66:	f73f adcc 	bgt.w	8009a02 <_dtoa_r+0x46a>
 8009e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e6c:	465d      	mov	r5, fp
 8009e6e:	ea6f 0a03 	mvn.w	sl, r3
 8009e72:	f04f 0900 	mov.w	r9, #0
 8009e76:	4639      	mov	r1, r7
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f001 f81a 	bl	800aeb2 <_Bfree>
 8009e7e:	2e00      	cmp	r6, #0
 8009e80:	f43f aeb7 	beq.w	8009bf2 <_dtoa_r+0x65a>
 8009e84:	f1b9 0f00 	cmp.w	r9, #0
 8009e88:	d005      	beq.n	8009e96 <_dtoa_r+0x8fe>
 8009e8a:	45b1      	cmp	r9, r6
 8009e8c:	d003      	beq.n	8009e96 <_dtoa_r+0x8fe>
 8009e8e:	4649      	mov	r1, r9
 8009e90:	4620      	mov	r0, r4
 8009e92:	f001 f80e 	bl	800aeb2 <_Bfree>
 8009e96:	4631      	mov	r1, r6
 8009e98:	4620      	mov	r0, r4
 8009e9a:	f001 f80a 	bl	800aeb2 <_Bfree>
 8009e9e:	e6a8      	b.n	8009bf2 <_dtoa_r+0x65a>
 8009ea0:	2700      	movs	r7, #0
 8009ea2:	463e      	mov	r6, r7
 8009ea4:	e7e1      	b.n	8009e6a <_dtoa_r+0x8d2>
 8009ea6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009eaa:	463e      	mov	r6, r7
 8009eac:	e5a9      	b.n	8009a02 <_dtoa_r+0x46a>
 8009eae:	bf00      	nop
 8009eb0:	40240000 	.word	0x40240000
 8009eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb6:	f8cd 9008 	str.w	r9, [sp, #8]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 80f9 	beq.w	800a0b2 <_dtoa_r+0xb1a>
 8009ec0:	2d00      	cmp	r5, #0
 8009ec2:	dd05      	ble.n	8009ed0 <_dtoa_r+0x938>
 8009ec4:	4631      	mov	r1, r6
 8009ec6:	462a      	mov	r2, r5
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f001 f9a1 	bl	800b210 <__lshift>
 8009ece:	4606      	mov	r6, r0
 8009ed0:	9b07      	ldr	r3, [sp, #28]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d04c      	beq.n	8009f70 <_dtoa_r+0x9d8>
 8009ed6:	6871      	ldr	r1, [r6, #4]
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f000 ffc5 	bl	800ae68 <_Balloc>
 8009ede:	6932      	ldr	r2, [r6, #16]
 8009ee0:	3202      	adds	r2, #2
 8009ee2:	4605      	mov	r5, r0
 8009ee4:	0092      	lsls	r2, r2, #2
 8009ee6:	f106 010c 	add.w	r1, r6, #12
 8009eea:	300c      	adds	r0, #12
 8009eec:	f000 ffa4 	bl	800ae38 <memcpy>
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	f001 f98b 	bl	800b210 <__lshift>
 8009efa:	9b00      	ldr	r3, [sp, #0]
 8009efc:	f8cd b014 	str.w	fp, [sp, #20]
 8009f00:	f003 0301 	and.w	r3, r3, #1
 8009f04:	46b1      	mov	r9, r6
 8009f06:	9307      	str	r3, [sp, #28]
 8009f08:	4606      	mov	r6, r0
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	9804      	ldr	r0, [sp, #16]
 8009f0e:	f7ff fab5 	bl	800947c <quorem>
 8009f12:	4649      	mov	r1, r9
 8009f14:	4605      	mov	r5, r0
 8009f16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009f1a:	9804      	ldr	r0, [sp, #16]
 8009f1c:	f001 f9cc 	bl	800b2b8 <__mcmp>
 8009f20:	4632      	mov	r2, r6
 8009f22:	9000      	str	r0, [sp, #0]
 8009f24:	4639      	mov	r1, r7
 8009f26:	4620      	mov	r0, r4
 8009f28:	f001 f9e0 	bl	800b2ec <__mdiff>
 8009f2c:	68c3      	ldr	r3, [r0, #12]
 8009f2e:	4602      	mov	r2, r0
 8009f30:	bb03      	cbnz	r3, 8009f74 <_dtoa_r+0x9dc>
 8009f32:	4601      	mov	r1, r0
 8009f34:	9008      	str	r0, [sp, #32]
 8009f36:	9804      	ldr	r0, [sp, #16]
 8009f38:	f001 f9be 	bl	800b2b8 <__mcmp>
 8009f3c:	9a08      	ldr	r2, [sp, #32]
 8009f3e:	4603      	mov	r3, r0
 8009f40:	4611      	mov	r1, r2
 8009f42:	4620      	mov	r0, r4
 8009f44:	9308      	str	r3, [sp, #32]
 8009f46:	f000 ffb4 	bl	800aeb2 <_Bfree>
 8009f4a:	9b08      	ldr	r3, [sp, #32]
 8009f4c:	b9a3      	cbnz	r3, 8009f78 <_dtoa_r+0x9e0>
 8009f4e:	9a06      	ldr	r2, [sp, #24]
 8009f50:	b992      	cbnz	r2, 8009f78 <_dtoa_r+0x9e0>
 8009f52:	9a07      	ldr	r2, [sp, #28]
 8009f54:	b982      	cbnz	r2, 8009f78 <_dtoa_r+0x9e0>
 8009f56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009f5a:	d029      	beq.n	8009fb0 <_dtoa_r+0xa18>
 8009f5c:	9b00      	ldr	r3, [sp, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	dd01      	ble.n	8009f66 <_dtoa_r+0x9ce>
 8009f62:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009f66:	9b05      	ldr	r3, [sp, #20]
 8009f68:	1c5d      	adds	r5, r3, #1
 8009f6a:	f883 8000 	strb.w	r8, [r3]
 8009f6e:	e782      	b.n	8009e76 <_dtoa_r+0x8de>
 8009f70:	4630      	mov	r0, r6
 8009f72:	e7c2      	b.n	8009efa <_dtoa_r+0x962>
 8009f74:	2301      	movs	r3, #1
 8009f76:	e7e3      	b.n	8009f40 <_dtoa_r+0x9a8>
 8009f78:	9a00      	ldr	r2, [sp, #0]
 8009f7a:	2a00      	cmp	r2, #0
 8009f7c:	db04      	blt.n	8009f88 <_dtoa_r+0x9f0>
 8009f7e:	d125      	bne.n	8009fcc <_dtoa_r+0xa34>
 8009f80:	9a06      	ldr	r2, [sp, #24]
 8009f82:	bb1a      	cbnz	r2, 8009fcc <_dtoa_r+0xa34>
 8009f84:	9a07      	ldr	r2, [sp, #28]
 8009f86:	bb0a      	cbnz	r2, 8009fcc <_dtoa_r+0xa34>
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	ddec      	ble.n	8009f66 <_dtoa_r+0x9ce>
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	9904      	ldr	r1, [sp, #16]
 8009f90:	4620      	mov	r0, r4
 8009f92:	f001 f93d 	bl	800b210 <__lshift>
 8009f96:	4639      	mov	r1, r7
 8009f98:	9004      	str	r0, [sp, #16]
 8009f9a:	f001 f98d 	bl	800b2b8 <__mcmp>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	dc03      	bgt.n	8009faa <_dtoa_r+0xa12>
 8009fa2:	d1e0      	bne.n	8009f66 <_dtoa_r+0x9ce>
 8009fa4:	f018 0f01 	tst.w	r8, #1
 8009fa8:	d0dd      	beq.n	8009f66 <_dtoa_r+0x9ce>
 8009faa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009fae:	d1d8      	bne.n	8009f62 <_dtoa_r+0x9ca>
 8009fb0:	9b05      	ldr	r3, [sp, #20]
 8009fb2:	9a05      	ldr	r2, [sp, #20]
 8009fb4:	1c5d      	adds	r5, r3, #1
 8009fb6:	2339      	movs	r3, #57	; 0x39
 8009fb8:	7013      	strb	r3, [r2, #0]
 8009fba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009fbe:	2b39      	cmp	r3, #57	; 0x39
 8009fc0:	f105 32ff 	add.w	r2, r5, #4294967295
 8009fc4:	d04f      	beq.n	800a066 <_dtoa_r+0xace>
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	7013      	strb	r3, [r2, #0]
 8009fca:	e754      	b.n	8009e76 <_dtoa_r+0x8de>
 8009fcc:	9a05      	ldr	r2, [sp, #20]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	f102 0501 	add.w	r5, r2, #1
 8009fd4:	dd06      	ble.n	8009fe4 <_dtoa_r+0xa4c>
 8009fd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009fda:	d0e9      	beq.n	8009fb0 <_dtoa_r+0xa18>
 8009fdc:	f108 0801 	add.w	r8, r8, #1
 8009fe0:	9b05      	ldr	r3, [sp, #20]
 8009fe2:	e7c2      	b.n	8009f6a <_dtoa_r+0x9d2>
 8009fe4:	9a02      	ldr	r2, [sp, #8]
 8009fe6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009fea:	eba5 030b 	sub.w	r3, r5, fp
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d021      	beq.n	800a036 <_dtoa_r+0xa9e>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	220a      	movs	r2, #10
 8009ff6:	9904      	ldr	r1, [sp, #16]
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	f000 ff63 	bl	800aec4 <__multadd>
 8009ffe:	45b1      	cmp	r9, r6
 800a000:	9004      	str	r0, [sp, #16]
 800a002:	f04f 0300 	mov.w	r3, #0
 800a006:	f04f 020a 	mov.w	r2, #10
 800a00a:	4649      	mov	r1, r9
 800a00c:	4620      	mov	r0, r4
 800a00e:	d105      	bne.n	800a01c <_dtoa_r+0xa84>
 800a010:	f000 ff58 	bl	800aec4 <__multadd>
 800a014:	4681      	mov	r9, r0
 800a016:	4606      	mov	r6, r0
 800a018:	9505      	str	r5, [sp, #20]
 800a01a:	e776      	b.n	8009f0a <_dtoa_r+0x972>
 800a01c:	f000 ff52 	bl	800aec4 <__multadd>
 800a020:	4631      	mov	r1, r6
 800a022:	4681      	mov	r9, r0
 800a024:	2300      	movs	r3, #0
 800a026:	220a      	movs	r2, #10
 800a028:	4620      	mov	r0, r4
 800a02a:	f000 ff4b 	bl	800aec4 <__multadd>
 800a02e:	4606      	mov	r6, r0
 800a030:	e7f2      	b.n	800a018 <_dtoa_r+0xa80>
 800a032:	f04f 0900 	mov.w	r9, #0
 800a036:	2201      	movs	r2, #1
 800a038:	9904      	ldr	r1, [sp, #16]
 800a03a:	4620      	mov	r0, r4
 800a03c:	f001 f8e8 	bl	800b210 <__lshift>
 800a040:	4639      	mov	r1, r7
 800a042:	9004      	str	r0, [sp, #16]
 800a044:	f001 f938 	bl	800b2b8 <__mcmp>
 800a048:	2800      	cmp	r0, #0
 800a04a:	dcb6      	bgt.n	8009fba <_dtoa_r+0xa22>
 800a04c:	d102      	bne.n	800a054 <_dtoa_r+0xabc>
 800a04e:	f018 0f01 	tst.w	r8, #1
 800a052:	d1b2      	bne.n	8009fba <_dtoa_r+0xa22>
 800a054:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a058:	2b30      	cmp	r3, #48	; 0x30
 800a05a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a05e:	f47f af0a 	bne.w	8009e76 <_dtoa_r+0x8de>
 800a062:	4615      	mov	r5, r2
 800a064:	e7f6      	b.n	800a054 <_dtoa_r+0xabc>
 800a066:	4593      	cmp	fp, r2
 800a068:	d105      	bne.n	800a076 <_dtoa_r+0xade>
 800a06a:	2331      	movs	r3, #49	; 0x31
 800a06c:	f10a 0a01 	add.w	sl, sl, #1
 800a070:	f88b 3000 	strb.w	r3, [fp]
 800a074:	e6ff      	b.n	8009e76 <_dtoa_r+0x8de>
 800a076:	4615      	mov	r5, r2
 800a078:	e79f      	b.n	8009fba <_dtoa_r+0xa22>
 800a07a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a0e0 <_dtoa_r+0xb48>
 800a07e:	f7ff bac5 	b.w	800960c <_dtoa_r+0x74>
 800a082:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a084:	f8df b05c 	ldr.w	fp, [pc, #92]	; 800a0e4 <_dtoa_r+0xb4c>
 800a088:	2b00      	cmp	r3, #0
 800a08a:	f43f aabf 	beq.w	800960c <_dtoa_r+0x74>
 800a08e:	f10b 0308 	add.w	r3, fp, #8
 800a092:	f7ff bab9 	b.w	8009608 <_dtoa_r+0x70>
 800a096:	9b06      	ldr	r3, [sp, #24]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	f77f ae36 	ble.w	8009d0a <_dtoa_r+0x772>
 800a09e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0a0:	9307      	str	r3, [sp, #28]
 800a0a2:	e64a      	b.n	8009d3a <_dtoa_r+0x7a2>
 800a0a4:	9b02      	ldr	r3, [sp, #8]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	dc03      	bgt.n	800a0b2 <_dtoa_r+0xb1a>
 800a0aa:	9b06      	ldr	r3, [sp, #24]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	f73f aecd 	bgt.w	8009e4c <_dtoa_r+0x8b4>
 800a0b2:	465d      	mov	r5, fp
 800a0b4:	4639      	mov	r1, r7
 800a0b6:	9804      	ldr	r0, [sp, #16]
 800a0b8:	f7ff f9e0 	bl	800947c <quorem>
 800a0bc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a0c0:	f805 8b01 	strb.w	r8, [r5], #1
 800a0c4:	9a02      	ldr	r2, [sp, #8]
 800a0c6:	eba5 030b 	sub.w	r3, r5, fp
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	ddb1      	ble.n	800a032 <_dtoa_r+0xa9a>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	220a      	movs	r2, #10
 800a0d2:	9904      	ldr	r1, [sp, #16]
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	f000 fef5 	bl	800aec4 <__multadd>
 800a0da:	9004      	str	r0, [sp, #16]
 800a0dc:	e7ea      	b.n	800a0b4 <_dtoa_r+0xb1c>
 800a0de:	bf00      	nop
 800a0e0:	0800e6c2 	.word	0x0800e6c2
 800a0e4:	0800e6e4 	.word	0x0800e6e4

0800a0e8 <__libc_fini_array>:
 800a0e8:	b538      	push	{r3, r4, r5, lr}
 800a0ea:	4d07      	ldr	r5, [pc, #28]	; (800a108 <__libc_fini_array+0x20>)
 800a0ec:	4c07      	ldr	r4, [pc, #28]	; (800a10c <__libc_fini_array+0x24>)
 800a0ee:	1b64      	subs	r4, r4, r5
 800a0f0:	10a4      	asrs	r4, r4, #2
 800a0f2:	b91c      	cbnz	r4, 800a0fc <__libc_fini_array+0x14>
 800a0f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0f8:	f004 ba5c 	b.w	800e5b4 <_fini>
 800a0fc:	3c01      	subs	r4, #1
 800a0fe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a102:	4798      	blx	r3
 800a104:	e7f5      	b.n	800a0f2 <__libc_fini_array+0xa>
 800a106:	bf00      	nop
 800a108:	0800eb88 	.word	0x0800eb88
 800a10c:	0800eb8c 	.word	0x0800eb8c

0800a110 <_malloc_trim_r>:
 800a110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a114:	4605      	mov	r5, r0
 800a116:	2008      	movs	r0, #8
 800a118:	460c      	mov	r4, r1
 800a11a:	f001 fb5e 	bl	800b7da <sysconf>
 800a11e:	4f23      	ldr	r7, [pc, #140]	; (800a1ac <_malloc_trim_r+0x9c>)
 800a120:	4680      	mov	r8, r0
 800a122:	4628      	mov	r0, r5
 800a124:	f000 fe94 	bl	800ae50 <__malloc_lock>
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	685e      	ldr	r6, [r3, #4]
 800a12c:	f026 0603 	bic.w	r6, r6, #3
 800a130:	1b34      	subs	r4, r6, r4
 800a132:	3c11      	subs	r4, #17
 800a134:	4444      	add	r4, r8
 800a136:	fbb4 f4f8 	udiv	r4, r4, r8
 800a13a:	3c01      	subs	r4, #1
 800a13c:	fb08 f404 	mul.w	r4, r8, r4
 800a140:	45a0      	cmp	r8, r4
 800a142:	dd05      	ble.n	800a150 <_malloc_trim_r+0x40>
 800a144:	4628      	mov	r0, r5
 800a146:	f000 fe89 	bl	800ae5c <__malloc_unlock>
 800a14a:	2000      	movs	r0, #0
 800a14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a150:	2100      	movs	r1, #0
 800a152:	4628      	mov	r0, r5
 800a154:	f001 fa92 	bl	800b67c <_sbrk_r>
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	4433      	add	r3, r6
 800a15c:	4298      	cmp	r0, r3
 800a15e:	d1f1      	bne.n	800a144 <_malloc_trim_r+0x34>
 800a160:	4261      	negs	r1, r4
 800a162:	4628      	mov	r0, r5
 800a164:	f001 fa8a 	bl	800b67c <_sbrk_r>
 800a168:	3001      	adds	r0, #1
 800a16a:	d110      	bne.n	800a18e <_malloc_trim_r+0x7e>
 800a16c:	2100      	movs	r1, #0
 800a16e:	4628      	mov	r0, r5
 800a170:	f001 fa84 	bl	800b67c <_sbrk_r>
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	1a83      	subs	r3, r0, r2
 800a178:	2b0f      	cmp	r3, #15
 800a17a:	dde3      	ble.n	800a144 <_malloc_trim_r+0x34>
 800a17c:	490c      	ldr	r1, [pc, #48]	; (800a1b0 <_malloc_trim_r+0xa0>)
 800a17e:	6809      	ldr	r1, [r1, #0]
 800a180:	1a40      	subs	r0, r0, r1
 800a182:	490c      	ldr	r1, [pc, #48]	; (800a1b4 <_malloc_trim_r+0xa4>)
 800a184:	f043 0301 	orr.w	r3, r3, #1
 800a188:	6008      	str	r0, [r1, #0]
 800a18a:	6053      	str	r3, [r2, #4]
 800a18c:	e7da      	b.n	800a144 <_malloc_trim_r+0x34>
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	4a08      	ldr	r2, [pc, #32]	; (800a1b4 <_malloc_trim_r+0xa4>)
 800a192:	1b36      	subs	r6, r6, r4
 800a194:	f046 0601 	orr.w	r6, r6, #1
 800a198:	605e      	str	r6, [r3, #4]
 800a19a:	6813      	ldr	r3, [r2, #0]
 800a19c:	4628      	mov	r0, r5
 800a19e:	1b1c      	subs	r4, r3, r4
 800a1a0:	6014      	str	r4, [r2, #0]
 800a1a2:	f000 fe5b 	bl	800ae5c <__malloc_unlock>
 800a1a6:	2001      	movs	r0, #1
 800a1a8:	e7d0      	b.n	800a14c <_malloc_trim_r+0x3c>
 800a1aa:	bf00      	nop
 800a1ac:	200005b0 	.word	0x200005b0
 800a1b0:	200009b8 	.word	0x200009b8
 800a1b4:	200009e4 	.word	0x200009e4

0800a1b8 <_free_r>:
 800a1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1bc:	4604      	mov	r4, r0
 800a1be:	4688      	mov	r8, r1
 800a1c0:	2900      	cmp	r1, #0
 800a1c2:	f000 80ab 	beq.w	800a31c <_free_r+0x164>
 800a1c6:	f000 fe43 	bl	800ae50 <__malloc_lock>
 800a1ca:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a1ce:	4d54      	ldr	r5, [pc, #336]	; (800a320 <_free_r+0x168>)
 800a1d0:	f022 0001 	bic.w	r0, r2, #1
 800a1d4:	f1a8 0308 	sub.w	r3, r8, #8
 800a1d8:	181f      	adds	r7, r3, r0
 800a1da:	68a9      	ldr	r1, [r5, #8]
 800a1dc:	687e      	ldr	r6, [r7, #4]
 800a1de:	42b9      	cmp	r1, r7
 800a1e0:	f026 0603 	bic.w	r6, r6, #3
 800a1e4:	f002 0201 	and.w	r2, r2, #1
 800a1e8:	d11b      	bne.n	800a222 <_free_r+0x6a>
 800a1ea:	4430      	add	r0, r6
 800a1ec:	b93a      	cbnz	r2, 800a1fe <_free_r+0x46>
 800a1ee:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a1f2:	1a9b      	subs	r3, r3, r2
 800a1f4:	4410      	add	r0, r2
 800a1f6:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a1fa:	60ca      	str	r2, [r1, #12]
 800a1fc:	6091      	str	r1, [r2, #8]
 800a1fe:	f040 0201 	orr.w	r2, r0, #1
 800a202:	605a      	str	r2, [r3, #4]
 800a204:	60ab      	str	r3, [r5, #8]
 800a206:	4b47      	ldr	r3, [pc, #284]	; (800a324 <_free_r+0x16c>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4283      	cmp	r3, r0
 800a20c:	d804      	bhi.n	800a218 <_free_r+0x60>
 800a20e:	4b46      	ldr	r3, [pc, #280]	; (800a328 <_free_r+0x170>)
 800a210:	4620      	mov	r0, r4
 800a212:	6819      	ldr	r1, [r3, #0]
 800a214:	f7ff ff7c 	bl	800a110 <_malloc_trim_r>
 800a218:	4620      	mov	r0, r4
 800a21a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a21e:	f000 be1d 	b.w	800ae5c <__malloc_unlock>
 800a222:	607e      	str	r6, [r7, #4]
 800a224:	2a00      	cmp	r2, #0
 800a226:	d139      	bne.n	800a29c <_free_r+0xe4>
 800a228:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800a22c:	1a5b      	subs	r3, r3, r1
 800a22e:	4408      	add	r0, r1
 800a230:	6899      	ldr	r1, [r3, #8]
 800a232:	f105 0c08 	add.w	ip, r5, #8
 800a236:	4561      	cmp	r1, ip
 800a238:	d032      	beq.n	800a2a0 <_free_r+0xe8>
 800a23a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800a23e:	f8c1 c00c 	str.w	ip, [r1, #12]
 800a242:	f8cc 1008 	str.w	r1, [ip, #8]
 800a246:	19b9      	adds	r1, r7, r6
 800a248:	6849      	ldr	r1, [r1, #4]
 800a24a:	07c9      	lsls	r1, r1, #31
 800a24c:	d40a      	bmi.n	800a264 <_free_r+0xac>
 800a24e:	4430      	add	r0, r6
 800a250:	68b9      	ldr	r1, [r7, #8]
 800a252:	bb3a      	cbnz	r2, 800a2a4 <_free_r+0xec>
 800a254:	4e35      	ldr	r6, [pc, #212]	; (800a32c <_free_r+0x174>)
 800a256:	42b1      	cmp	r1, r6
 800a258:	d124      	bne.n	800a2a4 <_free_r+0xec>
 800a25a:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800a25e:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a262:	2201      	movs	r2, #1
 800a264:	f040 0101 	orr.w	r1, r0, #1
 800a268:	6059      	str	r1, [r3, #4]
 800a26a:	5018      	str	r0, [r3, r0]
 800a26c:	2a00      	cmp	r2, #0
 800a26e:	d1d3      	bne.n	800a218 <_free_r+0x60>
 800a270:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a274:	d21a      	bcs.n	800a2ac <_free_r+0xf4>
 800a276:	08c0      	lsrs	r0, r0, #3
 800a278:	1081      	asrs	r1, r0, #2
 800a27a:	2201      	movs	r2, #1
 800a27c:	408a      	lsls	r2, r1
 800a27e:	6869      	ldr	r1, [r5, #4]
 800a280:	3001      	adds	r0, #1
 800a282:	430a      	orrs	r2, r1
 800a284:	606a      	str	r2, [r5, #4]
 800a286:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800a28a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a28e:	3a08      	subs	r2, #8
 800a290:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800a294:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800a298:	60cb      	str	r3, [r1, #12]
 800a29a:	e7bd      	b.n	800a218 <_free_r+0x60>
 800a29c:	2200      	movs	r2, #0
 800a29e:	e7d2      	b.n	800a246 <_free_r+0x8e>
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	e7d0      	b.n	800a246 <_free_r+0x8e>
 800a2a4:	68fe      	ldr	r6, [r7, #12]
 800a2a6:	60ce      	str	r6, [r1, #12]
 800a2a8:	60b1      	str	r1, [r6, #8]
 800a2aa:	e7db      	b.n	800a264 <_free_r+0xac>
 800a2ac:	0a42      	lsrs	r2, r0, #9
 800a2ae:	2a04      	cmp	r2, #4
 800a2b0:	d813      	bhi.n	800a2da <_free_r+0x122>
 800a2b2:	0982      	lsrs	r2, r0, #6
 800a2b4:	3238      	adds	r2, #56	; 0x38
 800a2b6:	1c51      	adds	r1, r2, #1
 800a2b8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800a2bc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800a2c0:	428e      	cmp	r6, r1
 800a2c2:	d124      	bne.n	800a30e <_free_r+0x156>
 800a2c4:	2001      	movs	r0, #1
 800a2c6:	1092      	asrs	r2, r2, #2
 800a2c8:	fa00 f202 	lsl.w	r2, r0, r2
 800a2cc:	6868      	ldr	r0, [r5, #4]
 800a2ce:	4302      	orrs	r2, r0
 800a2d0:	606a      	str	r2, [r5, #4]
 800a2d2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a2d6:	60b3      	str	r3, [r6, #8]
 800a2d8:	e7de      	b.n	800a298 <_free_r+0xe0>
 800a2da:	2a14      	cmp	r2, #20
 800a2dc:	d801      	bhi.n	800a2e2 <_free_r+0x12a>
 800a2de:	325b      	adds	r2, #91	; 0x5b
 800a2e0:	e7e9      	b.n	800a2b6 <_free_r+0xfe>
 800a2e2:	2a54      	cmp	r2, #84	; 0x54
 800a2e4:	d802      	bhi.n	800a2ec <_free_r+0x134>
 800a2e6:	0b02      	lsrs	r2, r0, #12
 800a2e8:	326e      	adds	r2, #110	; 0x6e
 800a2ea:	e7e4      	b.n	800a2b6 <_free_r+0xfe>
 800a2ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a2f0:	d802      	bhi.n	800a2f8 <_free_r+0x140>
 800a2f2:	0bc2      	lsrs	r2, r0, #15
 800a2f4:	3277      	adds	r2, #119	; 0x77
 800a2f6:	e7de      	b.n	800a2b6 <_free_r+0xfe>
 800a2f8:	f240 5154 	movw	r1, #1364	; 0x554
 800a2fc:	428a      	cmp	r2, r1
 800a2fe:	bf9a      	itte	ls
 800a300:	0c82      	lsrls	r2, r0, #18
 800a302:	327c      	addls	r2, #124	; 0x7c
 800a304:	227e      	movhi	r2, #126	; 0x7e
 800a306:	e7d6      	b.n	800a2b6 <_free_r+0xfe>
 800a308:	6889      	ldr	r1, [r1, #8]
 800a30a:	428e      	cmp	r6, r1
 800a30c:	d004      	beq.n	800a318 <_free_r+0x160>
 800a30e:	684a      	ldr	r2, [r1, #4]
 800a310:	f022 0203 	bic.w	r2, r2, #3
 800a314:	4282      	cmp	r2, r0
 800a316:	d8f7      	bhi.n	800a308 <_free_r+0x150>
 800a318:	68ce      	ldr	r6, [r1, #12]
 800a31a:	e7da      	b.n	800a2d2 <_free_r+0x11a>
 800a31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a320:	200005b0 	.word	0x200005b0
 800a324:	200009bc 	.word	0x200009bc
 800a328:	20000a14 	.word	0x20000a14
 800a32c:	200005b8 	.word	0x200005b8

0800a330 <rshift>:
 800a330:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a332:	6906      	ldr	r6, [r0, #16]
 800a334:	114b      	asrs	r3, r1, #5
 800a336:	429e      	cmp	r6, r3
 800a338:	f100 0414 	add.w	r4, r0, #20
 800a33c:	dd30      	ble.n	800a3a0 <rshift+0x70>
 800a33e:	f011 011f 	ands.w	r1, r1, #31
 800a342:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a346:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a34a:	d108      	bne.n	800a35e <rshift+0x2e>
 800a34c:	4621      	mov	r1, r4
 800a34e:	42b2      	cmp	r2, r6
 800a350:	460b      	mov	r3, r1
 800a352:	d211      	bcs.n	800a378 <rshift+0x48>
 800a354:	f852 3b04 	ldr.w	r3, [r2], #4
 800a358:	f841 3b04 	str.w	r3, [r1], #4
 800a35c:	e7f7      	b.n	800a34e <rshift+0x1e>
 800a35e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a362:	f1c1 0c20 	rsb	ip, r1, #32
 800a366:	40cd      	lsrs	r5, r1
 800a368:	3204      	adds	r2, #4
 800a36a:	4623      	mov	r3, r4
 800a36c:	42b2      	cmp	r2, r6
 800a36e:	4617      	mov	r7, r2
 800a370:	d30c      	bcc.n	800a38c <rshift+0x5c>
 800a372:	601d      	str	r5, [r3, #0]
 800a374:	b105      	cbz	r5, 800a378 <rshift+0x48>
 800a376:	3304      	adds	r3, #4
 800a378:	1b1a      	subs	r2, r3, r4
 800a37a:	42a3      	cmp	r3, r4
 800a37c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a380:	bf08      	it	eq
 800a382:	2300      	moveq	r3, #0
 800a384:	6102      	str	r2, [r0, #16]
 800a386:	bf08      	it	eq
 800a388:	6143      	streq	r3, [r0, #20]
 800a38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a38c:	683f      	ldr	r7, [r7, #0]
 800a38e:	fa07 f70c 	lsl.w	r7, r7, ip
 800a392:	433d      	orrs	r5, r7
 800a394:	f843 5b04 	str.w	r5, [r3], #4
 800a398:	f852 5b04 	ldr.w	r5, [r2], #4
 800a39c:	40cd      	lsrs	r5, r1
 800a39e:	e7e5      	b.n	800a36c <rshift+0x3c>
 800a3a0:	4623      	mov	r3, r4
 800a3a2:	e7e9      	b.n	800a378 <rshift+0x48>

0800a3a4 <__hexdig_fun>:
 800a3a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a3a8:	2b09      	cmp	r3, #9
 800a3aa:	d802      	bhi.n	800a3b2 <__hexdig_fun+0xe>
 800a3ac:	3820      	subs	r0, #32
 800a3ae:	b2c0      	uxtb	r0, r0
 800a3b0:	4770      	bx	lr
 800a3b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a3b6:	2b05      	cmp	r3, #5
 800a3b8:	d801      	bhi.n	800a3be <__hexdig_fun+0x1a>
 800a3ba:	3847      	subs	r0, #71	; 0x47
 800a3bc:	e7f7      	b.n	800a3ae <__hexdig_fun+0xa>
 800a3be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a3c2:	2b05      	cmp	r3, #5
 800a3c4:	d801      	bhi.n	800a3ca <__hexdig_fun+0x26>
 800a3c6:	3827      	subs	r0, #39	; 0x27
 800a3c8:	e7f1      	b.n	800a3ae <__hexdig_fun+0xa>
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	4770      	bx	lr

0800a3ce <__gethex>:
 800a3ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d2:	b08b      	sub	sp, #44	; 0x2c
 800a3d4:	468a      	mov	sl, r1
 800a3d6:	9002      	str	r0, [sp, #8]
 800a3d8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a3da:	9306      	str	r3, [sp, #24]
 800a3dc:	4690      	mov	r8, r2
 800a3de:	f000 fad0 	bl	800a982 <__localeconv_l>
 800a3e2:	6803      	ldr	r3, [r0, #0]
 800a3e4:	9303      	str	r3, [sp, #12]
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7f5 fef2 	bl	80001d0 <strlen>
 800a3ec:	9b03      	ldr	r3, [sp, #12]
 800a3ee:	9001      	str	r0, [sp, #4]
 800a3f0:	4403      	add	r3, r0
 800a3f2:	f04f 0b00 	mov.w	fp, #0
 800a3f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a3fa:	9307      	str	r3, [sp, #28]
 800a3fc:	f8da 3000 	ldr.w	r3, [sl]
 800a400:	3302      	adds	r3, #2
 800a402:	461f      	mov	r7, r3
 800a404:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a408:	2830      	cmp	r0, #48	; 0x30
 800a40a:	d06c      	beq.n	800a4e6 <__gethex+0x118>
 800a40c:	f7ff ffca 	bl	800a3a4 <__hexdig_fun>
 800a410:	4604      	mov	r4, r0
 800a412:	2800      	cmp	r0, #0
 800a414:	d16a      	bne.n	800a4ec <__gethex+0x11e>
 800a416:	9a01      	ldr	r2, [sp, #4]
 800a418:	9903      	ldr	r1, [sp, #12]
 800a41a:	4638      	mov	r0, r7
 800a41c:	f001 f93e 	bl	800b69c <strncmp>
 800a420:	2800      	cmp	r0, #0
 800a422:	d166      	bne.n	800a4f2 <__gethex+0x124>
 800a424:	9b01      	ldr	r3, [sp, #4]
 800a426:	5cf8      	ldrb	r0, [r7, r3]
 800a428:	18fe      	adds	r6, r7, r3
 800a42a:	f7ff ffbb 	bl	800a3a4 <__hexdig_fun>
 800a42e:	2800      	cmp	r0, #0
 800a430:	d062      	beq.n	800a4f8 <__gethex+0x12a>
 800a432:	4633      	mov	r3, r6
 800a434:	7818      	ldrb	r0, [r3, #0]
 800a436:	2830      	cmp	r0, #48	; 0x30
 800a438:	461f      	mov	r7, r3
 800a43a:	f103 0301 	add.w	r3, r3, #1
 800a43e:	d0f9      	beq.n	800a434 <__gethex+0x66>
 800a440:	f7ff ffb0 	bl	800a3a4 <__hexdig_fun>
 800a444:	fab0 f580 	clz	r5, r0
 800a448:	096d      	lsrs	r5, r5, #5
 800a44a:	4634      	mov	r4, r6
 800a44c:	f04f 0b01 	mov.w	fp, #1
 800a450:	463a      	mov	r2, r7
 800a452:	4616      	mov	r6, r2
 800a454:	3201      	adds	r2, #1
 800a456:	7830      	ldrb	r0, [r6, #0]
 800a458:	f7ff ffa4 	bl	800a3a4 <__hexdig_fun>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d1f8      	bne.n	800a452 <__gethex+0x84>
 800a460:	9a01      	ldr	r2, [sp, #4]
 800a462:	9903      	ldr	r1, [sp, #12]
 800a464:	4630      	mov	r0, r6
 800a466:	f001 f919 	bl	800b69c <strncmp>
 800a46a:	b950      	cbnz	r0, 800a482 <__gethex+0xb4>
 800a46c:	b954      	cbnz	r4, 800a484 <__gethex+0xb6>
 800a46e:	9b01      	ldr	r3, [sp, #4]
 800a470:	18f4      	adds	r4, r6, r3
 800a472:	4622      	mov	r2, r4
 800a474:	4616      	mov	r6, r2
 800a476:	3201      	adds	r2, #1
 800a478:	7830      	ldrb	r0, [r6, #0]
 800a47a:	f7ff ff93 	bl	800a3a4 <__hexdig_fun>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d1f8      	bne.n	800a474 <__gethex+0xa6>
 800a482:	b10c      	cbz	r4, 800a488 <__gethex+0xba>
 800a484:	1ba4      	subs	r4, r4, r6
 800a486:	00a4      	lsls	r4, r4, #2
 800a488:	7833      	ldrb	r3, [r6, #0]
 800a48a:	2b50      	cmp	r3, #80	; 0x50
 800a48c:	d001      	beq.n	800a492 <__gethex+0xc4>
 800a48e:	2b70      	cmp	r3, #112	; 0x70
 800a490:	d140      	bne.n	800a514 <__gethex+0x146>
 800a492:	7873      	ldrb	r3, [r6, #1]
 800a494:	2b2b      	cmp	r3, #43	; 0x2b
 800a496:	d031      	beq.n	800a4fc <__gethex+0x12e>
 800a498:	2b2d      	cmp	r3, #45	; 0x2d
 800a49a:	d033      	beq.n	800a504 <__gethex+0x136>
 800a49c:	1c71      	adds	r1, r6, #1
 800a49e:	f04f 0900 	mov.w	r9, #0
 800a4a2:	7808      	ldrb	r0, [r1, #0]
 800a4a4:	f7ff ff7e 	bl	800a3a4 <__hexdig_fun>
 800a4a8:	1e43      	subs	r3, r0, #1
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	2b18      	cmp	r3, #24
 800a4ae:	d831      	bhi.n	800a514 <__gethex+0x146>
 800a4b0:	f1a0 0210 	sub.w	r2, r0, #16
 800a4b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a4b8:	f7ff ff74 	bl	800a3a4 <__hexdig_fun>
 800a4bc:	1e43      	subs	r3, r0, #1
 800a4be:	b2db      	uxtb	r3, r3
 800a4c0:	2b18      	cmp	r3, #24
 800a4c2:	d922      	bls.n	800a50a <__gethex+0x13c>
 800a4c4:	f1b9 0f00 	cmp.w	r9, #0
 800a4c8:	d000      	beq.n	800a4cc <__gethex+0xfe>
 800a4ca:	4252      	negs	r2, r2
 800a4cc:	4414      	add	r4, r2
 800a4ce:	f8ca 1000 	str.w	r1, [sl]
 800a4d2:	b30d      	cbz	r5, 800a518 <__gethex+0x14a>
 800a4d4:	f1bb 0f00 	cmp.w	fp, #0
 800a4d8:	bf0c      	ite	eq
 800a4da:	2706      	moveq	r7, #6
 800a4dc:	2700      	movne	r7, #0
 800a4de:	4638      	mov	r0, r7
 800a4e0:	b00b      	add	sp, #44	; 0x2c
 800a4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e6:	f10b 0b01 	add.w	fp, fp, #1
 800a4ea:	e78a      	b.n	800a402 <__gethex+0x34>
 800a4ec:	2500      	movs	r5, #0
 800a4ee:	462c      	mov	r4, r5
 800a4f0:	e7ae      	b.n	800a450 <__gethex+0x82>
 800a4f2:	463e      	mov	r6, r7
 800a4f4:	2501      	movs	r5, #1
 800a4f6:	e7c7      	b.n	800a488 <__gethex+0xba>
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	e7fb      	b.n	800a4f4 <__gethex+0x126>
 800a4fc:	f04f 0900 	mov.w	r9, #0
 800a500:	1cb1      	adds	r1, r6, #2
 800a502:	e7ce      	b.n	800a4a2 <__gethex+0xd4>
 800a504:	f04f 0901 	mov.w	r9, #1
 800a508:	e7fa      	b.n	800a500 <__gethex+0x132>
 800a50a:	230a      	movs	r3, #10
 800a50c:	fb03 0202 	mla	r2, r3, r2, r0
 800a510:	3a10      	subs	r2, #16
 800a512:	e7cf      	b.n	800a4b4 <__gethex+0xe6>
 800a514:	4631      	mov	r1, r6
 800a516:	e7da      	b.n	800a4ce <__gethex+0x100>
 800a518:	1bf3      	subs	r3, r6, r7
 800a51a:	3b01      	subs	r3, #1
 800a51c:	4629      	mov	r1, r5
 800a51e:	2b07      	cmp	r3, #7
 800a520:	dc49      	bgt.n	800a5b6 <__gethex+0x1e8>
 800a522:	9802      	ldr	r0, [sp, #8]
 800a524:	f000 fca0 	bl	800ae68 <_Balloc>
 800a528:	9b01      	ldr	r3, [sp, #4]
 800a52a:	f100 0914 	add.w	r9, r0, #20
 800a52e:	f04f 0b00 	mov.w	fp, #0
 800a532:	f1c3 0301 	rsb	r3, r3, #1
 800a536:	4605      	mov	r5, r0
 800a538:	f8cd 9010 	str.w	r9, [sp, #16]
 800a53c:	46da      	mov	sl, fp
 800a53e:	9308      	str	r3, [sp, #32]
 800a540:	42b7      	cmp	r7, r6
 800a542:	d33b      	bcc.n	800a5bc <__gethex+0x1ee>
 800a544:	9804      	ldr	r0, [sp, #16]
 800a546:	f840 ab04 	str.w	sl, [r0], #4
 800a54a:	eba0 0009 	sub.w	r0, r0, r9
 800a54e:	1080      	asrs	r0, r0, #2
 800a550:	6128      	str	r0, [r5, #16]
 800a552:	0147      	lsls	r7, r0, #5
 800a554:	4650      	mov	r0, sl
 800a556:	f000 fd2e 	bl	800afb6 <__hi0bits>
 800a55a:	f8d8 6000 	ldr.w	r6, [r8]
 800a55e:	1a3f      	subs	r7, r7, r0
 800a560:	42b7      	cmp	r7, r6
 800a562:	dd64      	ble.n	800a62e <__gethex+0x260>
 800a564:	1bbf      	subs	r7, r7, r6
 800a566:	4639      	mov	r1, r7
 800a568:	4628      	mov	r0, r5
 800a56a:	f001 f82f 	bl	800b5cc <__any_on>
 800a56e:	4682      	mov	sl, r0
 800a570:	b178      	cbz	r0, 800a592 <__gethex+0x1c4>
 800a572:	1e7b      	subs	r3, r7, #1
 800a574:	1159      	asrs	r1, r3, #5
 800a576:	f003 021f 	and.w	r2, r3, #31
 800a57a:	f04f 0a01 	mov.w	sl, #1
 800a57e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a582:	fa0a f202 	lsl.w	r2, sl, r2
 800a586:	420a      	tst	r2, r1
 800a588:	d003      	beq.n	800a592 <__gethex+0x1c4>
 800a58a:	4553      	cmp	r3, sl
 800a58c:	dc46      	bgt.n	800a61c <__gethex+0x24e>
 800a58e:	f04f 0a02 	mov.w	sl, #2
 800a592:	4639      	mov	r1, r7
 800a594:	4628      	mov	r0, r5
 800a596:	f7ff fecb 	bl	800a330 <rshift>
 800a59a:	443c      	add	r4, r7
 800a59c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5a0:	42a3      	cmp	r3, r4
 800a5a2:	da52      	bge.n	800a64a <__gethex+0x27c>
 800a5a4:	4629      	mov	r1, r5
 800a5a6:	9802      	ldr	r0, [sp, #8]
 800a5a8:	f000 fc83 	bl	800aeb2 <_Bfree>
 800a5ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	6013      	str	r3, [r2, #0]
 800a5b2:	27a3      	movs	r7, #163	; 0xa3
 800a5b4:	e793      	b.n	800a4de <__gethex+0x110>
 800a5b6:	3101      	adds	r1, #1
 800a5b8:	105b      	asrs	r3, r3, #1
 800a5ba:	e7b0      	b.n	800a51e <__gethex+0x150>
 800a5bc:	1e73      	subs	r3, r6, #1
 800a5be:	9305      	str	r3, [sp, #20]
 800a5c0:	9a07      	ldr	r2, [sp, #28]
 800a5c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d018      	beq.n	800a5fc <__gethex+0x22e>
 800a5ca:	f1bb 0f20 	cmp.w	fp, #32
 800a5ce:	d107      	bne.n	800a5e0 <__gethex+0x212>
 800a5d0:	9b04      	ldr	r3, [sp, #16]
 800a5d2:	f8c3 a000 	str.w	sl, [r3]
 800a5d6:	3304      	adds	r3, #4
 800a5d8:	f04f 0a00 	mov.w	sl, #0
 800a5dc:	9304      	str	r3, [sp, #16]
 800a5de:	46d3      	mov	fp, sl
 800a5e0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a5e4:	f7ff fede 	bl	800a3a4 <__hexdig_fun>
 800a5e8:	f000 000f 	and.w	r0, r0, #15
 800a5ec:	fa00 f00b 	lsl.w	r0, r0, fp
 800a5f0:	ea4a 0a00 	orr.w	sl, sl, r0
 800a5f4:	f10b 0b04 	add.w	fp, fp, #4
 800a5f8:	9b05      	ldr	r3, [sp, #20]
 800a5fa:	e00d      	b.n	800a618 <__gethex+0x24a>
 800a5fc:	9b05      	ldr	r3, [sp, #20]
 800a5fe:	9a08      	ldr	r2, [sp, #32]
 800a600:	4413      	add	r3, r2
 800a602:	42bb      	cmp	r3, r7
 800a604:	d3e1      	bcc.n	800a5ca <__gethex+0x1fc>
 800a606:	4618      	mov	r0, r3
 800a608:	9a01      	ldr	r2, [sp, #4]
 800a60a:	9903      	ldr	r1, [sp, #12]
 800a60c:	9309      	str	r3, [sp, #36]	; 0x24
 800a60e:	f001 f845 	bl	800b69c <strncmp>
 800a612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a614:	2800      	cmp	r0, #0
 800a616:	d1d8      	bne.n	800a5ca <__gethex+0x1fc>
 800a618:	461e      	mov	r6, r3
 800a61a:	e791      	b.n	800a540 <__gethex+0x172>
 800a61c:	1eb9      	subs	r1, r7, #2
 800a61e:	4628      	mov	r0, r5
 800a620:	f000 ffd4 	bl	800b5cc <__any_on>
 800a624:	2800      	cmp	r0, #0
 800a626:	d0b2      	beq.n	800a58e <__gethex+0x1c0>
 800a628:	f04f 0a03 	mov.w	sl, #3
 800a62c:	e7b1      	b.n	800a592 <__gethex+0x1c4>
 800a62e:	da09      	bge.n	800a644 <__gethex+0x276>
 800a630:	1bf7      	subs	r7, r6, r7
 800a632:	4629      	mov	r1, r5
 800a634:	463a      	mov	r2, r7
 800a636:	9802      	ldr	r0, [sp, #8]
 800a638:	f000 fdea 	bl	800b210 <__lshift>
 800a63c:	1be4      	subs	r4, r4, r7
 800a63e:	4605      	mov	r5, r0
 800a640:	f100 0914 	add.w	r9, r0, #20
 800a644:	f04f 0a00 	mov.w	sl, #0
 800a648:	e7a8      	b.n	800a59c <__gethex+0x1ce>
 800a64a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a64e:	42a0      	cmp	r0, r4
 800a650:	dd6a      	ble.n	800a728 <__gethex+0x35a>
 800a652:	1b04      	subs	r4, r0, r4
 800a654:	42a6      	cmp	r6, r4
 800a656:	dc2e      	bgt.n	800a6b6 <__gethex+0x2e8>
 800a658:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a65c:	2b02      	cmp	r3, #2
 800a65e:	d022      	beq.n	800a6a6 <__gethex+0x2d8>
 800a660:	2b03      	cmp	r3, #3
 800a662:	d024      	beq.n	800a6ae <__gethex+0x2e0>
 800a664:	2b01      	cmp	r3, #1
 800a666:	d115      	bne.n	800a694 <__gethex+0x2c6>
 800a668:	42a6      	cmp	r6, r4
 800a66a:	d113      	bne.n	800a694 <__gethex+0x2c6>
 800a66c:	2e01      	cmp	r6, #1
 800a66e:	dc0b      	bgt.n	800a688 <__gethex+0x2ba>
 800a670:	9a06      	ldr	r2, [sp, #24]
 800a672:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a676:	6013      	str	r3, [r2, #0]
 800a678:	2301      	movs	r3, #1
 800a67a:	612b      	str	r3, [r5, #16]
 800a67c:	f8c9 3000 	str.w	r3, [r9]
 800a680:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a682:	2762      	movs	r7, #98	; 0x62
 800a684:	601d      	str	r5, [r3, #0]
 800a686:	e72a      	b.n	800a4de <__gethex+0x110>
 800a688:	1e71      	subs	r1, r6, #1
 800a68a:	4628      	mov	r0, r5
 800a68c:	f000 ff9e 	bl	800b5cc <__any_on>
 800a690:	2800      	cmp	r0, #0
 800a692:	d1ed      	bne.n	800a670 <__gethex+0x2a2>
 800a694:	4629      	mov	r1, r5
 800a696:	9802      	ldr	r0, [sp, #8]
 800a698:	f000 fc0b 	bl	800aeb2 <_Bfree>
 800a69c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a69e:	2300      	movs	r3, #0
 800a6a0:	6013      	str	r3, [r2, #0]
 800a6a2:	2750      	movs	r7, #80	; 0x50
 800a6a4:	e71b      	b.n	800a4de <__gethex+0x110>
 800a6a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d0e1      	beq.n	800a670 <__gethex+0x2a2>
 800a6ac:	e7f2      	b.n	800a694 <__gethex+0x2c6>
 800a6ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1dd      	bne.n	800a670 <__gethex+0x2a2>
 800a6b4:	e7ee      	b.n	800a694 <__gethex+0x2c6>
 800a6b6:	1e67      	subs	r7, r4, #1
 800a6b8:	f1ba 0f00 	cmp.w	sl, #0
 800a6bc:	d131      	bne.n	800a722 <__gethex+0x354>
 800a6be:	b127      	cbz	r7, 800a6ca <__gethex+0x2fc>
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	f000 ff82 	bl	800b5cc <__any_on>
 800a6c8:	4682      	mov	sl, r0
 800a6ca:	117a      	asrs	r2, r7, #5
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	f007 071f 	and.w	r7, r7, #31
 800a6d2:	fa03 f707 	lsl.w	r7, r3, r7
 800a6d6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a6da:	4621      	mov	r1, r4
 800a6dc:	421f      	tst	r7, r3
 800a6de:	4628      	mov	r0, r5
 800a6e0:	bf18      	it	ne
 800a6e2:	f04a 0a02 	orrne.w	sl, sl, #2
 800a6e6:	1b36      	subs	r6, r6, r4
 800a6e8:	f7ff fe22 	bl	800a330 <rshift>
 800a6ec:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a6f0:	2702      	movs	r7, #2
 800a6f2:	f1ba 0f00 	cmp.w	sl, #0
 800a6f6:	d048      	beq.n	800a78a <__gethex+0x3bc>
 800a6f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d015      	beq.n	800a72c <__gethex+0x35e>
 800a700:	2b03      	cmp	r3, #3
 800a702:	d017      	beq.n	800a734 <__gethex+0x366>
 800a704:	2b01      	cmp	r3, #1
 800a706:	d109      	bne.n	800a71c <__gethex+0x34e>
 800a708:	f01a 0f02 	tst.w	sl, #2
 800a70c:	d006      	beq.n	800a71c <__gethex+0x34e>
 800a70e:	f8d9 3000 	ldr.w	r3, [r9]
 800a712:	ea4a 0a03 	orr.w	sl, sl, r3
 800a716:	f01a 0f01 	tst.w	sl, #1
 800a71a:	d10e      	bne.n	800a73a <__gethex+0x36c>
 800a71c:	f047 0710 	orr.w	r7, r7, #16
 800a720:	e033      	b.n	800a78a <__gethex+0x3bc>
 800a722:	f04f 0a01 	mov.w	sl, #1
 800a726:	e7d0      	b.n	800a6ca <__gethex+0x2fc>
 800a728:	2701      	movs	r7, #1
 800a72a:	e7e2      	b.n	800a6f2 <__gethex+0x324>
 800a72c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a72e:	f1c3 0301 	rsb	r3, r3, #1
 800a732:	9315      	str	r3, [sp, #84]	; 0x54
 800a734:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a736:	2b00      	cmp	r3, #0
 800a738:	d0f0      	beq.n	800a71c <__gethex+0x34e>
 800a73a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a73e:	f105 0314 	add.w	r3, r5, #20
 800a742:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a746:	eb03 010a 	add.w	r1, r3, sl
 800a74a:	f04f 0c00 	mov.w	ip, #0
 800a74e:	4618      	mov	r0, r3
 800a750:	f853 2b04 	ldr.w	r2, [r3], #4
 800a754:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a758:	d01c      	beq.n	800a794 <__gethex+0x3c6>
 800a75a:	3201      	adds	r2, #1
 800a75c:	6002      	str	r2, [r0, #0]
 800a75e:	2f02      	cmp	r7, #2
 800a760:	f105 0314 	add.w	r3, r5, #20
 800a764:	d138      	bne.n	800a7d8 <__gethex+0x40a>
 800a766:	f8d8 2000 	ldr.w	r2, [r8]
 800a76a:	3a01      	subs	r2, #1
 800a76c:	42b2      	cmp	r2, r6
 800a76e:	d10a      	bne.n	800a786 <__gethex+0x3b8>
 800a770:	1171      	asrs	r1, r6, #5
 800a772:	2201      	movs	r2, #1
 800a774:	f006 061f 	and.w	r6, r6, #31
 800a778:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a77c:	fa02 f606 	lsl.w	r6, r2, r6
 800a780:	421e      	tst	r6, r3
 800a782:	bf18      	it	ne
 800a784:	4617      	movne	r7, r2
 800a786:	f047 0720 	orr.w	r7, r7, #32
 800a78a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a78c:	601d      	str	r5, [r3, #0]
 800a78e:	9b06      	ldr	r3, [sp, #24]
 800a790:	601c      	str	r4, [r3, #0]
 800a792:	e6a4      	b.n	800a4de <__gethex+0x110>
 800a794:	4299      	cmp	r1, r3
 800a796:	f843 cc04 	str.w	ip, [r3, #-4]
 800a79a:	d8d8      	bhi.n	800a74e <__gethex+0x380>
 800a79c:	68ab      	ldr	r3, [r5, #8]
 800a79e:	4599      	cmp	r9, r3
 800a7a0:	db12      	blt.n	800a7c8 <__gethex+0x3fa>
 800a7a2:	6869      	ldr	r1, [r5, #4]
 800a7a4:	9802      	ldr	r0, [sp, #8]
 800a7a6:	3101      	adds	r1, #1
 800a7a8:	f000 fb5e 	bl	800ae68 <_Balloc>
 800a7ac:	692a      	ldr	r2, [r5, #16]
 800a7ae:	3202      	adds	r2, #2
 800a7b0:	f105 010c 	add.w	r1, r5, #12
 800a7b4:	4683      	mov	fp, r0
 800a7b6:	0092      	lsls	r2, r2, #2
 800a7b8:	300c      	adds	r0, #12
 800a7ba:	f000 fb3d 	bl	800ae38 <memcpy>
 800a7be:	4629      	mov	r1, r5
 800a7c0:	9802      	ldr	r0, [sp, #8]
 800a7c2:	f000 fb76 	bl	800aeb2 <_Bfree>
 800a7c6:	465d      	mov	r5, fp
 800a7c8:	692b      	ldr	r3, [r5, #16]
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a7d0:	612a      	str	r2, [r5, #16]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	615a      	str	r2, [r3, #20]
 800a7d6:	e7c2      	b.n	800a75e <__gethex+0x390>
 800a7d8:	692a      	ldr	r2, [r5, #16]
 800a7da:	454a      	cmp	r2, r9
 800a7dc:	dd0b      	ble.n	800a7f6 <__gethex+0x428>
 800a7de:	2101      	movs	r1, #1
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f7ff fda5 	bl	800a330 <rshift>
 800a7e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a7ea:	3401      	adds	r4, #1
 800a7ec:	42a3      	cmp	r3, r4
 800a7ee:	f6ff aed9 	blt.w	800a5a4 <__gethex+0x1d6>
 800a7f2:	2701      	movs	r7, #1
 800a7f4:	e7c7      	b.n	800a786 <__gethex+0x3b8>
 800a7f6:	f016 061f 	ands.w	r6, r6, #31
 800a7fa:	d0fa      	beq.n	800a7f2 <__gethex+0x424>
 800a7fc:	449a      	add	sl, r3
 800a7fe:	f1c6 0620 	rsb	r6, r6, #32
 800a802:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a806:	f000 fbd6 	bl	800afb6 <__hi0bits>
 800a80a:	42b0      	cmp	r0, r6
 800a80c:	dbe7      	blt.n	800a7de <__gethex+0x410>
 800a80e:	e7f0      	b.n	800a7f2 <__gethex+0x424>

0800a810 <L_shift>:
 800a810:	f1c2 0208 	rsb	r2, r2, #8
 800a814:	0092      	lsls	r2, r2, #2
 800a816:	b570      	push	{r4, r5, r6, lr}
 800a818:	f1c2 0620 	rsb	r6, r2, #32
 800a81c:	6843      	ldr	r3, [r0, #4]
 800a81e:	6804      	ldr	r4, [r0, #0]
 800a820:	fa03 f506 	lsl.w	r5, r3, r6
 800a824:	432c      	orrs	r4, r5
 800a826:	40d3      	lsrs	r3, r2
 800a828:	6004      	str	r4, [r0, #0]
 800a82a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a82e:	4288      	cmp	r0, r1
 800a830:	d3f4      	bcc.n	800a81c <L_shift+0xc>
 800a832:	bd70      	pop	{r4, r5, r6, pc}

0800a834 <__match>:
 800a834:	b530      	push	{r4, r5, lr}
 800a836:	6803      	ldr	r3, [r0, #0]
 800a838:	3301      	adds	r3, #1
 800a83a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a83e:	b914      	cbnz	r4, 800a846 <__match+0x12>
 800a840:	6003      	str	r3, [r0, #0]
 800a842:	2001      	movs	r0, #1
 800a844:	bd30      	pop	{r4, r5, pc}
 800a846:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a84a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a84e:	2d19      	cmp	r5, #25
 800a850:	bf98      	it	ls
 800a852:	3220      	addls	r2, #32
 800a854:	42a2      	cmp	r2, r4
 800a856:	d0f0      	beq.n	800a83a <__match+0x6>
 800a858:	2000      	movs	r0, #0
 800a85a:	e7f3      	b.n	800a844 <__match+0x10>

0800a85c <__hexnan>:
 800a85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a860:	680b      	ldr	r3, [r1, #0]
 800a862:	6801      	ldr	r1, [r0, #0]
 800a864:	115f      	asrs	r7, r3, #5
 800a866:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a86a:	f013 031f 	ands.w	r3, r3, #31
 800a86e:	b087      	sub	sp, #28
 800a870:	bf18      	it	ne
 800a872:	3704      	addne	r7, #4
 800a874:	2500      	movs	r5, #0
 800a876:	1f3e      	subs	r6, r7, #4
 800a878:	4682      	mov	sl, r0
 800a87a:	4690      	mov	r8, r2
 800a87c:	9301      	str	r3, [sp, #4]
 800a87e:	f847 5c04 	str.w	r5, [r7, #-4]
 800a882:	46b1      	mov	r9, r6
 800a884:	4634      	mov	r4, r6
 800a886:	9502      	str	r5, [sp, #8]
 800a888:	46ab      	mov	fp, r5
 800a88a:	784a      	ldrb	r2, [r1, #1]
 800a88c:	1c4b      	adds	r3, r1, #1
 800a88e:	9303      	str	r3, [sp, #12]
 800a890:	b342      	cbz	r2, 800a8e4 <__hexnan+0x88>
 800a892:	4610      	mov	r0, r2
 800a894:	9105      	str	r1, [sp, #20]
 800a896:	9204      	str	r2, [sp, #16]
 800a898:	f7ff fd84 	bl	800a3a4 <__hexdig_fun>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	d143      	bne.n	800a928 <__hexnan+0xcc>
 800a8a0:	9a04      	ldr	r2, [sp, #16]
 800a8a2:	9905      	ldr	r1, [sp, #20]
 800a8a4:	2a20      	cmp	r2, #32
 800a8a6:	d818      	bhi.n	800a8da <__hexnan+0x7e>
 800a8a8:	9b02      	ldr	r3, [sp, #8]
 800a8aa:	459b      	cmp	fp, r3
 800a8ac:	dd13      	ble.n	800a8d6 <__hexnan+0x7a>
 800a8ae:	454c      	cmp	r4, r9
 800a8b0:	d206      	bcs.n	800a8c0 <__hexnan+0x64>
 800a8b2:	2d07      	cmp	r5, #7
 800a8b4:	dc04      	bgt.n	800a8c0 <__hexnan+0x64>
 800a8b6:	462a      	mov	r2, r5
 800a8b8:	4649      	mov	r1, r9
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f7ff ffa8 	bl	800a810 <L_shift>
 800a8c0:	4544      	cmp	r4, r8
 800a8c2:	d944      	bls.n	800a94e <__hexnan+0xf2>
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f1a4 0904 	sub.w	r9, r4, #4
 800a8ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800a8ce:	f8cd b008 	str.w	fp, [sp, #8]
 800a8d2:	464c      	mov	r4, r9
 800a8d4:	461d      	mov	r5, r3
 800a8d6:	9903      	ldr	r1, [sp, #12]
 800a8d8:	e7d7      	b.n	800a88a <__hexnan+0x2e>
 800a8da:	2a29      	cmp	r2, #41	; 0x29
 800a8dc:	d14a      	bne.n	800a974 <__hexnan+0x118>
 800a8de:	3102      	adds	r1, #2
 800a8e0:	f8ca 1000 	str.w	r1, [sl]
 800a8e4:	f1bb 0f00 	cmp.w	fp, #0
 800a8e8:	d044      	beq.n	800a974 <__hexnan+0x118>
 800a8ea:	454c      	cmp	r4, r9
 800a8ec:	d206      	bcs.n	800a8fc <__hexnan+0xa0>
 800a8ee:	2d07      	cmp	r5, #7
 800a8f0:	dc04      	bgt.n	800a8fc <__hexnan+0xa0>
 800a8f2:	462a      	mov	r2, r5
 800a8f4:	4649      	mov	r1, r9
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f7ff ff8a 	bl	800a810 <L_shift>
 800a8fc:	4544      	cmp	r4, r8
 800a8fe:	d928      	bls.n	800a952 <__hexnan+0xf6>
 800a900:	4643      	mov	r3, r8
 800a902:	f854 2b04 	ldr.w	r2, [r4], #4
 800a906:	f843 2b04 	str.w	r2, [r3], #4
 800a90a:	42a6      	cmp	r6, r4
 800a90c:	d2f9      	bcs.n	800a902 <__hexnan+0xa6>
 800a90e:	2200      	movs	r2, #0
 800a910:	f843 2b04 	str.w	r2, [r3], #4
 800a914:	429e      	cmp	r6, r3
 800a916:	d2fb      	bcs.n	800a910 <__hexnan+0xb4>
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	b91b      	cbnz	r3, 800a924 <__hexnan+0xc8>
 800a91c:	4546      	cmp	r6, r8
 800a91e:	d127      	bne.n	800a970 <__hexnan+0x114>
 800a920:	2301      	movs	r3, #1
 800a922:	6033      	str	r3, [r6, #0]
 800a924:	2005      	movs	r0, #5
 800a926:	e026      	b.n	800a976 <__hexnan+0x11a>
 800a928:	3501      	adds	r5, #1
 800a92a:	2d08      	cmp	r5, #8
 800a92c:	f10b 0b01 	add.w	fp, fp, #1
 800a930:	dd06      	ble.n	800a940 <__hexnan+0xe4>
 800a932:	4544      	cmp	r4, r8
 800a934:	d9cf      	bls.n	800a8d6 <__hexnan+0x7a>
 800a936:	2300      	movs	r3, #0
 800a938:	f844 3c04 	str.w	r3, [r4, #-4]
 800a93c:	2501      	movs	r5, #1
 800a93e:	3c04      	subs	r4, #4
 800a940:	6822      	ldr	r2, [r4, #0]
 800a942:	f000 000f 	and.w	r0, r0, #15
 800a946:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a94a:	6020      	str	r0, [r4, #0]
 800a94c:	e7c3      	b.n	800a8d6 <__hexnan+0x7a>
 800a94e:	2508      	movs	r5, #8
 800a950:	e7c1      	b.n	800a8d6 <__hexnan+0x7a>
 800a952:	9b01      	ldr	r3, [sp, #4]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d0df      	beq.n	800a918 <__hexnan+0xbc>
 800a958:	f04f 32ff 	mov.w	r2, #4294967295
 800a95c:	f1c3 0320 	rsb	r3, r3, #32
 800a960:	fa22 f303 	lsr.w	r3, r2, r3
 800a964:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a968:	401a      	ands	r2, r3
 800a96a:	f847 2c04 	str.w	r2, [r7, #-4]
 800a96e:	e7d3      	b.n	800a918 <__hexnan+0xbc>
 800a970:	3e04      	subs	r6, #4
 800a972:	e7d1      	b.n	800a918 <__hexnan+0xbc>
 800a974:	2004      	movs	r0, #4
 800a976:	b007      	add	sp, #28
 800a978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a97c <__locale_ctype_ptr_l>:
 800a97c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a980:	4770      	bx	lr

0800a982 <__localeconv_l>:
 800a982:	30f0      	adds	r0, #240	; 0xf0
 800a984:	4770      	bx	lr
	...

0800a988 <_localeconv_r>:
 800a988:	4b04      	ldr	r3, [pc, #16]	; (800a99c <_localeconv_r+0x14>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a98e:	4b04      	ldr	r3, [pc, #16]	; (800a9a0 <_localeconv_r+0x18>)
 800a990:	2800      	cmp	r0, #0
 800a992:	bf08      	it	eq
 800a994:	4618      	moveq	r0, r3
 800a996:	30f0      	adds	r0, #240	; 0xf0
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	20000010 	.word	0x20000010
 800a9a0:	20000444 	.word	0x20000444

0800a9a4 <__retarget_lock_acquire_recursive>:
 800a9a4:	4770      	bx	lr

0800a9a6 <__retarget_lock_release_recursive>:
 800a9a6:	4770      	bx	lr

0800a9a8 <_malloc_r>:
 800a9a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ac:	f101 050b 	add.w	r5, r1, #11
 800a9b0:	2d16      	cmp	r5, #22
 800a9b2:	4606      	mov	r6, r0
 800a9b4:	d906      	bls.n	800a9c4 <_malloc_r+0x1c>
 800a9b6:	f035 0507 	bics.w	r5, r5, #7
 800a9ba:	d504      	bpl.n	800a9c6 <_malloc_r+0x1e>
 800a9bc:	230c      	movs	r3, #12
 800a9be:	6033      	str	r3, [r6, #0]
 800a9c0:	2400      	movs	r4, #0
 800a9c2:	e1a8      	b.n	800ad16 <_malloc_r+0x36e>
 800a9c4:	2510      	movs	r5, #16
 800a9c6:	428d      	cmp	r5, r1
 800a9c8:	d3f8      	bcc.n	800a9bc <_malloc_r+0x14>
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	f000 fa40 	bl	800ae50 <__malloc_lock>
 800a9d0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800a9d4:	4fc0      	ldr	r7, [pc, #768]	; (800acd8 <_malloc_r+0x330>)
 800a9d6:	d238      	bcs.n	800aa4a <_malloc_r+0xa2>
 800a9d8:	f105 0208 	add.w	r2, r5, #8
 800a9dc:	443a      	add	r2, r7
 800a9de:	f1a2 0108 	sub.w	r1, r2, #8
 800a9e2:	6854      	ldr	r4, [r2, #4]
 800a9e4:	428c      	cmp	r4, r1
 800a9e6:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800a9ea:	d102      	bne.n	800a9f2 <_malloc_r+0x4a>
 800a9ec:	68d4      	ldr	r4, [r2, #12]
 800a9ee:	42a2      	cmp	r2, r4
 800a9f0:	d010      	beq.n	800aa14 <_malloc_r+0x6c>
 800a9f2:	6863      	ldr	r3, [r4, #4]
 800a9f4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800a9f8:	f023 0303 	bic.w	r3, r3, #3
 800a9fc:	60ca      	str	r2, [r1, #12]
 800a9fe:	4423      	add	r3, r4
 800aa00:	6091      	str	r1, [r2, #8]
 800aa02:	685a      	ldr	r2, [r3, #4]
 800aa04:	f042 0201 	orr.w	r2, r2, #1
 800aa08:	605a      	str	r2, [r3, #4]
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f000 fa26 	bl	800ae5c <__malloc_unlock>
 800aa10:	3408      	adds	r4, #8
 800aa12:	e180      	b.n	800ad16 <_malloc_r+0x36e>
 800aa14:	3302      	adds	r3, #2
 800aa16:	4ab1      	ldr	r2, [pc, #708]	; (800acdc <_malloc_r+0x334>)
 800aa18:	693c      	ldr	r4, [r7, #16]
 800aa1a:	4294      	cmp	r4, r2
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	d075      	beq.n	800ab0c <_malloc_r+0x164>
 800aa20:	6860      	ldr	r0, [r4, #4]
 800aa22:	f020 0c03 	bic.w	ip, r0, #3
 800aa26:	ebac 0005 	sub.w	r0, ip, r5
 800aa2a:	280f      	cmp	r0, #15
 800aa2c:	dd48      	ble.n	800aac0 <_malloc_r+0x118>
 800aa2e:	1963      	adds	r3, r4, r5
 800aa30:	f045 0501 	orr.w	r5, r5, #1
 800aa34:	6065      	str	r5, [r4, #4]
 800aa36:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800aa3a:	e9c3 2202 	strd	r2, r2, [r3, #8]
 800aa3e:	f040 0201 	orr.w	r2, r0, #1
 800aa42:	605a      	str	r2, [r3, #4]
 800aa44:	f844 000c 	str.w	r0, [r4, ip]
 800aa48:	e7df      	b.n	800aa0a <_malloc_r+0x62>
 800aa4a:	0a6b      	lsrs	r3, r5, #9
 800aa4c:	d02a      	beq.n	800aaa4 <_malloc_r+0xfc>
 800aa4e:	2b04      	cmp	r3, #4
 800aa50:	d812      	bhi.n	800aa78 <_malloc_r+0xd0>
 800aa52:	09ab      	lsrs	r3, r5, #6
 800aa54:	3338      	adds	r3, #56	; 0x38
 800aa56:	1c5a      	adds	r2, r3, #1
 800aa58:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800aa5c:	f1a2 0c08 	sub.w	ip, r2, #8
 800aa60:	6854      	ldr	r4, [r2, #4]
 800aa62:	4564      	cmp	r4, ip
 800aa64:	d006      	beq.n	800aa74 <_malloc_r+0xcc>
 800aa66:	6862      	ldr	r2, [r4, #4]
 800aa68:	f022 0203 	bic.w	r2, r2, #3
 800aa6c:	1b50      	subs	r0, r2, r5
 800aa6e:	280f      	cmp	r0, #15
 800aa70:	dd1c      	ble.n	800aaac <_malloc_r+0x104>
 800aa72:	3b01      	subs	r3, #1
 800aa74:	3301      	adds	r3, #1
 800aa76:	e7ce      	b.n	800aa16 <_malloc_r+0x6e>
 800aa78:	2b14      	cmp	r3, #20
 800aa7a:	d801      	bhi.n	800aa80 <_malloc_r+0xd8>
 800aa7c:	335b      	adds	r3, #91	; 0x5b
 800aa7e:	e7ea      	b.n	800aa56 <_malloc_r+0xae>
 800aa80:	2b54      	cmp	r3, #84	; 0x54
 800aa82:	d802      	bhi.n	800aa8a <_malloc_r+0xe2>
 800aa84:	0b2b      	lsrs	r3, r5, #12
 800aa86:	336e      	adds	r3, #110	; 0x6e
 800aa88:	e7e5      	b.n	800aa56 <_malloc_r+0xae>
 800aa8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800aa8e:	d802      	bhi.n	800aa96 <_malloc_r+0xee>
 800aa90:	0beb      	lsrs	r3, r5, #15
 800aa92:	3377      	adds	r3, #119	; 0x77
 800aa94:	e7df      	b.n	800aa56 <_malloc_r+0xae>
 800aa96:	f240 5254 	movw	r2, #1364	; 0x554
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d804      	bhi.n	800aaa8 <_malloc_r+0x100>
 800aa9e:	0cab      	lsrs	r3, r5, #18
 800aaa0:	337c      	adds	r3, #124	; 0x7c
 800aaa2:	e7d8      	b.n	800aa56 <_malloc_r+0xae>
 800aaa4:	233f      	movs	r3, #63	; 0x3f
 800aaa6:	e7d6      	b.n	800aa56 <_malloc_r+0xae>
 800aaa8:	237e      	movs	r3, #126	; 0x7e
 800aaaa:	e7d4      	b.n	800aa56 <_malloc_r+0xae>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	68e1      	ldr	r1, [r4, #12]
 800aab0:	db04      	blt.n	800aabc <_malloc_r+0x114>
 800aab2:	68a3      	ldr	r3, [r4, #8]
 800aab4:	60d9      	str	r1, [r3, #12]
 800aab6:	608b      	str	r3, [r1, #8]
 800aab8:	18a3      	adds	r3, r4, r2
 800aaba:	e7a2      	b.n	800aa02 <_malloc_r+0x5a>
 800aabc:	460c      	mov	r4, r1
 800aabe:	e7d0      	b.n	800aa62 <_malloc_r+0xba>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	e9c7 2204 	strd	r2, r2, [r7, #16]
 800aac6:	db07      	blt.n	800aad8 <_malloc_r+0x130>
 800aac8:	44a4      	add	ip, r4
 800aaca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800aace:	f043 0301 	orr.w	r3, r3, #1
 800aad2:	f8cc 3004 	str.w	r3, [ip, #4]
 800aad6:	e798      	b.n	800aa0a <_malloc_r+0x62>
 800aad8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f080 8099 	bcs.w	800ac14 <_malloc_r+0x26c>
 800aae2:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800aae6:	ea4f 0eac 	mov.w	lr, ip, asr #2
 800aaea:	2201      	movs	r2, #1
 800aaec:	f10c 0c01 	add.w	ip, ip, #1
 800aaf0:	fa02 f20e 	lsl.w	r2, r2, lr
 800aaf4:	4310      	orrs	r0, r2
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 800aafc:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 800ab00:	3a08      	subs	r2, #8
 800ab02:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800ab06:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800ab0a:	60c4      	str	r4, [r0, #12]
 800ab0c:	2001      	movs	r0, #1
 800ab0e:	109a      	asrs	r2, r3, #2
 800ab10:	fa00 f202 	lsl.w	r2, r0, r2
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	4290      	cmp	r0, r2
 800ab18:	d326      	bcc.n	800ab68 <_malloc_r+0x1c0>
 800ab1a:	4210      	tst	r0, r2
 800ab1c:	d106      	bne.n	800ab2c <_malloc_r+0x184>
 800ab1e:	f023 0303 	bic.w	r3, r3, #3
 800ab22:	0052      	lsls	r2, r2, #1
 800ab24:	4210      	tst	r0, r2
 800ab26:	f103 0304 	add.w	r3, r3, #4
 800ab2a:	d0fa      	beq.n	800ab22 <_malloc_r+0x17a>
 800ab2c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 800ab30:	46e1      	mov	r9, ip
 800ab32:	4698      	mov	r8, r3
 800ab34:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800ab38:	454c      	cmp	r4, r9
 800ab3a:	f040 80af 	bne.w	800ac9c <_malloc_r+0x2f4>
 800ab3e:	f108 0801 	add.w	r8, r8, #1
 800ab42:	f018 0f03 	tst.w	r8, #3
 800ab46:	f109 0908 	add.w	r9, r9, #8
 800ab4a:	d1f3      	bne.n	800ab34 <_malloc_r+0x18c>
 800ab4c:	0798      	lsls	r0, r3, #30
 800ab4e:	f040 80e8 	bne.w	800ad22 <_malloc_r+0x37a>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	ea23 0302 	bic.w	r3, r3, r2
 800ab58:	607b      	str	r3, [r7, #4]
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	0052      	lsls	r2, r2, #1
 800ab5e:	4290      	cmp	r0, r2
 800ab60:	d302      	bcc.n	800ab68 <_malloc_r+0x1c0>
 800ab62:	2a00      	cmp	r2, #0
 800ab64:	f040 80ec 	bne.w	800ad40 <_malloc_r+0x398>
 800ab68:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800ab6c:	f8da 4004 	ldr.w	r4, [sl, #4]
 800ab70:	f024 0203 	bic.w	r2, r4, #3
 800ab74:	42aa      	cmp	r2, r5
 800ab76:	d303      	bcc.n	800ab80 <_malloc_r+0x1d8>
 800ab78:	1b53      	subs	r3, r2, r5
 800ab7a:	2b0f      	cmp	r3, #15
 800ab7c:	f300 8140 	bgt.w	800ae00 <_malloc_r+0x458>
 800ab80:	4b57      	ldr	r3, [pc, #348]	; (800ace0 <_malloc_r+0x338>)
 800ab82:	9200      	str	r2, [sp, #0]
 800ab84:	2008      	movs	r0, #8
 800ab86:	681c      	ldr	r4, [r3, #0]
 800ab88:	f000 fe27 	bl	800b7da <sysconf>
 800ab8c:	4b55      	ldr	r3, [pc, #340]	; (800ace4 <_malloc_r+0x33c>)
 800ab8e:	9a00      	ldr	r2, [sp, #0]
 800ab90:	6819      	ldr	r1, [r3, #0]
 800ab92:	3410      	adds	r4, #16
 800ab94:	3101      	adds	r1, #1
 800ab96:	442c      	add	r4, r5
 800ab98:	bf1f      	itttt	ne
 800ab9a:	f104 34ff 	addne.w	r4, r4, #4294967295
 800ab9e:	1824      	addne	r4, r4, r0
 800aba0:	4241      	negne	r1, r0
 800aba2:	400c      	andne	r4, r1
 800aba4:	4680      	mov	r8, r0
 800aba6:	4621      	mov	r1, r4
 800aba8:	4630      	mov	r0, r6
 800abaa:	e9cd 2300 	strd	r2, r3, [sp]
 800abae:	f000 fd65 	bl	800b67c <_sbrk_r>
 800abb2:	f1b0 3fff 	cmp.w	r0, #4294967295
 800abb6:	4683      	mov	fp, r0
 800abb8:	f000 80fb 	beq.w	800adb2 <_malloc_r+0x40a>
 800abbc:	9a00      	ldr	r2, [sp, #0]
 800abbe:	9b01      	ldr	r3, [sp, #4]
 800abc0:	eb0a 0102 	add.w	r1, sl, r2
 800abc4:	4281      	cmp	r1, r0
 800abc6:	d902      	bls.n	800abce <_malloc_r+0x226>
 800abc8:	45ba      	cmp	sl, r7
 800abca:	f040 80f2 	bne.w	800adb2 <_malloc_r+0x40a>
 800abce:	f8df 9120 	ldr.w	r9, [pc, #288]	; 800acf0 <_malloc_r+0x348>
 800abd2:	f8d9 0000 	ldr.w	r0, [r9]
 800abd6:	4559      	cmp	r1, fp
 800abd8:	eb00 0e04 	add.w	lr, r0, r4
 800abdc:	f8c9 e000 	str.w	lr, [r9]
 800abe0:	f108 3cff 	add.w	ip, r8, #4294967295
 800abe4:	f040 80ae 	bne.w	800ad44 <_malloc_r+0x39c>
 800abe8:	ea11 0f0c 	tst.w	r1, ip
 800abec:	f040 80aa 	bne.w	800ad44 <_malloc_r+0x39c>
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	4414      	add	r4, r2
 800abf4:	f044 0401 	orr.w	r4, r4, #1
 800abf8:	605c      	str	r4, [r3, #4]
 800abfa:	4a3b      	ldr	r2, [pc, #236]	; (800ace8 <_malloc_r+0x340>)
 800abfc:	f8d9 3000 	ldr.w	r3, [r9]
 800ac00:	6811      	ldr	r1, [r2, #0]
 800ac02:	428b      	cmp	r3, r1
 800ac04:	bf88      	it	hi
 800ac06:	6013      	strhi	r3, [r2, #0]
 800ac08:	4a38      	ldr	r2, [pc, #224]	; (800acec <_malloc_r+0x344>)
 800ac0a:	6811      	ldr	r1, [r2, #0]
 800ac0c:	428b      	cmp	r3, r1
 800ac0e:	bf88      	it	hi
 800ac10:	6013      	strhi	r3, [r2, #0]
 800ac12:	e0ce      	b.n	800adb2 <_malloc_r+0x40a>
 800ac14:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800ac18:	2a04      	cmp	r2, #4
 800ac1a:	d818      	bhi.n	800ac4e <_malloc_r+0x2a6>
 800ac1c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800ac20:	3238      	adds	r2, #56	; 0x38
 800ac22:	f102 0e01 	add.w	lr, r2, #1
 800ac26:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 800ac2a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800ac2e:	45f0      	cmp	r8, lr
 800ac30:	d12b      	bne.n	800ac8a <_malloc_r+0x2e2>
 800ac32:	1092      	asrs	r2, r2, #2
 800ac34:	f04f 0c01 	mov.w	ip, #1
 800ac38:	fa0c f202 	lsl.w	r2, ip, r2
 800ac3c:	4310      	orrs	r0, r2
 800ac3e:	6078      	str	r0, [r7, #4]
 800ac40:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800ac44:	f8c8 4008 	str.w	r4, [r8, #8]
 800ac48:	f8ce 400c 	str.w	r4, [lr, #12]
 800ac4c:	e75e      	b.n	800ab0c <_malloc_r+0x164>
 800ac4e:	2a14      	cmp	r2, #20
 800ac50:	d801      	bhi.n	800ac56 <_malloc_r+0x2ae>
 800ac52:	325b      	adds	r2, #91	; 0x5b
 800ac54:	e7e5      	b.n	800ac22 <_malloc_r+0x27a>
 800ac56:	2a54      	cmp	r2, #84	; 0x54
 800ac58:	d803      	bhi.n	800ac62 <_malloc_r+0x2ba>
 800ac5a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800ac5e:	326e      	adds	r2, #110	; 0x6e
 800ac60:	e7df      	b.n	800ac22 <_malloc_r+0x27a>
 800ac62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800ac66:	d803      	bhi.n	800ac70 <_malloc_r+0x2c8>
 800ac68:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800ac6c:	3277      	adds	r2, #119	; 0x77
 800ac6e:	e7d8      	b.n	800ac22 <_malloc_r+0x27a>
 800ac70:	f240 5e54 	movw	lr, #1364	; 0x554
 800ac74:	4572      	cmp	r2, lr
 800ac76:	bf9a      	itte	ls
 800ac78:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800ac7c:	327c      	addls	r2, #124	; 0x7c
 800ac7e:	227e      	movhi	r2, #126	; 0x7e
 800ac80:	e7cf      	b.n	800ac22 <_malloc_r+0x27a>
 800ac82:	f8de e008 	ldr.w	lr, [lr, #8]
 800ac86:	45f0      	cmp	r8, lr
 800ac88:	d005      	beq.n	800ac96 <_malloc_r+0x2ee>
 800ac8a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800ac8e:	f022 0203 	bic.w	r2, r2, #3
 800ac92:	4562      	cmp	r2, ip
 800ac94:	d8f5      	bhi.n	800ac82 <_malloc_r+0x2da>
 800ac96:	f8de 800c 	ldr.w	r8, [lr, #12]
 800ac9a:	e7d1      	b.n	800ac40 <_malloc_r+0x298>
 800ac9c:	6860      	ldr	r0, [r4, #4]
 800ac9e:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800aca2:	f020 0003 	bic.w	r0, r0, #3
 800aca6:	eba0 0a05 	sub.w	sl, r0, r5
 800acaa:	f1ba 0f0f 	cmp.w	sl, #15
 800acae:	dd21      	ble.n	800acf4 <_malloc_r+0x34c>
 800acb0:	68a2      	ldr	r2, [r4, #8]
 800acb2:	1963      	adds	r3, r4, r5
 800acb4:	f045 0501 	orr.w	r5, r5, #1
 800acb8:	6065      	str	r5, [r4, #4]
 800acba:	f8c2 e00c 	str.w	lr, [r2, #12]
 800acbe:	f8ce 2008 	str.w	r2, [lr, #8]
 800acc2:	f04a 0201 	orr.w	r2, sl, #1
 800acc6:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800acca:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800acce:	605a      	str	r2, [r3, #4]
 800acd0:	f844 a000 	str.w	sl, [r4, r0]
 800acd4:	e699      	b.n	800aa0a <_malloc_r+0x62>
 800acd6:	bf00      	nop
 800acd8:	200005b0 	.word	0x200005b0
 800acdc:	200005b8 	.word	0x200005b8
 800ace0:	20000a14 	.word	0x20000a14
 800ace4:	200009b8 	.word	0x200009b8
 800ace8:	20000a0c 	.word	0x20000a0c
 800acec:	20000a10 	.word	0x20000a10
 800acf0:	200009e4 	.word	0x200009e4
 800acf4:	f1ba 0f00 	cmp.w	sl, #0
 800acf8:	db11      	blt.n	800ad1e <_malloc_r+0x376>
 800acfa:	4420      	add	r0, r4
 800acfc:	6843      	ldr	r3, [r0, #4]
 800acfe:	f043 0301 	orr.w	r3, r3, #1
 800ad02:	6043      	str	r3, [r0, #4]
 800ad04:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800ad08:	4630      	mov	r0, r6
 800ad0a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800ad0e:	f8ce 3008 	str.w	r3, [lr, #8]
 800ad12:	f000 f8a3 	bl	800ae5c <__malloc_unlock>
 800ad16:	4620      	mov	r0, r4
 800ad18:	b003      	add	sp, #12
 800ad1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1e:	4674      	mov	r4, lr
 800ad20:	e70a      	b.n	800ab38 <_malloc_r+0x190>
 800ad22:	f1ac 0008 	sub.w	r0, ip, #8
 800ad26:	f8dc c000 	ldr.w	ip, [ip]
 800ad2a:	4584      	cmp	ip, r0
 800ad2c:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad30:	f43f af0c 	beq.w	800ab4c <_malloc_r+0x1a4>
 800ad34:	e711      	b.n	800ab5a <_malloc_r+0x1b2>
 800ad36:	3304      	adds	r3, #4
 800ad38:	0052      	lsls	r2, r2, #1
 800ad3a:	4210      	tst	r0, r2
 800ad3c:	d0fb      	beq.n	800ad36 <_malloc_r+0x38e>
 800ad3e:	e6f5      	b.n	800ab2c <_malloc_r+0x184>
 800ad40:	4643      	mov	r3, r8
 800ad42:	e7fa      	b.n	800ad3a <_malloc_r+0x392>
 800ad44:	6818      	ldr	r0, [r3, #0]
 800ad46:	9200      	str	r2, [sp, #0]
 800ad48:	3001      	adds	r0, #1
 800ad4a:	bf1b      	ittet	ne
 800ad4c:	ebab 0101 	subne.w	r1, fp, r1
 800ad50:	4471      	addne	r1, lr
 800ad52:	f8c3 b000 	streq.w	fp, [r3]
 800ad56:	f8c9 1000 	strne.w	r1, [r9]
 800ad5a:	f01b 0307 	ands.w	r3, fp, #7
 800ad5e:	bf1c      	itt	ne
 800ad60:	f1c3 0308 	rsbne	r3, r3, #8
 800ad64:	449b      	addne	fp, r3
 800ad66:	445c      	add	r4, fp
 800ad68:	4498      	add	r8, r3
 800ad6a:	ea04 030c 	and.w	r3, r4, ip
 800ad6e:	eba8 0803 	sub.w	r8, r8, r3
 800ad72:	4641      	mov	r1, r8
 800ad74:	4630      	mov	r0, r6
 800ad76:	f000 fc81 	bl	800b67c <_sbrk_r>
 800ad7a:	1c43      	adds	r3, r0, #1
 800ad7c:	bf04      	itt	eq
 800ad7e:	4658      	moveq	r0, fp
 800ad80:	f04f 0800 	moveq.w	r8, #0
 800ad84:	f8d9 3000 	ldr.w	r3, [r9]
 800ad88:	f8c7 b008 	str.w	fp, [r7, #8]
 800ad8c:	eba0 000b 	sub.w	r0, r0, fp
 800ad90:	4440      	add	r0, r8
 800ad92:	4443      	add	r3, r8
 800ad94:	f040 0001 	orr.w	r0, r0, #1
 800ad98:	45ba      	cmp	sl, r7
 800ad9a:	9a00      	ldr	r2, [sp, #0]
 800ad9c:	f8c9 3000 	str.w	r3, [r9]
 800ada0:	f8cb 0004 	str.w	r0, [fp, #4]
 800ada4:	f43f af29 	beq.w	800abfa <_malloc_r+0x252>
 800ada8:	2a0f      	cmp	r2, #15
 800adaa:	d810      	bhi.n	800adce <_malloc_r+0x426>
 800adac:	2301      	movs	r3, #1
 800adae:	f8cb 3004 	str.w	r3, [fp, #4]
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	685a      	ldr	r2, [r3, #4]
 800adb6:	f022 0203 	bic.w	r2, r2, #3
 800adba:	42aa      	cmp	r2, r5
 800adbc:	eba2 0305 	sub.w	r3, r2, r5
 800adc0:	d301      	bcc.n	800adc6 <_malloc_r+0x41e>
 800adc2:	2b0f      	cmp	r3, #15
 800adc4:	dc1c      	bgt.n	800ae00 <_malloc_r+0x458>
 800adc6:	4630      	mov	r0, r6
 800adc8:	f000 f848 	bl	800ae5c <__malloc_unlock>
 800adcc:	e5f8      	b.n	800a9c0 <_malloc_r+0x18>
 800adce:	f8da 3004 	ldr.w	r3, [sl, #4]
 800add2:	f1a2 040c 	sub.w	r4, r2, #12
 800add6:	f024 0407 	bic.w	r4, r4, #7
 800adda:	f003 0301 	and.w	r3, r3, #1
 800adde:	4323      	orrs	r3, r4
 800ade0:	f8ca 3004 	str.w	r3, [sl, #4]
 800ade4:	2205      	movs	r2, #5
 800ade6:	eb0a 0304 	add.w	r3, sl, r4
 800adea:	2c0f      	cmp	r4, #15
 800adec:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800adf0:	f67f af03 	bls.w	800abfa <_malloc_r+0x252>
 800adf4:	f10a 0108 	add.w	r1, sl, #8
 800adf8:	4630      	mov	r0, r6
 800adfa:	f7ff f9dd 	bl	800a1b8 <_free_r>
 800adfe:	e6fc      	b.n	800abfa <_malloc_r+0x252>
 800ae00:	68bc      	ldr	r4, [r7, #8]
 800ae02:	f045 0201 	orr.w	r2, r5, #1
 800ae06:	4425      	add	r5, r4
 800ae08:	f043 0301 	orr.w	r3, r3, #1
 800ae0c:	6062      	str	r2, [r4, #4]
 800ae0e:	60bd      	str	r5, [r7, #8]
 800ae10:	606b      	str	r3, [r5, #4]
 800ae12:	e5fa      	b.n	800aa0a <_malloc_r+0x62>

0800ae14 <__ascii_mbtowc>:
 800ae14:	b082      	sub	sp, #8
 800ae16:	b901      	cbnz	r1, 800ae1a <__ascii_mbtowc+0x6>
 800ae18:	a901      	add	r1, sp, #4
 800ae1a:	b142      	cbz	r2, 800ae2e <__ascii_mbtowc+0x1a>
 800ae1c:	b14b      	cbz	r3, 800ae32 <__ascii_mbtowc+0x1e>
 800ae1e:	7813      	ldrb	r3, [r2, #0]
 800ae20:	600b      	str	r3, [r1, #0]
 800ae22:	7812      	ldrb	r2, [r2, #0]
 800ae24:	1c10      	adds	r0, r2, #0
 800ae26:	bf18      	it	ne
 800ae28:	2001      	movne	r0, #1
 800ae2a:	b002      	add	sp, #8
 800ae2c:	4770      	bx	lr
 800ae2e:	4610      	mov	r0, r2
 800ae30:	e7fb      	b.n	800ae2a <__ascii_mbtowc+0x16>
 800ae32:	f06f 0001 	mvn.w	r0, #1
 800ae36:	e7f8      	b.n	800ae2a <__ascii_mbtowc+0x16>

0800ae38 <memcpy>:
 800ae38:	b510      	push	{r4, lr}
 800ae3a:	1e43      	subs	r3, r0, #1
 800ae3c:	440a      	add	r2, r1
 800ae3e:	4291      	cmp	r1, r2
 800ae40:	d100      	bne.n	800ae44 <memcpy+0xc>
 800ae42:	bd10      	pop	{r4, pc}
 800ae44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae4c:	e7f7      	b.n	800ae3e <memcpy+0x6>
	...

0800ae50 <__malloc_lock>:
 800ae50:	4801      	ldr	r0, [pc, #4]	; (800ae58 <__malloc_lock+0x8>)
 800ae52:	f7ff bda7 	b.w	800a9a4 <__retarget_lock_acquire_recursive>
 800ae56:	bf00      	nop
 800ae58:	20000f84 	.word	0x20000f84

0800ae5c <__malloc_unlock>:
 800ae5c:	4801      	ldr	r0, [pc, #4]	; (800ae64 <__malloc_unlock+0x8>)
 800ae5e:	f7ff bda2 	b.w	800a9a6 <__retarget_lock_release_recursive>
 800ae62:	bf00      	nop
 800ae64:	20000f84 	.word	0x20000f84

0800ae68 <_Balloc>:
 800ae68:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800ae6a:	b570      	push	{r4, r5, r6, lr}
 800ae6c:	4605      	mov	r5, r0
 800ae6e:	460c      	mov	r4, r1
 800ae70:	b17b      	cbz	r3, 800ae92 <_Balloc+0x2a>
 800ae72:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800ae74:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ae78:	b9a0      	cbnz	r0, 800aea4 <_Balloc+0x3c>
 800ae7a:	2101      	movs	r1, #1
 800ae7c:	fa01 f604 	lsl.w	r6, r1, r4
 800ae80:	1d72      	adds	r2, r6, #5
 800ae82:	0092      	lsls	r2, r2, #2
 800ae84:	4628      	mov	r0, r5
 800ae86:	f000 fd19 	bl	800b8bc <_calloc_r>
 800ae8a:	b148      	cbz	r0, 800aea0 <_Balloc+0x38>
 800ae8c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800ae90:	e00b      	b.n	800aeaa <_Balloc+0x42>
 800ae92:	2221      	movs	r2, #33	; 0x21
 800ae94:	2104      	movs	r1, #4
 800ae96:	f000 fd11 	bl	800b8bc <_calloc_r>
 800ae9a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	d1e8      	bne.n	800ae72 <_Balloc+0xa>
 800aea0:	2000      	movs	r0, #0
 800aea2:	bd70      	pop	{r4, r5, r6, pc}
 800aea4:	6802      	ldr	r2, [r0, #0]
 800aea6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800aeaa:	2300      	movs	r3, #0
 800aeac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aeb0:	e7f7      	b.n	800aea2 <_Balloc+0x3a>

0800aeb2 <_Bfree>:
 800aeb2:	b131      	cbz	r1, 800aec2 <_Bfree+0x10>
 800aeb4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aeb6:	684a      	ldr	r2, [r1, #4]
 800aeb8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800aebc:	6008      	str	r0, [r1, #0]
 800aebe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aec2:	4770      	bx	lr

0800aec4 <__multadd>:
 800aec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aec8:	690d      	ldr	r5, [r1, #16]
 800aeca:	461f      	mov	r7, r3
 800aecc:	4606      	mov	r6, r0
 800aece:	460c      	mov	r4, r1
 800aed0:	f101 0c14 	add.w	ip, r1, #20
 800aed4:	2300      	movs	r3, #0
 800aed6:	f8dc 0000 	ldr.w	r0, [ip]
 800aeda:	b281      	uxth	r1, r0
 800aedc:	fb02 7101 	mla	r1, r2, r1, r7
 800aee0:	0c0f      	lsrs	r7, r1, #16
 800aee2:	0c00      	lsrs	r0, r0, #16
 800aee4:	fb02 7000 	mla	r0, r2, r0, r7
 800aee8:	b289      	uxth	r1, r1
 800aeea:	3301      	adds	r3, #1
 800aeec:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800aef0:	429d      	cmp	r5, r3
 800aef2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800aef6:	f84c 1b04 	str.w	r1, [ip], #4
 800aefa:	dcec      	bgt.n	800aed6 <__multadd+0x12>
 800aefc:	b1d7      	cbz	r7, 800af34 <__multadd+0x70>
 800aefe:	68a3      	ldr	r3, [r4, #8]
 800af00:	42ab      	cmp	r3, r5
 800af02:	dc12      	bgt.n	800af2a <__multadd+0x66>
 800af04:	6861      	ldr	r1, [r4, #4]
 800af06:	4630      	mov	r0, r6
 800af08:	3101      	adds	r1, #1
 800af0a:	f7ff ffad 	bl	800ae68 <_Balloc>
 800af0e:	6922      	ldr	r2, [r4, #16]
 800af10:	3202      	adds	r2, #2
 800af12:	f104 010c 	add.w	r1, r4, #12
 800af16:	4680      	mov	r8, r0
 800af18:	0092      	lsls	r2, r2, #2
 800af1a:	300c      	adds	r0, #12
 800af1c:	f7ff ff8c 	bl	800ae38 <memcpy>
 800af20:	4621      	mov	r1, r4
 800af22:	4630      	mov	r0, r6
 800af24:	f7ff ffc5 	bl	800aeb2 <_Bfree>
 800af28:	4644      	mov	r4, r8
 800af2a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af2e:	3501      	adds	r5, #1
 800af30:	615f      	str	r7, [r3, #20]
 800af32:	6125      	str	r5, [r4, #16]
 800af34:	4620      	mov	r0, r4
 800af36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800af3a <__s2b>:
 800af3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af3e:	460c      	mov	r4, r1
 800af40:	4615      	mov	r5, r2
 800af42:	461f      	mov	r7, r3
 800af44:	2209      	movs	r2, #9
 800af46:	3308      	adds	r3, #8
 800af48:	4606      	mov	r6, r0
 800af4a:	fb93 f3f2 	sdiv	r3, r3, r2
 800af4e:	2100      	movs	r1, #0
 800af50:	2201      	movs	r2, #1
 800af52:	429a      	cmp	r2, r3
 800af54:	db20      	blt.n	800af98 <__s2b+0x5e>
 800af56:	4630      	mov	r0, r6
 800af58:	f7ff ff86 	bl	800ae68 <_Balloc>
 800af5c:	9b08      	ldr	r3, [sp, #32]
 800af5e:	6143      	str	r3, [r0, #20]
 800af60:	2d09      	cmp	r5, #9
 800af62:	f04f 0301 	mov.w	r3, #1
 800af66:	6103      	str	r3, [r0, #16]
 800af68:	dd19      	ble.n	800af9e <__s2b+0x64>
 800af6a:	f104 0809 	add.w	r8, r4, #9
 800af6e:	46c1      	mov	r9, r8
 800af70:	442c      	add	r4, r5
 800af72:	f819 3b01 	ldrb.w	r3, [r9], #1
 800af76:	4601      	mov	r1, r0
 800af78:	3b30      	subs	r3, #48	; 0x30
 800af7a:	220a      	movs	r2, #10
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7ff ffa1 	bl	800aec4 <__multadd>
 800af82:	45a1      	cmp	r9, r4
 800af84:	d1f5      	bne.n	800af72 <__s2b+0x38>
 800af86:	eb08 0405 	add.w	r4, r8, r5
 800af8a:	3c08      	subs	r4, #8
 800af8c:	1b2d      	subs	r5, r5, r4
 800af8e:	1963      	adds	r3, r4, r5
 800af90:	42bb      	cmp	r3, r7
 800af92:	db07      	blt.n	800afa4 <__s2b+0x6a>
 800af94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af98:	0052      	lsls	r2, r2, #1
 800af9a:	3101      	adds	r1, #1
 800af9c:	e7d9      	b.n	800af52 <__s2b+0x18>
 800af9e:	340a      	adds	r4, #10
 800afa0:	2509      	movs	r5, #9
 800afa2:	e7f3      	b.n	800af8c <__s2b+0x52>
 800afa4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800afa8:	4601      	mov	r1, r0
 800afaa:	3b30      	subs	r3, #48	; 0x30
 800afac:	220a      	movs	r2, #10
 800afae:	4630      	mov	r0, r6
 800afb0:	f7ff ff88 	bl	800aec4 <__multadd>
 800afb4:	e7eb      	b.n	800af8e <__s2b+0x54>

0800afb6 <__hi0bits>:
 800afb6:	0c02      	lsrs	r2, r0, #16
 800afb8:	0412      	lsls	r2, r2, #16
 800afba:	4603      	mov	r3, r0
 800afbc:	b9b2      	cbnz	r2, 800afec <__hi0bits+0x36>
 800afbe:	0403      	lsls	r3, r0, #16
 800afc0:	2010      	movs	r0, #16
 800afc2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800afc6:	bf04      	itt	eq
 800afc8:	021b      	lsleq	r3, r3, #8
 800afca:	3008      	addeq	r0, #8
 800afcc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800afd0:	bf04      	itt	eq
 800afd2:	011b      	lsleq	r3, r3, #4
 800afd4:	3004      	addeq	r0, #4
 800afd6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800afda:	bf04      	itt	eq
 800afdc:	009b      	lsleq	r3, r3, #2
 800afde:	3002      	addeq	r0, #2
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	db06      	blt.n	800aff2 <__hi0bits+0x3c>
 800afe4:	005b      	lsls	r3, r3, #1
 800afe6:	d503      	bpl.n	800aff0 <__hi0bits+0x3a>
 800afe8:	3001      	adds	r0, #1
 800afea:	4770      	bx	lr
 800afec:	2000      	movs	r0, #0
 800afee:	e7e8      	b.n	800afc2 <__hi0bits+0xc>
 800aff0:	2020      	movs	r0, #32
 800aff2:	4770      	bx	lr

0800aff4 <__lo0bits>:
 800aff4:	6803      	ldr	r3, [r0, #0]
 800aff6:	f013 0207 	ands.w	r2, r3, #7
 800affa:	4601      	mov	r1, r0
 800affc:	d00b      	beq.n	800b016 <__lo0bits+0x22>
 800affe:	07da      	lsls	r2, r3, #31
 800b000:	d423      	bmi.n	800b04a <__lo0bits+0x56>
 800b002:	0798      	lsls	r0, r3, #30
 800b004:	bf49      	itett	mi
 800b006:	085b      	lsrmi	r3, r3, #1
 800b008:	089b      	lsrpl	r3, r3, #2
 800b00a:	2001      	movmi	r0, #1
 800b00c:	600b      	strmi	r3, [r1, #0]
 800b00e:	bf5c      	itt	pl
 800b010:	600b      	strpl	r3, [r1, #0]
 800b012:	2002      	movpl	r0, #2
 800b014:	4770      	bx	lr
 800b016:	b298      	uxth	r0, r3
 800b018:	b9a8      	cbnz	r0, 800b046 <__lo0bits+0x52>
 800b01a:	0c1b      	lsrs	r3, r3, #16
 800b01c:	2010      	movs	r0, #16
 800b01e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b022:	bf04      	itt	eq
 800b024:	0a1b      	lsreq	r3, r3, #8
 800b026:	3008      	addeq	r0, #8
 800b028:	071a      	lsls	r2, r3, #28
 800b02a:	bf04      	itt	eq
 800b02c:	091b      	lsreq	r3, r3, #4
 800b02e:	3004      	addeq	r0, #4
 800b030:	079a      	lsls	r2, r3, #30
 800b032:	bf04      	itt	eq
 800b034:	089b      	lsreq	r3, r3, #2
 800b036:	3002      	addeq	r0, #2
 800b038:	07da      	lsls	r2, r3, #31
 800b03a:	d402      	bmi.n	800b042 <__lo0bits+0x4e>
 800b03c:	085b      	lsrs	r3, r3, #1
 800b03e:	d006      	beq.n	800b04e <__lo0bits+0x5a>
 800b040:	3001      	adds	r0, #1
 800b042:	600b      	str	r3, [r1, #0]
 800b044:	4770      	bx	lr
 800b046:	4610      	mov	r0, r2
 800b048:	e7e9      	b.n	800b01e <__lo0bits+0x2a>
 800b04a:	2000      	movs	r0, #0
 800b04c:	4770      	bx	lr
 800b04e:	2020      	movs	r0, #32
 800b050:	4770      	bx	lr

0800b052 <__i2b>:
 800b052:	b510      	push	{r4, lr}
 800b054:	460c      	mov	r4, r1
 800b056:	2101      	movs	r1, #1
 800b058:	f7ff ff06 	bl	800ae68 <_Balloc>
 800b05c:	2201      	movs	r2, #1
 800b05e:	6144      	str	r4, [r0, #20]
 800b060:	6102      	str	r2, [r0, #16]
 800b062:	bd10      	pop	{r4, pc}

0800b064 <__multiply>:
 800b064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b068:	4614      	mov	r4, r2
 800b06a:	690a      	ldr	r2, [r1, #16]
 800b06c:	6923      	ldr	r3, [r4, #16]
 800b06e:	429a      	cmp	r2, r3
 800b070:	bfb8      	it	lt
 800b072:	460b      	movlt	r3, r1
 800b074:	4688      	mov	r8, r1
 800b076:	bfbc      	itt	lt
 800b078:	46a0      	movlt	r8, r4
 800b07a:	461c      	movlt	r4, r3
 800b07c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b080:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b084:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b088:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b08c:	eb07 0609 	add.w	r6, r7, r9
 800b090:	42b3      	cmp	r3, r6
 800b092:	bfb8      	it	lt
 800b094:	3101      	addlt	r1, #1
 800b096:	f7ff fee7 	bl	800ae68 <_Balloc>
 800b09a:	f100 0514 	add.w	r5, r0, #20
 800b09e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b0a2:	462b      	mov	r3, r5
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	4573      	cmp	r3, lr
 800b0a8:	d316      	bcc.n	800b0d8 <__multiply+0x74>
 800b0aa:	f104 0214 	add.w	r2, r4, #20
 800b0ae:	f108 0114 	add.w	r1, r8, #20
 800b0b2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b0b6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b0ba:	9300      	str	r3, [sp, #0]
 800b0bc:	9b00      	ldr	r3, [sp, #0]
 800b0be:	9201      	str	r2, [sp, #4]
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d80c      	bhi.n	800b0de <__multiply+0x7a>
 800b0c4:	2e00      	cmp	r6, #0
 800b0c6:	dd03      	ble.n	800b0d0 <__multiply+0x6c>
 800b0c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d05d      	beq.n	800b18c <__multiply+0x128>
 800b0d0:	6106      	str	r6, [r0, #16]
 800b0d2:	b003      	add	sp, #12
 800b0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d8:	f843 2b04 	str.w	r2, [r3], #4
 800b0dc:	e7e3      	b.n	800b0a6 <__multiply+0x42>
 800b0de:	f8b2 b000 	ldrh.w	fp, [r2]
 800b0e2:	f1bb 0f00 	cmp.w	fp, #0
 800b0e6:	d023      	beq.n	800b130 <__multiply+0xcc>
 800b0e8:	4689      	mov	r9, r1
 800b0ea:	46ac      	mov	ip, r5
 800b0ec:	f04f 0800 	mov.w	r8, #0
 800b0f0:	f859 4b04 	ldr.w	r4, [r9], #4
 800b0f4:	f8dc a000 	ldr.w	sl, [ip]
 800b0f8:	b2a3      	uxth	r3, r4
 800b0fa:	fa1f fa8a 	uxth.w	sl, sl
 800b0fe:	fb0b a303 	mla	r3, fp, r3, sl
 800b102:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b106:	f8dc 4000 	ldr.w	r4, [ip]
 800b10a:	4443      	add	r3, r8
 800b10c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b110:	fb0b 840a 	mla	r4, fp, sl, r8
 800b114:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b118:	46e2      	mov	sl, ip
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b120:	454f      	cmp	r7, r9
 800b122:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b126:	f84a 3b04 	str.w	r3, [sl], #4
 800b12a:	d82b      	bhi.n	800b184 <__multiply+0x120>
 800b12c:	f8cc 8004 	str.w	r8, [ip, #4]
 800b130:	9b01      	ldr	r3, [sp, #4]
 800b132:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b136:	3204      	adds	r2, #4
 800b138:	f1ba 0f00 	cmp.w	sl, #0
 800b13c:	d020      	beq.n	800b180 <__multiply+0x11c>
 800b13e:	682b      	ldr	r3, [r5, #0]
 800b140:	4689      	mov	r9, r1
 800b142:	46a8      	mov	r8, r5
 800b144:	f04f 0b00 	mov.w	fp, #0
 800b148:	f8b9 c000 	ldrh.w	ip, [r9]
 800b14c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b150:	fb0a 440c 	mla	r4, sl, ip, r4
 800b154:	445c      	add	r4, fp
 800b156:	46c4      	mov	ip, r8
 800b158:	b29b      	uxth	r3, r3
 800b15a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b15e:	f84c 3b04 	str.w	r3, [ip], #4
 800b162:	f859 3b04 	ldr.w	r3, [r9], #4
 800b166:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b16a:	0c1b      	lsrs	r3, r3, #16
 800b16c:	fb0a b303 	mla	r3, sl, r3, fp
 800b170:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b174:	454f      	cmp	r7, r9
 800b176:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b17a:	d805      	bhi.n	800b188 <__multiply+0x124>
 800b17c:	f8c8 3004 	str.w	r3, [r8, #4]
 800b180:	3504      	adds	r5, #4
 800b182:	e79b      	b.n	800b0bc <__multiply+0x58>
 800b184:	46d4      	mov	ip, sl
 800b186:	e7b3      	b.n	800b0f0 <__multiply+0x8c>
 800b188:	46e0      	mov	r8, ip
 800b18a:	e7dd      	b.n	800b148 <__multiply+0xe4>
 800b18c:	3e01      	subs	r6, #1
 800b18e:	e799      	b.n	800b0c4 <__multiply+0x60>

0800b190 <__pow5mult>:
 800b190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b194:	4615      	mov	r5, r2
 800b196:	f012 0203 	ands.w	r2, r2, #3
 800b19a:	4606      	mov	r6, r0
 800b19c:	460f      	mov	r7, r1
 800b19e:	d007      	beq.n	800b1b0 <__pow5mult+0x20>
 800b1a0:	3a01      	subs	r2, #1
 800b1a2:	4c1a      	ldr	r4, [pc, #104]	; (800b20c <__pow5mult+0x7c>)
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1aa:	f7ff fe8b 	bl	800aec4 <__multadd>
 800b1ae:	4607      	mov	r7, r0
 800b1b0:	10ad      	asrs	r5, r5, #2
 800b1b2:	d027      	beq.n	800b204 <__pow5mult+0x74>
 800b1b4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800b1b6:	b944      	cbnz	r4, 800b1ca <__pow5mult+0x3a>
 800b1b8:	f240 2171 	movw	r1, #625	; 0x271
 800b1bc:	4630      	mov	r0, r6
 800b1be:	f7ff ff48 	bl	800b052 <__i2b>
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	64b0      	str	r0, [r6, #72]	; 0x48
 800b1c6:	4604      	mov	r4, r0
 800b1c8:	6003      	str	r3, [r0, #0]
 800b1ca:	f04f 0800 	mov.w	r8, #0
 800b1ce:	07eb      	lsls	r3, r5, #31
 800b1d0:	d50a      	bpl.n	800b1e8 <__pow5mult+0x58>
 800b1d2:	4639      	mov	r1, r7
 800b1d4:	4622      	mov	r2, r4
 800b1d6:	4630      	mov	r0, r6
 800b1d8:	f7ff ff44 	bl	800b064 <__multiply>
 800b1dc:	4639      	mov	r1, r7
 800b1de:	4681      	mov	r9, r0
 800b1e0:	4630      	mov	r0, r6
 800b1e2:	f7ff fe66 	bl	800aeb2 <_Bfree>
 800b1e6:	464f      	mov	r7, r9
 800b1e8:	106d      	asrs	r5, r5, #1
 800b1ea:	d00b      	beq.n	800b204 <__pow5mult+0x74>
 800b1ec:	6820      	ldr	r0, [r4, #0]
 800b1ee:	b938      	cbnz	r0, 800b200 <__pow5mult+0x70>
 800b1f0:	4622      	mov	r2, r4
 800b1f2:	4621      	mov	r1, r4
 800b1f4:	4630      	mov	r0, r6
 800b1f6:	f7ff ff35 	bl	800b064 <__multiply>
 800b1fa:	6020      	str	r0, [r4, #0]
 800b1fc:	f8c0 8000 	str.w	r8, [r0]
 800b200:	4604      	mov	r4, r0
 800b202:	e7e4      	b.n	800b1ce <__pow5mult+0x3e>
 800b204:	4638      	mov	r0, r7
 800b206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b20a:	bf00      	nop
 800b20c:	0800e7f0 	.word	0x0800e7f0

0800b210 <__lshift>:
 800b210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b214:	460c      	mov	r4, r1
 800b216:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b21a:	6923      	ldr	r3, [r4, #16]
 800b21c:	6849      	ldr	r1, [r1, #4]
 800b21e:	eb0a 0903 	add.w	r9, sl, r3
 800b222:	68a3      	ldr	r3, [r4, #8]
 800b224:	4607      	mov	r7, r0
 800b226:	4616      	mov	r6, r2
 800b228:	f109 0501 	add.w	r5, r9, #1
 800b22c:	42ab      	cmp	r3, r5
 800b22e:	db32      	blt.n	800b296 <__lshift+0x86>
 800b230:	4638      	mov	r0, r7
 800b232:	f7ff fe19 	bl	800ae68 <_Balloc>
 800b236:	2300      	movs	r3, #0
 800b238:	4680      	mov	r8, r0
 800b23a:	f100 0114 	add.w	r1, r0, #20
 800b23e:	461a      	mov	r2, r3
 800b240:	4553      	cmp	r3, sl
 800b242:	db2b      	blt.n	800b29c <__lshift+0x8c>
 800b244:	6920      	ldr	r0, [r4, #16]
 800b246:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b24a:	f104 0314 	add.w	r3, r4, #20
 800b24e:	f016 021f 	ands.w	r2, r6, #31
 800b252:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b256:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b25a:	d025      	beq.n	800b2a8 <__lshift+0x98>
 800b25c:	f1c2 0e20 	rsb	lr, r2, #32
 800b260:	2000      	movs	r0, #0
 800b262:	681e      	ldr	r6, [r3, #0]
 800b264:	468a      	mov	sl, r1
 800b266:	4096      	lsls	r6, r2
 800b268:	4330      	orrs	r0, r6
 800b26a:	f84a 0b04 	str.w	r0, [sl], #4
 800b26e:	f853 0b04 	ldr.w	r0, [r3], #4
 800b272:	459c      	cmp	ip, r3
 800b274:	fa20 f00e 	lsr.w	r0, r0, lr
 800b278:	d814      	bhi.n	800b2a4 <__lshift+0x94>
 800b27a:	6048      	str	r0, [r1, #4]
 800b27c:	b108      	cbz	r0, 800b282 <__lshift+0x72>
 800b27e:	f109 0502 	add.w	r5, r9, #2
 800b282:	3d01      	subs	r5, #1
 800b284:	4638      	mov	r0, r7
 800b286:	f8c8 5010 	str.w	r5, [r8, #16]
 800b28a:	4621      	mov	r1, r4
 800b28c:	f7ff fe11 	bl	800aeb2 <_Bfree>
 800b290:	4640      	mov	r0, r8
 800b292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b296:	3101      	adds	r1, #1
 800b298:	005b      	lsls	r3, r3, #1
 800b29a:	e7c7      	b.n	800b22c <__lshift+0x1c>
 800b29c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b2a0:	3301      	adds	r3, #1
 800b2a2:	e7cd      	b.n	800b240 <__lshift+0x30>
 800b2a4:	4651      	mov	r1, sl
 800b2a6:	e7dc      	b.n	800b262 <__lshift+0x52>
 800b2a8:	3904      	subs	r1, #4
 800b2aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2ae:	f841 2f04 	str.w	r2, [r1, #4]!
 800b2b2:	459c      	cmp	ip, r3
 800b2b4:	d8f9      	bhi.n	800b2aa <__lshift+0x9a>
 800b2b6:	e7e4      	b.n	800b282 <__lshift+0x72>

0800b2b8 <__mcmp>:
 800b2b8:	6903      	ldr	r3, [r0, #16]
 800b2ba:	690a      	ldr	r2, [r1, #16]
 800b2bc:	1a9b      	subs	r3, r3, r2
 800b2be:	b530      	push	{r4, r5, lr}
 800b2c0:	d10c      	bne.n	800b2dc <__mcmp+0x24>
 800b2c2:	0092      	lsls	r2, r2, #2
 800b2c4:	3014      	adds	r0, #20
 800b2c6:	3114      	adds	r1, #20
 800b2c8:	1884      	adds	r4, r0, r2
 800b2ca:	4411      	add	r1, r2
 800b2cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2d4:	4295      	cmp	r5, r2
 800b2d6:	d003      	beq.n	800b2e0 <__mcmp+0x28>
 800b2d8:	d305      	bcc.n	800b2e6 <__mcmp+0x2e>
 800b2da:	2301      	movs	r3, #1
 800b2dc:	4618      	mov	r0, r3
 800b2de:	bd30      	pop	{r4, r5, pc}
 800b2e0:	42a0      	cmp	r0, r4
 800b2e2:	d3f3      	bcc.n	800b2cc <__mcmp+0x14>
 800b2e4:	e7fa      	b.n	800b2dc <__mcmp+0x24>
 800b2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2ea:	e7f7      	b.n	800b2dc <__mcmp+0x24>

0800b2ec <__mdiff>:
 800b2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	460d      	mov	r5, r1
 800b2f2:	4607      	mov	r7, r0
 800b2f4:	4611      	mov	r1, r2
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	4614      	mov	r4, r2
 800b2fa:	f7ff ffdd 	bl	800b2b8 <__mcmp>
 800b2fe:	1e06      	subs	r6, r0, #0
 800b300:	d108      	bne.n	800b314 <__mdiff+0x28>
 800b302:	4631      	mov	r1, r6
 800b304:	4638      	mov	r0, r7
 800b306:	f7ff fdaf 	bl	800ae68 <_Balloc>
 800b30a:	2301      	movs	r3, #1
 800b30c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b314:	bfa4      	itt	ge
 800b316:	4623      	movge	r3, r4
 800b318:	462c      	movge	r4, r5
 800b31a:	4638      	mov	r0, r7
 800b31c:	6861      	ldr	r1, [r4, #4]
 800b31e:	bfa6      	itte	ge
 800b320:	461d      	movge	r5, r3
 800b322:	2600      	movge	r6, #0
 800b324:	2601      	movlt	r6, #1
 800b326:	f7ff fd9f 	bl	800ae68 <_Balloc>
 800b32a:	692b      	ldr	r3, [r5, #16]
 800b32c:	60c6      	str	r6, [r0, #12]
 800b32e:	6926      	ldr	r6, [r4, #16]
 800b330:	f105 0914 	add.w	r9, r5, #20
 800b334:	f104 0214 	add.w	r2, r4, #20
 800b338:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b33c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b340:	f100 0514 	add.w	r5, r0, #20
 800b344:	f04f 0e00 	mov.w	lr, #0
 800b348:	f852 ab04 	ldr.w	sl, [r2], #4
 800b34c:	f859 4b04 	ldr.w	r4, [r9], #4
 800b350:	fa1e f18a 	uxtah	r1, lr, sl
 800b354:	b2a3      	uxth	r3, r4
 800b356:	1ac9      	subs	r1, r1, r3
 800b358:	0c23      	lsrs	r3, r4, #16
 800b35a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b35e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b362:	b289      	uxth	r1, r1
 800b364:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b368:	45c8      	cmp	r8, r9
 800b36a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b36e:	4694      	mov	ip, r2
 800b370:	f845 3b04 	str.w	r3, [r5], #4
 800b374:	d8e8      	bhi.n	800b348 <__mdiff+0x5c>
 800b376:	45bc      	cmp	ip, r7
 800b378:	d304      	bcc.n	800b384 <__mdiff+0x98>
 800b37a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b37e:	b183      	cbz	r3, 800b3a2 <__mdiff+0xb6>
 800b380:	6106      	str	r6, [r0, #16]
 800b382:	e7c5      	b.n	800b310 <__mdiff+0x24>
 800b384:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b388:	fa1e f381 	uxtah	r3, lr, r1
 800b38c:	141a      	asrs	r2, r3, #16
 800b38e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b392:	b29b      	uxth	r3, r3
 800b394:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b398:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b39c:	f845 3b04 	str.w	r3, [r5], #4
 800b3a0:	e7e9      	b.n	800b376 <__mdiff+0x8a>
 800b3a2:	3e01      	subs	r6, #1
 800b3a4:	e7e9      	b.n	800b37a <__mdiff+0x8e>
	...

0800b3a8 <__ulp>:
 800b3a8:	4b12      	ldr	r3, [pc, #72]	; (800b3f4 <__ulp+0x4c>)
 800b3aa:	ee10 2a90 	vmov	r2, s1
 800b3ae:	401a      	ands	r2, r3
 800b3b0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	dd04      	ble.n	800b3c2 <__ulp+0x1a>
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	ec41 0b10 	vmov	d0, r0, r1
 800b3c0:	4770      	bx	lr
 800b3c2:	425b      	negs	r3, r3
 800b3c4:	151b      	asrs	r3, r3, #20
 800b3c6:	2b13      	cmp	r3, #19
 800b3c8:	f04f 0000 	mov.w	r0, #0
 800b3cc:	f04f 0100 	mov.w	r1, #0
 800b3d0:	dc04      	bgt.n	800b3dc <__ulp+0x34>
 800b3d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b3d6:	fa42 f103 	asr.w	r1, r2, r3
 800b3da:	e7ef      	b.n	800b3bc <__ulp+0x14>
 800b3dc:	3b14      	subs	r3, #20
 800b3de:	2b1e      	cmp	r3, #30
 800b3e0:	f04f 0201 	mov.w	r2, #1
 800b3e4:	bfda      	itte	le
 800b3e6:	f1c3 031f 	rsble	r3, r3, #31
 800b3ea:	fa02 f303 	lslle.w	r3, r2, r3
 800b3ee:	4613      	movgt	r3, r2
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	e7e3      	b.n	800b3bc <__ulp+0x14>
 800b3f4:	7ff00000 	.word	0x7ff00000

0800b3f8 <__b2d>:
 800b3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3fa:	6905      	ldr	r5, [r0, #16]
 800b3fc:	f100 0714 	add.w	r7, r0, #20
 800b400:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b404:	1f2e      	subs	r6, r5, #4
 800b406:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b40a:	4620      	mov	r0, r4
 800b40c:	f7ff fdd3 	bl	800afb6 <__hi0bits>
 800b410:	f1c0 0320 	rsb	r3, r0, #32
 800b414:	280a      	cmp	r0, #10
 800b416:	600b      	str	r3, [r1, #0]
 800b418:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b490 <__b2d+0x98>
 800b41c:	dc14      	bgt.n	800b448 <__b2d+0x50>
 800b41e:	f1c0 0e0b 	rsb	lr, r0, #11
 800b422:	fa24 f10e 	lsr.w	r1, r4, lr
 800b426:	42b7      	cmp	r7, r6
 800b428:	ea41 030c 	orr.w	r3, r1, ip
 800b42c:	bf34      	ite	cc
 800b42e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b432:	2100      	movcs	r1, #0
 800b434:	3015      	adds	r0, #21
 800b436:	fa04 f000 	lsl.w	r0, r4, r0
 800b43a:	fa21 f10e 	lsr.w	r1, r1, lr
 800b43e:	ea40 0201 	orr.w	r2, r0, r1
 800b442:	ec43 2b10 	vmov	d0, r2, r3
 800b446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b448:	42b7      	cmp	r7, r6
 800b44a:	bf3a      	itte	cc
 800b44c:	f1a5 0608 	subcc.w	r6, r5, #8
 800b450:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b454:	2100      	movcs	r1, #0
 800b456:	380b      	subs	r0, #11
 800b458:	d015      	beq.n	800b486 <__b2d+0x8e>
 800b45a:	4084      	lsls	r4, r0
 800b45c:	f1c0 0520 	rsb	r5, r0, #32
 800b460:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800b464:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800b468:	42be      	cmp	r6, r7
 800b46a:	fa21 fc05 	lsr.w	ip, r1, r5
 800b46e:	ea44 030c 	orr.w	r3, r4, ip
 800b472:	bf8c      	ite	hi
 800b474:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b478:	2400      	movls	r4, #0
 800b47a:	fa01 f000 	lsl.w	r0, r1, r0
 800b47e:	40ec      	lsrs	r4, r5
 800b480:	ea40 0204 	orr.w	r2, r0, r4
 800b484:	e7dd      	b.n	800b442 <__b2d+0x4a>
 800b486:	ea44 030c 	orr.w	r3, r4, ip
 800b48a:	460a      	mov	r2, r1
 800b48c:	e7d9      	b.n	800b442 <__b2d+0x4a>
 800b48e:	bf00      	nop
 800b490:	3ff00000 	.word	0x3ff00000

0800b494 <__d2b>:
 800b494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b498:	460e      	mov	r6, r1
 800b49a:	2101      	movs	r1, #1
 800b49c:	ec59 8b10 	vmov	r8, r9, d0
 800b4a0:	4615      	mov	r5, r2
 800b4a2:	f7ff fce1 	bl	800ae68 <_Balloc>
 800b4a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b4aa:	4607      	mov	r7, r0
 800b4ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b4b0:	bb34      	cbnz	r4, 800b500 <__d2b+0x6c>
 800b4b2:	9301      	str	r3, [sp, #4]
 800b4b4:	f1b8 0300 	subs.w	r3, r8, #0
 800b4b8:	d027      	beq.n	800b50a <__d2b+0x76>
 800b4ba:	a802      	add	r0, sp, #8
 800b4bc:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b4c0:	f7ff fd98 	bl	800aff4 <__lo0bits>
 800b4c4:	9900      	ldr	r1, [sp, #0]
 800b4c6:	b1f0      	cbz	r0, 800b506 <__d2b+0x72>
 800b4c8:	9a01      	ldr	r2, [sp, #4]
 800b4ca:	f1c0 0320 	rsb	r3, r0, #32
 800b4ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b4d2:	430b      	orrs	r3, r1
 800b4d4:	40c2      	lsrs	r2, r0
 800b4d6:	617b      	str	r3, [r7, #20]
 800b4d8:	9201      	str	r2, [sp, #4]
 800b4da:	9b01      	ldr	r3, [sp, #4]
 800b4dc:	61bb      	str	r3, [r7, #24]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bf14      	ite	ne
 800b4e2:	2102      	movne	r1, #2
 800b4e4:	2101      	moveq	r1, #1
 800b4e6:	6139      	str	r1, [r7, #16]
 800b4e8:	b1c4      	cbz	r4, 800b51c <__d2b+0x88>
 800b4ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b4ee:	4404      	add	r4, r0
 800b4f0:	6034      	str	r4, [r6, #0]
 800b4f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b4f6:	6028      	str	r0, [r5, #0]
 800b4f8:	4638      	mov	r0, r7
 800b4fa:	b003      	add	sp, #12
 800b4fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b504:	e7d5      	b.n	800b4b2 <__d2b+0x1e>
 800b506:	6179      	str	r1, [r7, #20]
 800b508:	e7e7      	b.n	800b4da <__d2b+0x46>
 800b50a:	a801      	add	r0, sp, #4
 800b50c:	f7ff fd72 	bl	800aff4 <__lo0bits>
 800b510:	9b01      	ldr	r3, [sp, #4]
 800b512:	617b      	str	r3, [r7, #20]
 800b514:	2101      	movs	r1, #1
 800b516:	6139      	str	r1, [r7, #16]
 800b518:	3020      	adds	r0, #32
 800b51a:	e7e5      	b.n	800b4e8 <__d2b+0x54>
 800b51c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b520:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b524:	6030      	str	r0, [r6, #0]
 800b526:	6918      	ldr	r0, [r3, #16]
 800b528:	f7ff fd45 	bl	800afb6 <__hi0bits>
 800b52c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b530:	e7e1      	b.n	800b4f6 <__d2b+0x62>

0800b532 <__ratio>:
 800b532:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b536:	4688      	mov	r8, r1
 800b538:	4669      	mov	r1, sp
 800b53a:	4681      	mov	r9, r0
 800b53c:	f7ff ff5c 	bl	800b3f8 <__b2d>
 800b540:	a901      	add	r1, sp, #4
 800b542:	4640      	mov	r0, r8
 800b544:	ec57 6b10 	vmov	r6, r7, d0
 800b548:	f7ff ff56 	bl	800b3f8 <__b2d>
 800b54c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b550:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b554:	eba3 0c02 	sub.w	ip, r3, r2
 800b558:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b55c:	1a9b      	subs	r3, r3, r2
 800b55e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b562:	ec5b ab10 	vmov	sl, fp, d0
 800b566:	2b00      	cmp	r3, #0
 800b568:	bfce      	itee	gt
 800b56a:	463a      	movgt	r2, r7
 800b56c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b570:	465a      	movle	r2, fp
 800b572:	4659      	mov	r1, fp
 800b574:	463d      	mov	r5, r7
 800b576:	bfd4      	ite	le
 800b578:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b57c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b580:	4630      	mov	r0, r6
 800b582:	ee10 2a10 	vmov	r2, s0
 800b586:	460b      	mov	r3, r1
 800b588:	4629      	mov	r1, r5
 800b58a:	f7f5 f95f 	bl	800084c <__aeabi_ddiv>
 800b58e:	ec41 0b10 	vmov	d0, r0, r1
 800b592:	b003      	add	sp, #12
 800b594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b598 <__copybits>:
 800b598:	3901      	subs	r1, #1
 800b59a:	b510      	push	{r4, lr}
 800b59c:	1149      	asrs	r1, r1, #5
 800b59e:	6914      	ldr	r4, [r2, #16]
 800b5a0:	3101      	adds	r1, #1
 800b5a2:	f102 0314 	add.w	r3, r2, #20
 800b5a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b5aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b5ae:	42a3      	cmp	r3, r4
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	d303      	bcc.n	800b5bc <__copybits+0x24>
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	428a      	cmp	r2, r1
 800b5b8:	d305      	bcc.n	800b5c6 <__copybits+0x2e>
 800b5ba:	bd10      	pop	{r4, pc}
 800b5bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5c0:	f840 2b04 	str.w	r2, [r0], #4
 800b5c4:	e7f3      	b.n	800b5ae <__copybits+0x16>
 800b5c6:	f842 3b04 	str.w	r3, [r2], #4
 800b5ca:	e7f4      	b.n	800b5b6 <__copybits+0x1e>

0800b5cc <__any_on>:
 800b5cc:	f100 0214 	add.w	r2, r0, #20
 800b5d0:	6900      	ldr	r0, [r0, #16]
 800b5d2:	114b      	asrs	r3, r1, #5
 800b5d4:	4298      	cmp	r0, r3
 800b5d6:	b510      	push	{r4, lr}
 800b5d8:	db11      	blt.n	800b5fe <__any_on+0x32>
 800b5da:	dd0a      	ble.n	800b5f2 <__any_on+0x26>
 800b5dc:	f011 011f 	ands.w	r1, r1, #31
 800b5e0:	d007      	beq.n	800b5f2 <__any_on+0x26>
 800b5e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b5e6:	fa24 f001 	lsr.w	r0, r4, r1
 800b5ea:	fa00 f101 	lsl.w	r1, r0, r1
 800b5ee:	428c      	cmp	r4, r1
 800b5f0:	d10b      	bne.n	800b60a <__any_on+0x3e>
 800b5f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d803      	bhi.n	800b602 <__any_on+0x36>
 800b5fa:	2000      	movs	r0, #0
 800b5fc:	bd10      	pop	{r4, pc}
 800b5fe:	4603      	mov	r3, r0
 800b600:	e7f7      	b.n	800b5f2 <__any_on+0x26>
 800b602:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b606:	2900      	cmp	r1, #0
 800b608:	d0f5      	beq.n	800b5f6 <__any_on+0x2a>
 800b60a:	2001      	movs	r0, #1
 800b60c:	e7f6      	b.n	800b5fc <__any_on+0x30>
	...

0800b610 <frexp>:
 800b610:	b570      	push	{r4, r5, r6, lr}
 800b612:	2100      	movs	r1, #0
 800b614:	ec55 4b10 	vmov	r4, r5, d0
 800b618:	6001      	str	r1, [r0, #0]
 800b61a:	4916      	ldr	r1, [pc, #88]	; (800b674 <frexp+0x64>)
 800b61c:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b620:	428b      	cmp	r3, r1
 800b622:	4606      	mov	r6, r0
 800b624:	462a      	mov	r2, r5
 800b626:	dc22      	bgt.n	800b66e <frexp+0x5e>
 800b628:	ee10 1a10 	vmov	r1, s0
 800b62c:	4319      	orrs	r1, r3
 800b62e:	d01e      	beq.n	800b66e <frexp+0x5e>
 800b630:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b634:	da0d      	bge.n	800b652 <frexp+0x42>
 800b636:	2200      	movs	r2, #0
 800b638:	4b0f      	ldr	r3, [pc, #60]	; (800b678 <frexp+0x68>)
 800b63a:	ee10 0a10 	vmov	r0, s0
 800b63e:	4629      	mov	r1, r5
 800b640:	f7f4 ffda 	bl	80005f8 <__aeabi_dmul>
 800b644:	460a      	mov	r2, r1
 800b646:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b64a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800b64e:	4604      	mov	r4, r0
 800b650:	6031      	str	r1, [r6, #0]
 800b652:	6831      	ldr	r1, [r6, #0]
 800b654:	151b      	asrs	r3, r3, #20
 800b656:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b65a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b65e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800b662:	440b      	add	r3, r1
 800b664:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b668:	6033      	str	r3, [r6, #0]
 800b66a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b66e:	ec45 4b10 	vmov	d0, r4, r5
 800b672:	bd70      	pop	{r4, r5, r6, pc}
 800b674:	7fefffff 	.word	0x7fefffff
 800b678:	43500000 	.word	0x43500000

0800b67c <_sbrk_r>:
 800b67c:	b538      	push	{r3, r4, r5, lr}
 800b67e:	4c06      	ldr	r4, [pc, #24]	; (800b698 <_sbrk_r+0x1c>)
 800b680:	2300      	movs	r3, #0
 800b682:	4605      	mov	r5, r0
 800b684:	4608      	mov	r0, r1
 800b686:	6023      	str	r3, [r4, #0]
 800b688:	f002 ff80 	bl	800e58c <_sbrk>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d102      	bne.n	800b696 <_sbrk_r+0x1a>
 800b690:	6823      	ldr	r3, [r4, #0]
 800b692:	b103      	cbz	r3, 800b696 <_sbrk_r+0x1a>
 800b694:	602b      	str	r3, [r5, #0]
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	20000f8c 	.word	0x20000f8c

0800b69c <strncmp>:
 800b69c:	b510      	push	{r4, lr}
 800b69e:	b16a      	cbz	r2, 800b6bc <strncmp+0x20>
 800b6a0:	3901      	subs	r1, #1
 800b6a2:	1884      	adds	r4, r0, r2
 800b6a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6a8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d103      	bne.n	800b6b8 <strncmp+0x1c>
 800b6b0:	42a0      	cmp	r0, r4
 800b6b2:	d001      	beq.n	800b6b8 <strncmp+0x1c>
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1f5      	bne.n	800b6a4 <strncmp+0x8>
 800b6b8:	1a98      	subs	r0, r3, r2
 800b6ba:	bd10      	pop	{r4, pc}
 800b6bc:	4610      	mov	r0, r2
 800b6be:	e7fc      	b.n	800b6ba <strncmp+0x1e>

0800b6c0 <strncpy>:
 800b6c0:	b570      	push	{r4, r5, r6, lr}
 800b6c2:	3901      	subs	r1, #1
 800b6c4:	4604      	mov	r4, r0
 800b6c6:	b902      	cbnz	r2, 800b6ca <strncpy+0xa>
 800b6c8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ca:	4623      	mov	r3, r4
 800b6cc:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800b6d0:	f803 5b01 	strb.w	r5, [r3], #1
 800b6d4:	1e56      	subs	r6, r2, #1
 800b6d6:	b92d      	cbnz	r5, 800b6e4 <strncpy+0x24>
 800b6d8:	4414      	add	r4, r2
 800b6da:	42a3      	cmp	r3, r4
 800b6dc:	d0f4      	beq.n	800b6c8 <strncpy+0x8>
 800b6de:	f803 5b01 	strb.w	r5, [r3], #1
 800b6e2:	e7fa      	b.n	800b6da <strncpy+0x1a>
 800b6e4:	461c      	mov	r4, r3
 800b6e6:	4632      	mov	r2, r6
 800b6e8:	e7ed      	b.n	800b6c6 <strncpy+0x6>

0800b6ea <__ssprint_r>:
 800b6ea:	6893      	ldr	r3, [r2, #8]
 800b6ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f0:	4681      	mov	r9, r0
 800b6f2:	460c      	mov	r4, r1
 800b6f4:	4616      	mov	r6, r2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d05e      	beq.n	800b7b8 <__ssprint_r+0xce>
 800b6fa:	f04f 0b00 	mov.w	fp, #0
 800b6fe:	f8d2 a000 	ldr.w	sl, [r2]
 800b702:	465f      	mov	r7, fp
 800b704:	b357      	cbz	r7, 800b75c <__ssprint_r+0x72>
 800b706:	68a3      	ldr	r3, [r4, #8]
 800b708:	429f      	cmp	r7, r3
 800b70a:	d340      	bcc.n	800b78e <__ssprint_r+0xa4>
 800b70c:	89a2      	ldrh	r2, [r4, #12]
 800b70e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b712:	d03c      	beq.n	800b78e <__ssprint_r+0xa4>
 800b714:	6825      	ldr	r5, [r4, #0]
 800b716:	6921      	ldr	r1, [r4, #16]
 800b718:	eba5 0801 	sub.w	r8, r5, r1
 800b71c:	6965      	ldr	r5, [r4, #20]
 800b71e:	2302      	movs	r3, #2
 800b720:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b724:	fb95 f5f3 	sdiv	r5, r5, r3
 800b728:	f108 0301 	add.w	r3, r8, #1
 800b72c:	443b      	add	r3, r7
 800b72e:	429d      	cmp	r5, r3
 800b730:	bf38      	it	cc
 800b732:	461d      	movcc	r5, r3
 800b734:	0553      	lsls	r3, r2, #21
 800b736:	d544      	bpl.n	800b7c2 <__ssprint_r+0xd8>
 800b738:	4629      	mov	r1, r5
 800b73a:	4648      	mov	r0, r9
 800b73c:	f7ff f934 	bl	800a9a8 <_malloc_r>
 800b740:	b988      	cbnz	r0, 800b766 <__ssprint_r+0x7c>
 800b742:	230c      	movs	r3, #12
 800b744:	f8c9 3000 	str.w	r3, [r9]
 800b748:	89a3      	ldrh	r3, [r4, #12]
 800b74a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b74e:	81a3      	strh	r3, [r4, #12]
 800b750:	2300      	movs	r3, #0
 800b752:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800b756:	f04f 30ff 	mov.w	r0, #4294967295
 800b75a:	e02f      	b.n	800b7bc <__ssprint_r+0xd2>
 800b75c:	e9da b700 	ldrd	fp, r7, [sl]
 800b760:	f10a 0a08 	add.w	sl, sl, #8
 800b764:	e7ce      	b.n	800b704 <__ssprint_r+0x1a>
 800b766:	4642      	mov	r2, r8
 800b768:	6921      	ldr	r1, [r4, #16]
 800b76a:	9001      	str	r0, [sp, #4]
 800b76c:	f7ff fb64 	bl	800ae38 <memcpy>
 800b770:	89a2      	ldrh	r2, [r4, #12]
 800b772:	9b01      	ldr	r3, [sp, #4]
 800b774:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b778:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b77c:	81a2      	strh	r2, [r4, #12]
 800b77e:	6123      	str	r3, [r4, #16]
 800b780:	6165      	str	r5, [r4, #20]
 800b782:	4443      	add	r3, r8
 800b784:	eba5 0508 	sub.w	r5, r5, r8
 800b788:	6023      	str	r3, [r4, #0]
 800b78a:	60a5      	str	r5, [r4, #8]
 800b78c:	463b      	mov	r3, r7
 800b78e:	42bb      	cmp	r3, r7
 800b790:	bf28      	it	cs
 800b792:	463b      	movcs	r3, r7
 800b794:	461a      	mov	r2, r3
 800b796:	4659      	mov	r1, fp
 800b798:	6820      	ldr	r0, [r4, #0]
 800b79a:	9301      	str	r3, [sp, #4]
 800b79c:	f000 f8c2 	bl	800b924 <memmove>
 800b7a0:	68a2      	ldr	r2, [r4, #8]
 800b7a2:	9b01      	ldr	r3, [sp, #4]
 800b7a4:	1ad2      	subs	r2, r2, r3
 800b7a6:	60a2      	str	r2, [r4, #8]
 800b7a8:	6822      	ldr	r2, [r4, #0]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	6023      	str	r3, [r4, #0]
 800b7ae:	68b3      	ldr	r3, [r6, #8]
 800b7b0:	1bdf      	subs	r7, r3, r7
 800b7b2:	60b7      	str	r7, [r6, #8]
 800b7b4:	2f00      	cmp	r7, #0
 800b7b6:	d1d1      	bne.n	800b75c <__ssprint_r+0x72>
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	6070      	str	r0, [r6, #4]
 800b7bc:	b003      	add	sp, #12
 800b7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c2:	462a      	mov	r2, r5
 800b7c4:	4648      	mov	r0, r9
 800b7c6:	f000 f8c7 	bl	800b958 <_realloc_r>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	d1d6      	bne.n	800b77e <__ssprint_r+0x94>
 800b7d0:	6921      	ldr	r1, [r4, #16]
 800b7d2:	4648      	mov	r0, r9
 800b7d4:	f7fe fcf0 	bl	800a1b8 <_free_r>
 800b7d8:	e7b3      	b.n	800b742 <__ssprint_r+0x58>

0800b7da <sysconf>:
 800b7da:	2808      	cmp	r0, #8
 800b7dc:	b508      	push	{r3, lr}
 800b7de:	d006      	beq.n	800b7ee <sysconf+0x14>
 800b7e0:	f000 f89a 	bl	800b918 <__errno>
 800b7e4:	2316      	movs	r3, #22
 800b7e6:	6003      	str	r3, [r0, #0]
 800b7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ec:	bd08      	pop	{r3, pc}
 800b7ee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b7f2:	e7fb      	b.n	800b7ec <sysconf+0x12>

0800b7f4 <__ascii_wctomb>:
 800b7f4:	b149      	cbz	r1, 800b80a <__ascii_wctomb+0x16>
 800b7f6:	2aff      	cmp	r2, #255	; 0xff
 800b7f8:	bf85      	ittet	hi
 800b7fa:	238a      	movhi	r3, #138	; 0x8a
 800b7fc:	6003      	strhi	r3, [r0, #0]
 800b7fe:	700a      	strbls	r2, [r1, #0]
 800b800:	f04f 30ff 	movhi.w	r0, #4294967295
 800b804:	bf98      	it	ls
 800b806:	2001      	movls	r0, #1
 800b808:	4770      	bx	lr
 800b80a:	4608      	mov	r0, r1
 800b80c:	4770      	bx	lr
	...

0800b810 <__register_exitproc>:
 800b810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b814:	4c26      	ldr	r4, [pc, #152]	; (800b8b0 <__register_exitproc+0xa0>)
 800b816:	4606      	mov	r6, r0
 800b818:	6820      	ldr	r0, [r4, #0]
 800b81a:	4698      	mov	r8, r3
 800b81c:	460f      	mov	r7, r1
 800b81e:	4691      	mov	r9, r2
 800b820:	f7ff f8c0 	bl	800a9a4 <__retarget_lock_acquire_recursive>
 800b824:	4b23      	ldr	r3, [pc, #140]	; (800b8b4 <__register_exitproc+0xa4>)
 800b826:	681d      	ldr	r5, [r3, #0]
 800b828:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 800b82c:	b918      	cbnz	r0, 800b836 <__register_exitproc+0x26>
 800b82e:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 800b832:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800b836:	6843      	ldr	r3, [r0, #4]
 800b838:	2b1f      	cmp	r3, #31
 800b83a:	dd19      	ble.n	800b870 <__register_exitproc+0x60>
 800b83c:	4b1e      	ldr	r3, [pc, #120]	; (800b8b8 <__register_exitproc+0xa8>)
 800b83e:	b933      	cbnz	r3, 800b84e <__register_exitproc+0x3e>
 800b840:	6820      	ldr	r0, [r4, #0]
 800b842:	f7ff f8b0 	bl	800a9a6 <__retarget_lock_release_recursive>
 800b846:	f04f 30ff 	mov.w	r0, #4294967295
 800b84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b84e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800b852:	f3af 8000 	nop.w
 800b856:	2800      	cmp	r0, #0
 800b858:	d0f2      	beq.n	800b840 <__register_exitproc+0x30>
 800b85a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 800b85e:	6003      	str	r3, [r0, #0]
 800b860:	2200      	movs	r2, #0
 800b862:	6042      	str	r2, [r0, #4]
 800b864:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800b868:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 800b86c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 800b870:	6843      	ldr	r3, [r0, #4]
 800b872:	b19e      	cbz	r6, 800b89c <__register_exitproc+0x8c>
 800b874:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800b878:	2201      	movs	r2, #1
 800b87a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 800b87e:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 800b882:	409a      	lsls	r2, r3
 800b884:	4311      	orrs	r1, r2
 800b886:	2e02      	cmp	r6, #2
 800b888:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800b88c:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 800b890:	bf02      	ittt	eq
 800b892:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800b896:	430a      	orreq	r2, r1
 800b898:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800b89c:	1c5a      	adds	r2, r3, #1
 800b89e:	3302      	adds	r3, #2
 800b8a0:	6042      	str	r2, [r0, #4]
 800b8a2:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800b8a6:	6820      	ldr	r0, [r4, #0]
 800b8a8:	f7ff f87d 	bl	800a9a6 <__retarget_lock_release_recursive>
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	e7cc      	b.n	800b84a <__register_exitproc+0x3a>
 800b8b0:	20000440 	.word	0x20000440
 800b8b4:	0800e638 	.word	0x0800e638
 800b8b8:	00000000 	.word	0x00000000

0800b8bc <_calloc_r>:
 800b8bc:	b510      	push	{r4, lr}
 800b8be:	4351      	muls	r1, r2
 800b8c0:	f7ff f872 	bl	800a9a8 <_malloc_r>
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	b198      	cbz	r0, 800b8f0 <_calloc_r+0x34>
 800b8c8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b8cc:	f022 0203 	bic.w	r2, r2, #3
 800b8d0:	3a04      	subs	r2, #4
 800b8d2:	2a24      	cmp	r2, #36	; 0x24
 800b8d4:	d81b      	bhi.n	800b90e <_calloc_r+0x52>
 800b8d6:	2a13      	cmp	r2, #19
 800b8d8:	d917      	bls.n	800b90a <_calloc_r+0x4e>
 800b8da:	2100      	movs	r1, #0
 800b8dc:	2a1b      	cmp	r2, #27
 800b8de:	e9c0 1100 	strd	r1, r1, [r0]
 800b8e2:	d807      	bhi.n	800b8f4 <_calloc_r+0x38>
 800b8e4:	f100 0308 	add.w	r3, r0, #8
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	e9c3 2200 	strd	r2, r2, [r3]
 800b8ee:	609a      	str	r2, [r3, #8]
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	bd10      	pop	{r4, pc}
 800b8f4:	2a24      	cmp	r2, #36	; 0x24
 800b8f6:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b8fa:	bf11      	iteee	ne
 800b8fc:	f100 0310 	addne.w	r3, r0, #16
 800b900:	6101      	streq	r1, [r0, #16]
 800b902:	f100 0318 	addeq.w	r3, r0, #24
 800b906:	6141      	streq	r1, [r0, #20]
 800b908:	e7ee      	b.n	800b8e8 <_calloc_r+0x2c>
 800b90a:	4603      	mov	r3, r0
 800b90c:	e7ec      	b.n	800b8e8 <_calloc_r+0x2c>
 800b90e:	2100      	movs	r1, #0
 800b910:	f7fb fca6 	bl	8007260 <memset>
 800b914:	e7ec      	b.n	800b8f0 <_calloc_r+0x34>
	...

0800b918 <__errno>:
 800b918:	4b01      	ldr	r3, [pc, #4]	; (800b920 <__errno+0x8>)
 800b91a:	6818      	ldr	r0, [r3, #0]
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	20000010 	.word	0x20000010

0800b924 <memmove>:
 800b924:	4288      	cmp	r0, r1
 800b926:	b510      	push	{r4, lr}
 800b928:	eb01 0302 	add.w	r3, r1, r2
 800b92c:	d807      	bhi.n	800b93e <memmove+0x1a>
 800b92e:	1e42      	subs	r2, r0, #1
 800b930:	4299      	cmp	r1, r3
 800b932:	d00a      	beq.n	800b94a <memmove+0x26>
 800b934:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b938:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b93c:	e7f8      	b.n	800b930 <memmove+0xc>
 800b93e:	4283      	cmp	r3, r0
 800b940:	d9f5      	bls.n	800b92e <memmove+0xa>
 800b942:	1881      	adds	r1, r0, r2
 800b944:	1ad2      	subs	r2, r2, r3
 800b946:	42d3      	cmn	r3, r2
 800b948:	d100      	bne.n	800b94c <memmove+0x28>
 800b94a:	bd10      	pop	{r4, pc}
 800b94c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b950:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b954:	e7f7      	b.n	800b946 <memmove+0x22>
	...

0800b958 <_realloc_r>:
 800b958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	4682      	mov	sl, r0
 800b95e:	460c      	mov	r4, r1
 800b960:	b929      	cbnz	r1, 800b96e <_realloc_r+0x16>
 800b962:	4611      	mov	r1, r2
 800b964:	b003      	add	sp, #12
 800b966:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b96a:	f7ff b81d 	b.w	800a9a8 <_malloc_r>
 800b96e:	9201      	str	r2, [sp, #4]
 800b970:	f7ff fa6e 	bl	800ae50 <__malloc_lock>
 800b974:	9a01      	ldr	r2, [sp, #4]
 800b976:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b97a:	f102 080b 	add.w	r8, r2, #11
 800b97e:	f1b8 0f16 	cmp.w	r8, #22
 800b982:	f1a4 0908 	sub.w	r9, r4, #8
 800b986:	f025 0603 	bic.w	r6, r5, #3
 800b98a:	d90b      	bls.n	800b9a4 <_realloc_r+0x4c>
 800b98c:	f038 0807 	bics.w	r8, r8, #7
 800b990:	d50a      	bpl.n	800b9a8 <_realloc_r+0x50>
 800b992:	230c      	movs	r3, #12
 800b994:	f8ca 3000 	str.w	r3, [sl]
 800b998:	f04f 0b00 	mov.w	fp, #0
 800b99c:	4658      	mov	r0, fp
 800b99e:	b003      	add	sp, #12
 800b9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a4:	f04f 0810 	mov.w	r8, #16
 800b9a8:	4590      	cmp	r8, r2
 800b9aa:	d3f2      	bcc.n	800b992 <_realloc_r+0x3a>
 800b9ac:	45b0      	cmp	r8, r6
 800b9ae:	f340 8170 	ble.w	800bc92 <_realloc_r+0x33a>
 800b9b2:	49a9      	ldr	r1, [pc, #676]	; (800bc58 <_realloc_r+0x300>)
 800b9b4:	9101      	str	r1, [sp, #4]
 800b9b6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800b9ba:	eb09 0306 	add.w	r3, r9, r6
 800b9be:	459c      	cmp	ip, r3
 800b9c0:	6858      	ldr	r0, [r3, #4]
 800b9c2:	d005      	beq.n	800b9d0 <_realloc_r+0x78>
 800b9c4:	f020 0101 	bic.w	r1, r0, #1
 800b9c8:	4419      	add	r1, r3
 800b9ca:	6849      	ldr	r1, [r1, #4]
 800b9cc:	07cf      	lsls	r7, r1, #31
 800b9ce:	d447      	bmi.n	800ba60 <_realloc_r+0x108>
 800b9d0:	f020 0003 	bic.w	r0, r0, #3
 800b9d4:	459c      	cmp	ip, r3
 800b9d6:	eb06 0700 	add.w	r7, r6, r0
 800b9da:	d119      	bne.n	800ba10 <_realloc_r+0xb8>
 800b9dc:	f108 0110 	add.w	r1, r8, #16
 800b9e0:	42b9      	cmp	r1, r7
 800b9e2:	dc3f      	bgt.n	800ba64 <_realloc_r+0x10c>
 800b9e4:	eb09 0308 	add.w	r3, r9, r8
 800b9e8:	9a01      	ldr	r2, [sp, #4]
 800b9ea:	eba7 0708 	sub.w	r7, r7, r8
 800b9ee:	f047 0701 	orr.w	r7, r7, #1
 800b9f2:	6093      	str	r3, [r2, #8]
 800b9f4:	605f      	str	r7, [r3, #4]
 800b9f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b9fa:	f003 0301 	and.w	r3, r3, #1
 800b9fe:	ea43 0308 	orr.w	r3, r3, r8
 800ba02:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba06:	4650      	mov	r0, sl
 800ba08:	f7ff fa28 	bl	800ae5c <__malloc_unlock>
 800ba0c:	46a3      	mov	fp, r4
 800ba0e:	e7c5      	b.n	800b99c <_realloc_r+0x44>
 800ba10:	45b8      	cmp	r8, r7
 800ba12:	dc27      	bgt.n	800ba64 <_realloc_r+0x10c>
 800ba14:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ba18:	60da      	str	r2, [r3, #12]
 800ba1a:	6093      	str	r3, [r2, #8]
 800ba1c:	eba7 0008 	sub.w	r0, r7, r8
 800ba20:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800ba24:	280f      	cmp	r0, #15
 800ba26:	f002 0201 	and.w	r2, r2, #1
 800ba2a:	eb09 0307 	add.w	r3, r9, r7
 800ba2e:	f240 8132 	bls.w	800bc96 <_realloc_r+0x33e>
 800ba32:	eb09 0108 	add.w	r1, r9, r8
 800ba36:	ea48 0202 	orr.w	r2, r8, r2
 800ba3a:	f040 0001 	orr.w	r0, r0, #1
 800ba3e:	f8c9 2004 	str.w	r2, [r9, #4]
 800ba42:	6048      	str	r0, [r1, #4]
 800ba44:	685a      	ldr	r2, [r3, #4]
 800ba46:	f042 0201 	orr.w	r2, r2, #1
 800ba4a:	605a      	str	r2, [r3, #4]
 800ba4c:	3108      	adds	r1, #8
 800ba4e:	4650      	mov	r0, sl
 800ba50:	f7fe fbb2 	bl	800a1b8 <_free_r>
 800ba54:	4650      	mov	r0, sl
 800ba56:	f7ff fa01 	bl	800ae5c <__malloc_unlock>
 800ba5a:	f109 0b08 	add.w	fp, r9, #8
 800ba5e:	e79d      	b.n	800b99c <_realloc_r+0x44>
 800ba60:	2000      	movs	r0, #0
 800ba62:	4603      	mov	r3, r0
 800ba64:	07e9      	lsls	r1, r5, #31
 800ba66:	f100 80c6 	bmi.w	800bbf6 <_realloc_r+0x29e>
 800ba6a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ba6e:	eba9 0505 	sub.w	r5, r9, r5
 800ba72:	6869      	ldr	r1, [r5, #4]
 800ba74:	f021 0103 	bic.w	r1, r1, #3
 800ba78:	eb01 0b06 	add.w	fp, r1, r6
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	f000 8086 	beq.w	800bb8e <_realloc_r+0x236>
 800ba82:	459c      	cmp	ip, r3
 800ba84:	eb00 070b 	add.w	r7, r0, fp
 800ba88:	d149      	bne.n	800bb1e <_realloc_r+0x1c6>
 800ba8a:	f108 0310 	add.w	r3, r8, #16
 800ba8e:	42bb      	cmp	r3, r7
 800ba90:	dc7d      	bgt.n	800bb8e <_realloc_r+0x236>
 800ba92:	46ab      	mov	fp, r5
 800ba94:	68eb      	ldr	r3, [r5, #12]
 800ba96:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800ba9a:	60d3      	str	r3, [r2, #12]
 800ba9c:	609a      	str	r2, [r3, #8]
 800ba9e:	1f32      	subs	r2, r6, #4
 800baa0:	2a24      	cmp	r2, #36	; 0x24
 800baa2:	d837      	bhi.n	800bb14 <_realloc_r+0x1bc>
 800baa4:	2a13      	cmp	r2, #19
 800baa6:	d933      	bls.n	800bb10 <_realloc_r+0x1b8>
 800baa8:	6823      	ldr	r3, [r4, #0]
 800baaa:	60ab      	str	r3, [r5, #8]
 800baac:	6863      	ldr	r3, [r4, #4]
 800baae:	60eb      	str	r3, [r5, #12]
 800bab0:	2a1b      	cmp	r2, #27
 800bab2:	d81b      	bhi.n	800baec <_realloc_r+0x194>
 800bab4:	3408      	adds	r4, #8
 800bab6:	f105 0310 	add.w	r3, r5, #16
 800baba:	6822      	ldr	r2, [r4, #0]
 800babc:	601a      	str	r2, [r3, #0]
 800babe:	6862      	ldr	r2, [r4, #4]
 800bac0:	605a      	str	r2, [r3, #4]
 800bac2:	68a2      	ldr	r2, [r4, #8]
 800bac4:	609a      	str	r2, [r3, #8]
 800bac6:	eb05 0308 	add.w	r3, r5, r8
 800baca:	9a01      	ldr	r2, [sp, #4]
 800bacc:	eba7 0708 	sub.w	r7, r7, r8
 800bad0:	f047 0701 	orr.w	r7, r7, #1
 800bad4:	6093      	str	r3, [r2, #8]
 800bad6:	605f      	str	r7, [r3, #4]
 800bad8:	686b      	ldr	r3, [r5, #4]
 800bada:	f003 0301 	and.w	r3, r3, #1
 800bade:	ea43 0308 	orr.w	r3, r3, r8
 800bae2:	606b      	str	r3, [r5, #4]
 800bae4:	4650      	mov	r0, sl
 800bae6:	f7ff f9b9 	bl	800ae5c <__malloc_unlock>
 800baea:	e757      	b.n	800b99c <_realloc_r+0x44>
 800baec:	68a3      	ldr	r3, [r4, #8]
 800baee:	612b      	str	r3, [r5, #16]
 800baf0:	68e3      	ldr	r3, [r4, #12]
 800baf2:	616b      	str	r3, [r5, #20]
 800baf4:	2a24      	cmp	r2, #36	; 0x24
 800baf6:	bf01      	itttt	eq
 800baf8:	6923      	ldreq	r3, [r4, #16]
 800bafa:	61ab      	streq	r3, [r5, #24]
 800bafc:	6962      	ldreq	r2, [r4, #20]
 800bafe:	61ea      	streq	r2, [r5, #28]
 800bb00:	bf19      	ittee	ne
 800bb02:	3410      	addne	r4, #16
 800bb04:	f105 0318 	addne.w	r3, r5, #24
 800bb08:	f105 0320 	addeq.w	r3, r5, #32
 800bb0c:	3418      	addeq	r4, #24
 800bb0e:	e7d4      	b.n	800baba <_realloc_r+0x162>
 800bb10:	465b      	mov	r3, fp
 800bb12:	e7d2      	b.n	800baba <_realloc_r+0x162>
 800bb14:	4621      	mov	r1, r4
 800bb16:	4658      	mov	r0, fp
 800bb18:	f7ff ff04 	bl	800b924 <memmove>
 800bb1c:	e7d3      	b.n	800bac6 <_realloc_r+0x16e>
 800bb1e:	45b8      	cmp	r8, r7
 800bb20:	dc35      	bgt.n	800bb8e <_realloc_r+0x236>
 800bb22:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bb26:	4628      	mov	r0, r5
 800bb28:	60da      	str	r2, [r3, #12]
 800bb2a:	6093      	str	r3, [r2, #8]
 800bb2c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bb30:	68eb      	ldr	r3, [r5, #12]
 800bb32:	60d3      	str	r3, [r2, #12]
 800bb34:	609a      	str	r2, [r3, #8]
 800bb36:	1f32      	subs	r2, r6, #4
 800bb38:	2a24      	cmp	r2, #36	; 0x24
 800bb3a:	d824      	bhi.n	800bb86 <_realloc_r+0x22e>
 800bb3c:	2a13      	cmp	r2, #19
 800bb3e:	d908      	bls.n	800bb52 <_realloc_r+0x1fa>
 800bb40:	6823      	ldr	r3, [r4, #0]
 800bb42:	60ab      	str	r3, [r5, #8]
 800bb44:	6863      	ldr	r3, [r4, #4]
 800bb46:	60eb      	str	r3, [r5, #12]
 800bb48:	2a1b      	cmp	r2, #27
 800bb4a:	d80a      	bhi.n	800bb62 <_realloc_r+0x20a>
 800bb4c:	3408      	adds	r4, #8
 800bb4e:	f105 0010 	add.w	r0, r5, #16
 800bb52:	6823      	ldr	r3, [r4, #0]
 800bb54:	6003      	str	r3, [r0, #0]
 800bb56:	6863      	ldr	r3, [r4, #4]
 800bb58:	6043      	str	r3, [r0, #4]
 800bb5a:	68a3      	ldr	r3, [r4, #8]
 800bb5c:	6083      	str	r3, [r0, #8]
 800bb5e:	46a9      	mov	r9, r5
 800bb60:	e75c      	b.n	800ba1c <_realloc_r+0xc4>
 800bb62:	68a3      	ldr	r3, [r4, #8]
 800bb64:	612b      	str	r3, [r5, #16]
 800bb66:	68e3      	ldr	r3, [r4, #12]
 800bb68:	616b      	str	r3, [r5, #20]
 800bb6a:	2a24      	cmp	r2, #36	; 0x24
 800bb6c:	bf01      	itttt	eq
 800bb6e:	6923      	ldreq	r3, [r4, #16]
 800bb70:	61ab      	streq	r3, [r5, #24]
 800bb72:	6963      	ldreq	r3, [r4, #20]
 800bb74:	61eb      	streq	r3, [r5, #28]
 800bb76:	bf19      	ittee	ne
 800bb78:	3410      	addne	r4, #16
 800bb7a:	f105 0018 	addne.w	r0, r5, #24
 800bb7e:	f105 0020 	addeq.w	r0, r5, #32
 800bb82:	3418      	addeq	r4, #24
 800bb84:	e7e5      	b.n	800bb52 <_realloc_r+0x1fa>
 800bb86:	4621      	mov	r1, r4
 800bb88:	f7ff fecc 	bl	800b924 <memmove>
 800bb8c:	e7e7      	b.n	800bb5e <_realloc_r+0x206>
 800bb8e:	45d8      	cmp	r8, fp
 800bb90:	dc31      	bgt.n	800bbf6 <_realloc_r+0x29e>
 800bb92:	4628      	mov	r0, r5
 800bb94:	68eb      	ldr	r3, [r5, #12]
 800bb96:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bb9a:	60d3      	str	r3, [r2, #12]
 800bb9c:	609a      	str	r2, [r3, #8]
 800bb9e:	1f32      	subs	r2, r6, #4
 800bba0:	2a24      	cmp	r2, #36	; 0x24
 800bba2:	d824      	bhi.n	800bbee <_realloc_r+0x296>
 800bba4:	2a13      	cmp	r2, #19
 800bba6:	d908      	bls.n	800bbba <_realloc_r+0x262>
 800bba8:	6823      	ldr	r3, [r4, #0]
 800bbaa:	60ab      	str	r3, [r5, #8]
 800bbac:	6863      	ldr	r3, [r4, #4]
 800bbae:	60eb      	str	r3, [r5, #12]
 800bbb0:	2a1b      	cmp	r2, #27
 800bbb2:	d80a      	bhi.n	800bbca <_realloc_r+0x272>
 800bbb4:	3408      	adds	r4, #8
 800bbb6:	f105 0010 	add.w	r0, r5, #16
 800bbba:	6823      	ldr	r3, [r4, #0]
 800bbbc:	6003      	str	r3, [r0, #0]
 800bbbe:	6863      	ldr	r3, [r4, #4]
 800bbc0:	6043      	str	r3, [r0, #4]
 800bbc2:	68a3      	ldr	r3, [r4, #8]
 800bbc4:	6083      	str	r3, [r0, #8]
 800bbc6:	465f      	mov	r7, fp
 800bbc8:	e7c9      	b.n	800bb5e <_realloc_r+0x206>
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	612b      	str	r3, [r5, #16]
 800bbce:	68e3      	ldr	r3, [r4, #12]
 800bbd0:	616b      	str	r3, [r5, #20]
 800bbd2:	2a24      	cmp	r2, #36	; 0x24
 800bbd4:	bf01      	itttt	eq
 800bbd6:	6923      	ldreq	r3, [r4, #16]
 800bbd8:	61ab      	streq	r3, [r5, #24]
 800bbda:	6963      	ldreq	r3, [r4, #20]
 800bbdc:	61eb      	streq	r3, [r5, #28]
 800bbde:	bf19      	ittee	ne
 800bbe0:	3410      	addne	r4, #16
 800bbe2:	f105 0018 	addne.w	r0, r5, #24
 800bbe6:	f105 0020 	addeq.w	r0, r5, #32
 800bbea:	3418      	addeq	r4, #24
 800bbec:	e7e5      	b.n	800bbba <_realloc_r+0x262>
 800bbee:	4621      	mov	r1, r4
 800bbf0:	f7ff fe98 	bl	800b924 <memmove>
 800bbf4:	e7e7      	b.n	800bbc6 <_realloc_r+0x26e>
 800bbf6:	4611      	mov	r1, r2
 800bbf8:	4650      	mov	r0, sl
 800bbfa:	f7fe fed5 	bl	800a9a8 <_malloc_r>
 800bbfe:	4683      	mov	fp, r0
 800bc00:	2800      	cmp	r0, #0
 800bc02:	f43f af6f 	beq.w	800bae4 <_realloc_r+0x18c>
 800bc06:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bc0a:	f023 0301 	bic.w	r3, r3, #1
 800bc0e:	444b      	add	r3, r9
 800bc10:	f1a0 0208 	sub.w	r2, r0, #8
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d105      	bne.n	800bc24 <_realloc_r+0x2cc>
 800bc18:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bc1c:	f027 0703 	bic.w	r7, r7, #3
 800bc20:	4437      	add	r7, r6
 800bc22:	e6fb      	b.n	800ba1c <_realloc_r+0xc4>
 800bc24:	1f32      	subs	r2, r6, #4
 800bc26:	2a24      	cmp	r2, #36	; 0x24
 800bc28:	d82f      	bhi.n	800bc8a <_realloc_r+0x332>
 800bc2a:	2a13      	cmp	r2, #19
 800bc2c:	d92a      	bls.n	800bc84 <_realloc_r+0x32c>
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	6003      	str	r3, [r0, #0]
 800bc32:	6863      	ldr	r3, [r4, #4]
 800bc34:	6043      	str	r3, [r0, #4]
 800bc36:	2a1b      	cmp	r2, #27
 800bc38:	d810      	bhi.n	800bc5c <_realloc_r+0x304>
 800bc3a:	f104 0208 	add.w	r2, r4, #8
 800bc3e:	f100 0308 	add.w	r3, r0, #8
 800bc42:	6811      	ldr	r1, [r2, #0]
 800bc44:	6019      	str	r1, [r3, #0]
 800bc46:	6851      	ldr	r1, [r2, #4]
 800bc48:	6059      	str	r1, [r3, #4]
 800bc4a:	6892      	ldr	r2, [r2, #8]
 800bc4c:	609a      	str	r2, [r3, #8]
 800bc4e:	4621      	mov	r1, r4
 800bc50:	4650      	mov	r0, sl
 800bc52:	f7fe fab1 	bl	800a1b8 <_free_r>
 800bc56:	e745      	b.n	800bae4 <_realloc_r+0x18c>
 800bc58:	200005b0 	.word	0x200005b0
 800bc5c:	68a3      	ldr	r3, [r4, #8]
 800bc5e:	6083      	str	r3, [r0, #8]
 800bc60:	68e3      	ldr	r3, [r4, #12]
 800bc62:	60c3      	str	r3, [r0, #12]
 800bc64:	2a24      	cmp	r2, #36	; 0x24
 800bc66:	bf01      	itttt	eq
 800bc68:	6923      	ldreq	r3, [r4, #16]
 800bc6a:	6103      	streq	r3, [r0, #16]
 800bc6c:	6961      	ldreq	r1, [r4, #20]
 800bc6e:	6141      	streq	r1, [r0, #20]
 800bc70:	bf19      	ittee	ne
 800bc72:	f104 0210 	addne.w	r2, r4, #16
 800bc76:	f100 0310 	addne.w	r3, r0, #16
 800bc7a:	f104 0218 	addeq.w	r2, r4, #24
 800bc7e:	f100 0318 	addeq.w	r3, r0, #24
 800bc82:	e7de      	b.n	800bc42 <_realloc_r+0x2ea>
 800bc84:	4603      	mov	r3, r0
 800bc86:	4622      	mov	r2, r4
 800bc88:	e7db      	b.n	800bc42 <_realloc_r+0x2ea>
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	f7ff fe4a 	bl	800b924 <memmove>
 800bc90:	e7dd      	b.n	800bc4e <_realloc_r+0x2f6>
 800bc92:	4637      	mov	r7, r6
 800bc94:	e6c2      	b.n	800ba1c <_realloc_r+0xc4>
 800bc96:	4317      	orrs	r7, r2
 800bc98:	f8c9 7004 	str.w	r7, [r9, #4]
 800bc9c:	685a      	ldr	r2, [r3, #4]
 800bc9e:	f042 0201 	orr.w	r2, r2, #1
 800bca2:	605a      	str	r2, [r3, #4]
 800bca4:	e6d6      	b.n	800ba54 <_realloc_r+0xfc>
 800bca6:	bf00      	nop

0800bca8 <cos>:
 800bca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcaa:	ec51 0b10 	vmov	r0, r1, d0
 800bcae:	4a1e      	ldr	r2, [pc, #120]	; (800bd28 <cos+0x80>)
 800bcb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bcb4:	4293      	cmp	r3, r2
 800bcb6:	dc06      	bgt.n	800bcc6 <cos+0x1e>
 800bcb8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800bd20 <cos+0x78>
 800bcbc:	f001 fc54 	bl	800d568 <__kernel_cos>
 800bcc0:	ec51 0b10 	vmov	r0, r1, d0
 800bcc4:	e007      	b.n	800bcd6 <cos+0x2e>
 800bcc6:	4a19      	ldr	r2, [pc, #100]	; (800bd2c <cos+0x84>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	dd09      	ble.n	800bce0 <cos+0x38>
 800bccc:	ee10 2a10 	vmov	r2, s0
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	f7f4 fad9 	bl	8000288 <__aeabi_dsub>
 800bcd6:	ec41 0b10 	vmov	d0, r0, r1
 800bcda:	b005      	add	sp, #20
 800bcdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800bce0:	4668      	mov	r0, sp
 800bce2:	f001 f99d 	bl	800d020 <__ieee754_rem_pio2>
 800bce6:	f000 0003 	and.w	r0, r0, #3
 800bcea:	2801      	cmp	r0, #1
 800bcec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bcf0:	ed9d 0b00 	vldr	d0, [sp]
 800bcf4:	d007      	beq.n	800bd06 <cos+0x5e>
 800bcf6:	2802      	cmp	r0, #2
 800bcf8:	d00e      	beq.n	800bd18 <cos+0x70>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d0de      	beq.n	800bcbc <cos+0x14>
 800bcfe:	2001      	movs	r0, #1
 800bd00:	f002 f83a 	bl	800dd78 <__kernel_sin>
 800bd04:	e7dc      	b.n	800bcc0 <cos+0x18>
 800bd06:	f002 f837 	bl	800dd78 <__kernel_sin>
 800bd0a:	ec53 2b10 	vmov	r2, r3, d0
 800bd0e:	ee10 0a10 	vmov	r0, s0
 800bd12:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bd16:	e7de      	b.n	800bcd6 <cos+0x2e>
 800bd18:	f001 fc26 	bl	800d568 <__kernel_cos>
 800bd1c:	e7f5      	b.n	800bd0a <cos+0x62>
 800bd1e:	bf00      	nop
	...
 800bd28:	3fe921fb 	.word	0x3fe921fb
 800bd2c:	7fefffff 	.word	0x7fefffff

0800bd30 <sin>:
 800bd30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd32:	ec51 0b10 	vmov	r0, r1, d0
 800bd36:	4a20      	ldr	r2, [pc, #128]	; (800bdb8 <sin+0x88>)
 800bd38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	dc07      	bgt.n	800bd50 <sin+0x20>
 800bd40:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800bdb0 <sin+0x80>
 800bd44:	2000      	movs	r0, #0
 800bd46:	f002 f817 	bl	800dd78 <__kernel_sin>
 800bd4a:	ec51 0b10 	vmov	r0, r1, d0
 800bd4e:	e007      	b.n	800bd60 <sin+0x30>
 800bd50:	4a1a      	ldr	r2, [pc, #104]	; (800bdbc <sin+0x8c>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	dd09      	ble.n	800bd6a <sin+0x3a>
 800bd56:	ee10 2a10 	vmov	r2, s0
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	f7f4 fa94 	bl	8000288 <__aeabi_dsub>
 800bd60:	ec41 0b10 	vmov	d0, r0, r1
 800bd64:	b005      	add	sp, #20
 800bd66:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd6a:	4668      	mov	r0, sp
 800bd6c:	f001 f958 	bl	800d020 <__ieee754_rem_pio2>
 800bd70:	f000 0003 	and.w	r0, r0, #3
 800bd74:	2801      	cmp	r0, #1
 800bd76:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bd7a:	ed9d 0b00 	vldr	d0, [sp]
 800bd7e:	d004      	beq.n	800bd8a <sin+0x5a>
 800bd80:	2802      	cmp	r0, #2
 800bd82:	d005      	beq.n	800bd90 <sin+0x60>
 800bd84:	b970      	cbnz	r0, 800bda4 <sin+0x74>
 800bd86:	2001      	movs	r0, #1
 800bd88:	e7dd      	b.n	800bd46 <sin+0x16>
 800bd8a:	f001 fbed 	bl	800d568 <__kernel_cos>
 800bd8e:	e7dc      	b.n	800bd4a <sin+0x1a>
 800bd90:	2001      	movs	r0, #1
 800bd92:	f001 fff1 	bl	800dd78 <__kernel_sin>
 800bd96:	ec53 2b10 	vmov	r2, r3, d0
 800bd9a:	ee10 0a10 	vmov	r0, s0
 800bd9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bda2:	e7dd      	b.n	800bd60 <sin+0x30>
 800bda4:	f001 fbe0 	bl	800d568 <__kernel_cos>
 800bda8:	e7f5      	b.n	800bd96 <sin+0x66>
 800bdaa:	bf00      	nop
 800bdac:	f3af 8000 	nop.w
	...
 800bdb8:	3fe921fb 	.word	0x3fe921fb
 800bdbc:	7fefffff 	.word	0x7fefffff

0800bdc0 <atan2>:
 800bdc0:	f000 ba2e 	b.w	800c220 <__ieee754_atan2>

0800bdc4 <fmod>:
 800bdc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdc8:	ed2d 8b02 	vpush	{d8}
 800bdcc:	b08b      	sub	sp, #44	; 0x2c
 800bdce:	ec55 4b10 	vmov	r4, r5, d0
 800bdd2:	ec57 6b11 	vmov	r6, r7, d1
 800bdd6:	f000 fb01 	bl	800c3dc <__ieee754_fmod>
 800bdda:	4b2a      	ldr	r3, [pc, #168]	; (800be84 <fmod+0xc0>)
 800bddc:	eeb0 8a40 	vmov.f32	s16, s0
 800bde0:	eef0 8a60 	vmov.f32	s17, s1
 800bde4:	f993 8000 	ldrsb.w	r8, [r3]
 800bde8:	f1b8 3fff 	cmp.w	r8, #4294967295
 800bdec:	d030      	beq.n	800be50 <fmod+0x8c>
 800bdee:	4632      	mov	r2, r6
 800bdf0:	463b      	mov	r3, r7
 800bdf2:	4630      	mov	r0, r6
 800bdf4:	4639      	mov	r1, r7
 800bdf6:	f7f4 fe99 	bl	8000b2c <__aeabi_dcmpun>
 800bdfa:	bb48      	cbnz	r0, 800be50 <fmod+0x8c>
 800bdfc:	4622      	mov	r2, r4
 800bdfe:	462b      	mov	r3, r5
 800be00:	4620      	mov	r0, r4
 800be02:	4629      	mov	r1, r5
 800be04:	f7f4 fe92 	bl	8000b2c <__aeabi_dcmpun>
 800be08:	4681      	mov	r9, r0
 800be0a:	bb08      	cbnz	r0, 800be50 <fmod+0x8c>
 800be0c:	2200      	movs	r2, #0
 800be0e:	2300      	movs	r3, #0
 800be10:	4630      	mov	r0, r6
 800be12:	4639      	mov	r1, r7
 800be14:	f7f4 fe58 	bl	8000ac8 <__aeabi_dcmpeq>
 800be18:	b1d0      	cbz	r0, 800be50 <fmod+0x8c>
 800be1a:	2301      	movs	r3, #1
 800be1c:	9300      	str	r3, [sp, #0]
 800be1e:	4b1a      	ldr	r3, [pc, #104]	; (800be88 <fmod+0xc4>)
 800be20:	9301      	str	r3, [sp, #4]
 800be22:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800be26:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800be2a:	f8cd 9020 	str.w	r9, [sp, #32]
 800be2e:	f1b8 0f00 	cmp.w	r8, #0
 800be32:	d116      	bne.n	800be62 <fmod+0x9e>
 800be34:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800be38:	4668      	mov	r0, sp
 800be3a:	f002 fa91 	bl	800e360 <matherr>
 800be3e:	b1d8      	cbz	r0, 800be78 <fmod+0xb4>
 800be40:	9b08      	ldr	r3, [sp, #32]
 800be42:	b11b      	cbz	r3, 800be4c <fmod+0x88>
 800be44:	f7ff fd68 	bl	800b918 <__errno>
 800be48:	9b08      	ldr	r3, [sp, #32]
 800be4a:	6003      	str	r3, [r0, #0]
 800be4c:	ed9d 8b06 	vldr	d8, [sp, #24]
 800be50:	eeb0 0a48 	vmov.f32	s0, s16
 800be54:	eef0 0a68 	vmov.f32	s1, s17
 800be58:	b00b      	add	sp, #44	; 0x2c
 800be5a:	ecbd 8b02 	vpop	{d8}
 800be5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be62:	2200      	movs	r2, #0
 800be64:	2300      	movs	r3, #0
 800be66:	4610      	mov	r0, r2
 800be68:	4619      	mov	r1, r3
 800be6a:	f7f4 fcef 	bl	800084c <__aeabi_ddiv>
 800be6e:	f1b8 0f02 	cmp.w	r8, #2
 800be72:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be76:	d1df      	bne.n	800be38 <fmod+0x74>
 800be78:	f7ff fd4e 	bl	800b918 <__errno>
 800be7c:	2321      	movs	r3, #33	; 0x21
 800be7e:	6003      	str	r3, [r0, #0]
 800be80:	e7de      	b.n	800be40 <fmod+0x7c>
 800be82:	bf00      	nop
 800be84:	200009c0 	.word	0x200009c0
 800be88:	0800e8fd 	.word	0x0800e8fd

0800be8c <pow>:
 800be8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be90:	ed2d 8b04 	vpush	{d8-d9}
 800be94:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800c168 <pow+0x2dc>
 800be98:	b08d      	sub	sp, #52	; 0x34
 800be9a:	ec57 6b10 	vmov	r6, r7, d0
 800be9e:	ec55 4b11 	vmov	r4, r5, d1
 800bea2:	f000 fbad 	bl	800c600 <__ieee754_pow>
 800bea6:	f999 3000 	ldrsb.w	r3, [r9]
 800beaa:	9300      	str	r3, [sp, #0]
 800beac:	3301      	adds	r3, #1
 800beae:	eeb0 8a40 	vmov.f32	s16, s0
 800beb2:	eef0 8a60 	vmov.f32	s17, s1
 800beb6:	46c8      	mov	r8, r9
 800beb8:	d05f      	beq.n	800bf7a <pow+0xee>
 800beba:	4622      	mov	r2, r4
 800bebc:	462b      	mov	r3, r5
 800bebe:	4620      	mov	r0, r4
 800bec0:	4629      	mov	r1, r5
 800bec2:	f7f4 fe33 	bl	8000b2c <__aeabi_dcmpun>
 800bec6:	4683      	mov	fp, r0
 800bec8:	2800      	cmp	r0, #0
 800beca:	d156      	bne.n	800bf7a <pow+0xee>
 800becc:	4632      	mov	r2, r6
 800bece:	463b      	mov	r3, r7
 800bed0:	4630      	mov	r0, r6
 800bed2:	4639      	mov	r1, r7
 800bed4:	f7f4 fe2a 	bl	8000b2c <__aeabi_dcmpun>
 800bed8:	9001      	str	r0, [sp, #4]
 800beda:	b1e8      	cbz	r0, 800bf18 <pow+0x8c>
 800bedc:	2200      	movs	r2, #0
 800bede:	2300      	movs	r3, #0
 800bee0:	4620      	mov	r0, r4
 800bee2:	4629      	mov	r1, r5
 800bee4:	f7f4 fdf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800bee8:	2800      	cmp	r0, #0
 800beea:	d046      	beq.n	800bf7a <pow+0xee>
 800beec:	2301      	movs	r3, #1
 800beee:	9302      	str	r3, [sp, #8]
 800bef0:	4b96      	ldr	r3, [pc, #600]	; (800c14c <pow+0x2c0>)
 800bef2:	9303      	str	r3, [sp, #12]
 800bef4:	4b96      	ldr	r3, [pc, #600]	; (800c150 <pow+0x2c4>)
 800bef6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800befa:	2200      	movs	r2, #0
 800befc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bf00:	9b00      	ldr	r3, [sp, #0]
 800bf02:	2b02      	cmp	r3, #2
 800bf04:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bf08:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bf0c:	d033      	beq.n	800bf76 <pow+0xea>
 800bf0e:	a802      	add	r0, sp, #8
 800bf10:	f002 fa26 	bl	800e360 <matherr>
 800bf14:	bb48      	cbnz	r0, 800bf6a <pow+0xde>
 800bf16:	e05d      	b.n	800bfd4 <pow+0x148>
 800bf18:	f04f 0a00 	mov.w	sl, #0
 800bf1c:	f04f 0b00 	mov.w	fp, #0
 800bf20:	4652      	mov	r2, sl
 800bf22:	465b      	mov	r3, fp
 800bf24:	4630      	mov	r0, r6
 800bf26:	4639      	mov	r1, r7
 800bf28:	f7f4 fdce 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf2c:	ec4b ab19 	vmov	d9, sl, fp
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d054      	beq.n	800bfde <pow+0x152>
 800bf34:	4652      	mov	r2, sl
 800bf36:	465b      	mov	r3, fp
 800bf38:	4620      	mov	r0, r4
 800bf3a:	4629      	mov	r1, r5
 800bf3c:	f7f4 fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf40:	4680      	mov	r8, r0
 800bf42:	b318      	cbz	r0, 800bf8c <pow+0x100>
 800bf44:	2301      	movs	r3, #1
 800bf46:	9302      	str	r3, [sp, #8]
 800bf48:	4b80      	ldr	r3, [pc, #512]	; (800c14c <pow+0x2c0>)
 800bf4a:	9303      	str	r3, [sp, #12]
 800bf4c:	9b01      	ldr	r3, [sp, #4]
 800bf4e:	930a      	str	r3, [sp, #40]	; 0x28
 800bf50:	9b00      	ldr	r3, [sp, #0]
 800bf52:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bf56:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bf5a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d0d5      	beq.n	800bf0e <pow+0x82>
 800bf62:	4b7b      	ldr	r3, [pc, #492]	; (800c150 <pow+0x2c4>)
 800bf64:	2200      	movs	r2, #0
 800bf66:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bf6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf6c:	b11b      	cbz	r3, 800bf76 <pow+0xea>
 800bf6e:	f7ff fcd3 	bl	800b918 <__errno>
 800bf72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf74:	6003      	str	r3, [r0, #0]
 800bf76:	ed9d 8b08 	vldr	d8, [sp, #32]
 800bf7a:	eeb0 0a48 	vmov.f32	s0, s16
 800bf7e:	eef0 0a68 	vmov.f32	s1, s17
 800bf82:	b00d      	add	sp, #52	; 0x34
 800bf84:	ecbd 8b04 	vpop	{d8-d9}
 800bf88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf8c:	ec45 4b10 	vmov	d0, r4, r5
 800bf90:	f002 f957 	bl	800e242 <finite>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	d0f0      	beq.n	800bf7a <pow+0xee>
 800bf98:	4652      	mov	r2, sl
 800bf9a:	465b      	mov	r3, fp
 800bf9c:	4620      	mov	r0, r4
 800bf9e:	4629      	mov	r1, r5
 800bfa0:	f7f4 fd9c 	bl	8000adc <__aeabi_dcmplt>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d0e8      	beq.n	800bf7a <pow+0xee>
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	9302      	str	r3, [sp, #8]
 800bfac:	4b67      	ldr	r3, [pc, #412]	; (800c14c <pow+0x2c0>)
 800bfae:	9303      	str	r3, [sp, #12]
 800bfb0:	f999 3000 	ldrsb.w	r3, [r9]
 800bfb4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800bfb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bfbc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bfc0:	b913      	cbnz	r3, 800bfc8 <pow+0x13c>
 800bfc2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bfc6:	e7a2      	b.n	800bf0e <pow+0x82>
 800bfc8:	4962      	ldr	r1, [pc, #392]	; (800c154 <pow+0x2c8>)
 800bfca:	2000      	movs	r0, #0
 800bfcc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bfd0:	2b02      	cmp	r3, #2
 800bfd2:	d19c      	bne.n	800bf0e <pow+0x82>
 800bfd4:	f7ff fca0 	bl	800b918 <__errno>
 800bfd8:	2321      	movs	r3, #33	; 0x21
 800bfda:	6003      	str	r3, [r0, #0]
 800bfdc:	e7c5      	b.n	800bf6a <pow+0xde>
 800bfde:	eeb0 0a48 	vmov.f32	s0, s16
 800bfe2:	eef0 0a68 	vmov.f32	s1, s17
 800bfe6:	f002 f92c 	bl	800e242 <finite>
 800bfea:	9000      	str	r0, [sp, #0]
 800bfec:	2800      	cmp	r0, #0
 800bfee:	f040 8081 	bne.w	800c0f4 <pow+0x268>
 800bff2:	ec47 6b10 	vmov	d0, r6, r7
 800bff6:	f002 f924 	bl	800e242 <finite>
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d07a      	beq.n	800c0f4 <pow+0x268>
 800bffe:	ec45 4b10 	vmov	d0, r4, r5
 800c002:	f002 f91e 	bl	800e242 <finite>
 800c006:	2800      	cmp	r0, #0
 800c008:	d074      	beq.n	800c0f4 <pow+0x268>
 800c00a:	ec53 2b18 	vmov	r2, r3, d8
 800c00e:	ee18 0a10 	vmov	r0, s16
 800c012:	4619      	mov	r1, r3
 800c014:	f7f4 fd8a 	bl	8000b2c <__aeabi_dcmpun>
 800c018:	f999 9000 	ldrsb.w	r9, [r9]
 800c01c:	4b4b      	ldr	r3, [pc, #300]	; (800c14c <pow+0x2c0>)
 800c01e:	b1b0      	cbz	r0, 800c04e <pow+0x1c2>
 800c020:	2201      	movs	r2, #1
 800c022:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c026:	9b00      	ldr	r3, [sp, #0]
 800c028:	930a      	str	r3, [sp, #40]	; 0x28
 800c02a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c02e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c032:	f1b9 0f00 	cmp.w	r9, #0
 800c036:	d0c4      	beq.n	800bfc2 <pow+0x136>
 800c038:	4652      	mov	r2, sl
 800c03a:	465b      	mov	r3, fp
 800c03c:	4650      	mov	r0, sl
 800c03e:	4659      	mov	r1, fp
 800c040:	f7f4 fc04 	bl	800084c <__aeabi_ddiv>
 800c044:	f1b9 0f02 	cmp.w	r9, #2
 800c048:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c04c:	e7c1      	b.n	800bfd2 <pow+0x146>
 800c04e:	2203      	movs	r2, #3
 800c050:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c054:	900a      	str	r0, [sp, #40]	; 0x28
 800c056:	4629      	mov	r1, r5
 800c058:	4620      	mov	r0, r4
 800c05a:	2200      	movs	r2, #0
 800c05c:	4b3e      	ldr	r3, [pc, #248]	; (800c158 <pow+0x2cc>)
 800c05e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c062:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c066:	f7f4 fac7 	bl	80005f8 <__aeabi_dmul>
 800c06a:	4604      	mov	r4, r0
 800c06c:	460d      	mov	r5, r1
 800c06e:	f1b9 0f00 	cmp.w	r9, #0
 800c072:	d124      	bne.n	800c0be <pow+0x232>
 800c074:	4b39      	ldr	r3, [pc, #228]	; (800c15c <pow+0x2d0>)
 800c076:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c07a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c07e:	4630      	mov	r0, r6
 800c080:	4652      	mov	r2, sl
 800c082:	465b      	mov	r3, fp
 800c084:	4639      	mov	r1, r7
 800c086:	f7f4 fd29 	bl	8000adc <__aeabi_dcmplt>
 800c08a:	2800      	cmp	r0, #0
 800c08c:	d056      	beq.n	800c13c <pow+0x2b0>
 800c08e:	ec45 4b10 	vmov	d0, r4, r5
 800c092:	f002 f971 	bl	800e378 <rint>
 800c096:	4622      	mov	r2, r4
 800c098:	462b      	mov	r3, r5
 800c09a:	ec51 0b10 	vmov	r0, r1, d0
 800c09e:	f7f4 fd13 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0a2:	b920      	cbnz	r0, 800c0ae <pow+0x222>
 800c0a4:	4b2e      	ldr	r3, [pc, #184]	; (800c160 <pow+0x2d4>)
 800c0a6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c0aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c0ae:	f998 3000 	ldrsb.w	r3, [r8]
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	d142      	bne.n	800c13c <pow+0x2b0>
 800c0b6:	f7ff fc2f 	bl	800b918 <__errno>
 800c0ba:	2322      	movs	r3, #34	; 0x22
 800c0bc:	e78d      	b.n	800bfda <pow+0x14e>
 800c0be:	4b29      	ldr	r3, [pc, #164]	; (800c164 <pow+0x2d8>)
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	4652      	mov	r2, sl
 800c0ca:	465b      	mov	r3, fp
 800c0cc:	4639      	mov	r1, r7
 800c0ce:	f7f4 fd05 	bl	8000adc <__aeabi_dcmplt>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	d0eb      	beq.n	800c0ae <pow+0x222>
 800c0d6:	ec45 4b10 	vmov	d0, r4, r5
 800c0da:	f002 f94d 	bl	800e378 <rint>
 800c0de:	4622      	mov	r2, r4
 800c0e0:	462b      	mov	r3, r5
 800c0e2:	ec51 0b10 	vmov	r0, r1, d0
 800c0e6:	f7f4 fcef 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0ea:	2800      	cmp	r0, #0
 800c0ec:	d1df      	bne.n	800c0ae <pow+0x222>
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	4b18      	ldr	r3, [pc, #96]	; (800c154 <pow+0x2c8>)
 800c0f2:	e7da      	b.n	800c0aa <pow+0x21e>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	ec51 0b18 	vmov	r0, r1, d8
 800c0fc:	f7f4 fce4 	bl	8000ac8 <__aeabi_dcmpeq>
 800c100:	2800      	cmp	r0, #0
 800c102:	f43f af3a 	beq.w	800bf7a <pow+0xee>
 800c106:	ec47 6b10 	vmov	d0, r6, r7
 800c10a:	f002 f89a 	bl	800e242 <finite>
 800c10e:	2800      	cmp	r0, #0
 800c110:	f43f af33 	beq.w	800bf7a <pow+0xee>
 800c114:	ec45 4b10 	vmov	d0, r4, r5
 800c118:	f002 f893 	bl	800e242 <finite>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	f43f af2c 	beq.w	800bf7a <pow+0xee>
 800c122:	2304      	movs	r3, #4
 800c124:	9302      	str	r3, [sp, #8]
 800c126:	4b09      	ldr	r3, [pc, #36]	; (800c14c <pow+0x2c0>)
 800c128:	9303      	str	r3, [sp, #12]
 800c12a:	2300      	movs	r3, #0
 800c12c:	930a      	str	r3, [sp, #40]	; 0x28
 800c12e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c132:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c136:	ed8d 9b08 	vstr	d9, [sp, #32]
 800c13a:	e7b8      	b.n	800c0ae <pow+0x222>
 800c13c:	a802      	add	r0, sp, #8
 800c13e:	f002 f90f 	bl	800e360 <matherr>
 800c142:	2800      	cmp	r0, #0
 800c144:	f47f af11 	bne.w	800bf6a <pow+0xde>
 800c148:	e7b5      	b.n	800c0b6 <pow+0x22a>
 800c14a:	bf00      	nop
 800c14c:	0800e902 	.word	0x0800e902
 800c150:	3ff00000 	.word	0x3ff00000
 800c154:	fff00000 	.word	0xfff00000
 800c158:	3fe00000 	.word	0x3fe00000
 800c15c:	47efffff 	.word	0x47efffff
 800c160:	c7efffff 	.word	0xc7efffff
 800c164:	7ff00000 	.word	0x7ff00000
 800c168:	200009c0 	.word	0x200009c0

0800c16c <sqrt>:
 800c16c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c170:	ed2d 8b02 	vpush	{d8}
 800c174:	b08b      	sub	sp, #44	; 0x2c
 800c176:	ec55 4b10 	vmov	r4, r5, d0
 800c17a:	f001 f943 	bl	800d404 <__ieee754_sqrt>
 800c17e:	4b26      	ldr	r3, [pc, #152]	; (800c218 <sqrt+0xac>)
 800c180:	eeb0 8a40 	vmov.f32	s16, s0
 800c184:	eef0 8a60 	vmov.f32	s17, s1
 800c188:	f993 6000 	ldrsb.w	r6, [r3]
 800c18c:	1c73      	adds	r3, r6, #1
 800c18e:	d02a      	beq.n	800c1e6 <sqrt+0x7a>
 800c190:	4622      	mov	r2, r4
 800c192:	462b      	mov	r3, r5
 800c194:	4620      	mov	r0, r4
 800c196:	4629      	mov	r1, r5
 800c198:	f7f4 fcc8 	bl	8000b2c <__aeabi_dcmpun>
 800c19c:	4607      	mov	r7, r0
 800c19e:	bb10      	cbnz	r0, 800c1e6 <sqrt+0x7a>
 800c1a0:	f04f 0800 	mov.w	r8, #0
 800c1a4:	f04f 0900 	mov.w	r9, #0
 800c1a8:	4642      	mov	r2, r8
 800c1aa:	464b      	mov	r3, r9
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7f4 fc94 	bl	8000adc <__aeabi_dcmplt>
 800c1b4:	b1b8      	cbz	r0, 800c1e6 <sqrt+0x7a>
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	9300      	str	r3, [sp, #0]
 800c1ba:	4b18      	ldr	r3, [pc, #96]	; (800c21c <sqrt+0xb0>)
 800c1bc:	9301      	str	r3, [sp, #4]
 800c1be:	9708      	str	r7, [sp, #32]
 800c1c0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c1c4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c1c8:	b9b6      	cbnz	r6, 800c1f8 <sqrt+0x8c>
 800c1ca:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800c1ce:	4668      	mov	r0, sp
 800c1d0:	f002 f8c6 	bl	800e360 <matherr>
 800c1d4:	b1d0      	cbz	r0, 800c20c <sqrt+0xa0>
 800c1d6:	9b08      	ldr	r3, [sp, #32]
 800c1d8:	b11b      	cbz	r3, 800c1e2 <sqrt+0x76>
 800c1da:	f7ff fb9d 	bl	800b918 <__errno>
 800c1de:	9b08      	ldr	r3, [sp, #32]
 800c1e0:	6003      	str	r3, [r0, #0]
 800c1e2:	ed9d 8b06 	vldr	d8, [sp, #24]
 800c1e6:	eeb0 0a48 	vmov.f32	s0, s16
 800c1ea:	eef0 0a68 	vmov.f32	s1, s17
 800c1ee:	b00b      	add	sp, #44	; 0x2c
 800c1f0:	ecbd 8b02 	vpop	{d8}
 800c1f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1f8:	4642      	mov	r2, r8
 800c1fa:	464b      	mov	r3, r9
 800c1fc:	4640      	mov	r0, r8
 800c1fe:	4649      	mov	r1, r9
 800c200:	f7f4 fb24 	bl	800084c <__aeabi_ddiv>
 800c204:	2e02      	cmp	r6, #2
 800c206:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c20a:	d1e0      	bne.n	800c1ce <sqrt+0x62>
 800c20c:	f7ff fb84 	bl	800b918 <__errno>
 800c210:	2321      	movs	r3, #33	; 0x21
 800c212:	6003      	str	r3, [r0, #0]
 800c214:	e7df      	b.n	800c1d6 <sqrt+0x6a>
 800c216:	bf00      	nop
 800c218:	200009c0 	.word	0x200009c0
 800c21c:	0800e906 	.word	0x0800e906

0800c220 <__ieee754_atan2>:
 800c220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c224:	ec57 6b11 	vmov	r6, r7, d1
 800c228:	4273      	negs	r3, r6
 800c22a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c22e:	4333      	orrs	r3, r6
 800c230:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800c3d8 <__ieee754_atan2+0x1b8>
 800c234:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c238:	4573      	cmp	r3, lr
 800c23a:	ec51 0b10 	vmov	r0, r1, d0
 800c23e:	ee11 8a10 	vmov	r8, s2
 800c242:	d80a      	bhi.n	800c25a <__ieee754_atan2+0x3a>
 800c244:	4244      	negs	r4, r0
 800c246:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c24a:	4304      	orrs	r4, r0
 800c24c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c250:	4574      	cmp	r4, lr
 800c252:	468c      	mov	ip, r1
 800c254:	ee10 9a10 	vmov	r9, s0
 800c258:	d907      	bls.n	800c26a <__ieee754_atan2+0x4a>
 800c25a:	4632      	mov	r2, r6
 800c25c:	463b      	mov	r3, r7
 800c25e:	f7f4 f815 	bl	800028c <__adddf3>
 800c262:	ec41 0b10 	vmov	d0, r0, r1
 800c266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c26a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c26e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c272:	4334      	orrs	r4, r6
 800c274:	d103      	bne.n	800c27e <__ieee754_atan2+0x5e>
 800c276:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c27a:	f001 be39 	b.w	800def0 <atan>
 800c27e:	17bc      	asrs	r4, r7, #30
 800c280:	f004 0402 	and.w	r4, r4, #2
 800c284:	ea53 0909 	orrs.w	r9, r3, r9
 800c288:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c28c:	d107      	bne.n	800c29e <__ieee754_atan2+0x7e>
 800c28e:	2c02      	cmp	r4, #2
 800c290:	d073      	beq.n	800c37a <__ieee754_atan2+0x15a>
 800c292:	2c03      	cmp	r4, #3
 800c294:	d1e5      	bne.n	800c262 <__ieee754_atan2+0x42>
 800c296:	a13e      	add	r1, pc, #248	; (adr r1, 800c390 <__ieee754_atan2+0x170>)
 800c298:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c29c:	e7e1      	b.n	800c262 <__ieee754_atan2+0x42>
 800c29e:	ea52 0808 	orrs.w	r8, r2, r8
 800c2a2:	d106      	bne.n	800c2b2 <__ieee754_atan2+0x92>
 800c2a4:	f1bc 0f00 	cmp.w	ip, #0
 800c2a8:	da6b      	bge.n	800c382 <__ieee754_atan2+0x162>
 800c2aa:	a13b      	add	r1, pc, #236	; (adr r1, 800c398 <__ieee754_atan2+0x178>)
 800c2ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2b0:	e7d7      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2b2:	4572      	cmp	r2, lr
 800c2b4:	d120      	bne.n	800c2f8 <__ieee754_atan2+0xd8>
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d111      	bne.n	800c2de <__ieee754_atan2+0xbe>
 800c2ba:	2c02      	cmp	r4, #2
 800c2bc:	d007      	beq.n	800c2ce <__ieee754_atan2+0xae>
 800c2be:	2c03      	cmp	r4, #3
 800c2c0:	d009      	beq.n	800c2d6 <__ieee754_atan2+0xb6>
 800c2c2:	2c01      	cmp	r4, #1
 800c2c4:	d155      	bne.n	800c372 <__ieee754_atan2+0x152>
 800c2c6:	a136      	add	r1, pc, #216	; (adr r1, 800c3a0 <__ieee754_atan2+0x180>)
 800c2c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2cc:	e7c9      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2ce:	a136      	add	r1, pc, #216	; (adr r1, 800c3a8 <__ieee754_atan2+0x188>)
 800c2d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2d4:	e7c5      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2d6:	a136      	add	r1, pc, #216	; (adr r1, 800c3b0 <__ieee754_atan2+0x190>)
 800c2d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2dc:	e7c1      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2de:	2c02      	cmp	r4, #2
 800c2e0:	d04b      	beq.n	800c37a <__ieee754_atan2+0x15a>
 800c2e2:	2c03      	cmp	r4, #3
 800c2e4:	d0d7      	beq.n	800c296 <__ieee754_atan2+0x76>
 800c2e6:	2c01      	cmp	r4, #1
 800c2e8:	f04f 0000 	mov.w	r0, #0
 800c2ec:	d102      	bne.n	800c2f4 <__ieee754_atan2+0xd4>
 800c2ee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800c2f2:	e7b6      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2f4:	2100      	movs	r1, #0
 800c2f6:	e7b4      	b.n	800c262 <__ieee754_atan2+0x42>
 800c2f8:	4573      	cmp	r3, lr
 800c2fa:	d0d3      	beq.n	800c2a4 <__ieee754_atan2+0x84>
 800c2fc:	1a9b      	subs	r3, r3, r2
 800c2fe:	151b      	asrs	r3, r3, #20
 800c300:	2b3c      	cmp	r3, #60	; 0x3c
 800c302:	dc1e      	bgt.n	800c342 <__ieee754_atan2+0x122>
 800c304:	2f00      	cmp	r7, #0
 800c306:	da01      	bge.n	800c30c <__ieee754_atan2+0xec>
 800c308:	333c      	adds	r3, #60	; 0x3c
 800c30a:	db1e      	blt.n	800c34a <__ieee754_atan2+0x12a>
 800c30c:	4632      	mov	r2, r6
 800c30e:	463b      	mov	r3, r7
 800c310:	f7f4 fa9c 	bl	800084c <__aeabi_ddiv>
 800c314:	ec41 0b10 	vmov	d0, r0, r1
 800c318:	f001 ff8a 	bl	800e230 <fabs>
 800c31c:	f001 fde8 	bl	800def0 <atan>
 800c320:	ec51 0b10 	vmov	r0, r1, d0
 800c324:	2c01      	cmp	r4, #1
 800c326:	d013      	beq.n	800c350 <__ieee754_atan2+0x130>
 800c328:	2c02      	cmp	r4, #2
 800c32a:	d015      	beq.n	800c358 <__ieee754_atan2+0x138>
 800c32c:	2c00      	cmp	r4, #0
 800c32e:	d098      	beq.n	800c262 <__ieee754_atan2+0x42>
 800c330:	a321      	add	r3, pc, #132	; (adr r3, 800c3b8 <__ieee754_atan2+0x198>)
 800c332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c336:	f7f3 ffa7 	bl	8000288 <__aeabi_dsub>
 800c33a:	a321      	add	r3, pc, #132	; (adr r3, 800c3c0 <__ieee754_atan2+0x1a0>)
 800c33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c340:	e014      	b.n	800c36c <__ieee754_atan2+0x14c>
 800c342:	a121      	add	r1, pc, #132	; (adr r1, 800c3c8 <__ieee754_atan2+0x1a8>)
 800c344:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c348:	e7ec      	b.n	800c324 <__ieee754_atan2+0x104>
 800c34a:	2000      	movs	r0, #0
 800c34c:	2100      	movs	r1, #0
 800c34e:	e7e9      	b.n	800c324 <__ieee754_atan2+0x104>
 800c350:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c354:	4619      	mov	r1, r3
 800c356:	e784      	b.n	800c262 <__ieee754_atan2+0x42>
 800c358:	a317      	add	r3, pc, #92	; (adr r3, 800c3b8 <__ieee754_atan2+0x198>)
 800c35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35e:	f7f3 ff93 	bl	8000288 <__aeabi_dsub>
 800c362:	4602      	mov	r2, r0
 800c364:	460b      	mov	r3, r1
 800c366:	a116      	add	r1, pc, #88	; (adr r1, 800c3c0 <__ieee754_atan2+0x1a0>)
 800c368:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c36c:	f7f3 ff8c 	bl	8000288 <__aeabi_dsub>
 800c370:	e777      	b.n	800c262 <__ieee754_atan2+0x42>
 800c372:	a117      	add	r1, pc, #92	; (adr r1, 800c3d0 <__ieee754_atan2+0x1b0>)
 800c374:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c378:	e773      	b.n	800c262 <__ieee754_atan2+0x42>
 800c37a:	a111      	add	r1, pc, #68	; (adr r1, 800c3c0 <__ieee754_atan2+0x1a0>)
 800c37c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c380:	e76f      	b.n	800c262 <__ieee754_atan2+0x42>
 800c382:	a111      	add	r1, pc, #68	; (adr r1, 800c3c8 <__ieee754_atan2+0x1a8>)
 800c384:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c388:	e76b      	b.n	800c262 <__ieee754_atan2+0x42>
 800c38a:	bf00      	nop
 800c38c:	f3af 8000 	nop.w
 800c390:	54442d18 	.word	0x54442d18
 800c394:	c00921fb 	.word	0xc00921fb
 800c398:	54442d18 	.word	0x54442d18
 800c39c:	bff921fb 	.word	0xbff921fb
 800c3a0:	54442d18 	.word	0x54442d18
 800c3a4:	bfe921fb 	.word	0xbfe921fb
 800c3a8:	7f3321d2 	.word	0x7f3321d2
 800c3ac:	4002d97c 	.word	0x4002d97c
 800c3b0:	7f3321d2 	.word	0x7f3321d2
 800c3b4:	c002d97c 	.word	0xc002d97c
 800c3b8:	33145c07 	.word	0x33145c07
 800c3bc:	3ca1a626 	.word	0x3ca1a626
 800c3c0:	54442d18 	.word	0x54442d18
 800c3c4:	400921fb 	.word	0x400921fb
 800c3c8:	54442d18 	.word	0x54442d18
 800c3cc:	3ff921fb 	.word	0x3ff921fb
 800c3d0:	54442d18 	.word	0x54442d18
 800c3d4:	3fe921fb 	.word	0x3fe921fb
 800c3d8:	7ff00000 	.word	0x7ff00000

0800c3dc <__ieee754_fmod>:
 800c3dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3e0:	ec53 2b11 	vmov	r2, r3, d1
 800c3e4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800c3e8:	ea5e 0402 	orrs.w	r4, lr, r2
 800c3ec:	ec51 0b10 	vmov	r0, r1, d0
 800c3f0:	461e      	mov	r6, r3
 800c3f2:	ee11 5a10 	vmov	r5, s2
 800c3f6:	4694      	mov	ip, r2
 800c3f8:	d00c      	beq.n	800c414 <__ieee754_fmod+0x38>
 800c3fa:	4c7a      	ldr	r4, [pc, #488]	; (800c5e4 <__ieee754_fmod+0x208>)
 800c3fc:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800c400:	45a0      	cmp	r8, r4
 800c402:	4689      	mov	r9, r1
 800c404:	dc06      	bgt.n	800c414 <__ieee754_fmod+0x38>
 800c406:	4254      	negs	r4, r2
 800c408:	4314      	orrs	r4, r2
 800c40a:	4f77      	ldr	r7, [pc, #476]	; (800c5e8 <__ieee754_fmod+0x20c>)
 800c40c:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800c410:	42bc      	cmp	r4, r7
 800c412:	d909      	bls.n	800c428 <__ieee754_fmod+0x4c>
 800c414:	f7f4 f8f0 	bl	80005f8 <__aeabi_dmul>
 800c418:	4602      	mov	r2, r0
 800c41a:	460b      	mov	r3, r1
 800c41c:	f7f4 fa16 	bl	800084c <__aeabi_ddiv>
 800c420:	ec41 0b10 	vmov	d0, r0, r1
 800c424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c428:	45f0      	cmp	r8, lr
 800c42a:	ee10 2a10 	vmov	r2, s0
 800c42e:	4607      	mov	r7, r0
 800c430:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800c434:	dc0a      	bgt.n	800c44c <__ieee754_fmod+0x70>
 800c436:	dbf3      	blt.n	800c420 <__ieee754_fmod+0x44>
 800c438:	42a8      	cmp	r0, r5
 800c43a:	d3f1      	bcc.n	800c420 <__ieee754_fmod+0x44>
 800c43c:	d106      	bne.n	800c44c <__ieee754_fmod+0x70>
 800c43e:	496b      	ldr	r1, [pc, #428]	; (800c5ec <__ieee754_fmod+0x210>)
 800c440:	0fe4      	lsrs	r4, r4, #31
 800c442:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c446:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c44a:	e7e9      	b.n	800c420 <__ieee754_fmod+0x44>
 800c44c:	4b68      	ldr	r3, [pc, #416]	; (800c5f0 <__ieee754_fmod+0x214>)
 800c44e:	4598      	cmp	r8, r3
 800c450:	dc49      	bgt.n	800c4e6 <__ieee754_fmod+0x10a>
 800c452:	f1b8 0f00 	cmp.w	r8, #0
 800c456:	d13d      	bne.n	800c4d4 <__ieee754_fmod+0xf8>
 800c458:	4866      	ldr	r0, [pc, #408]	; (800c5f4 <__ieee754_fmod+0x218>)
 800c45a:	4611      	mov	r1, r2
 800c45c:	2900      	cmp	r1, #0
 800c45e:	dc36      	bgt.n	800c4ce <__ieee754_fmod+0xf2>
 800c460:	459e      	cmp	lr, r3
 800c462:	dc51      	bgt.n	800c508 <__ieee754_fmod+0x12c>
 800c464:	f1be 0f00 	cmp.w	lr, #0
 800c468:	d145      	bne.n	800c4f6 <__ieee754_fmod+0x11a>
 800c46a:	4b62      	ldr	r3, [pc, #392]	; (800c5f4 <__ieee754_fmod+0x218>)
 800c46c:	4629      	mov	r1, r5
 800c46e:	2900      	cmp	r1, #0
 800c470:	dc3e      	bgt.n	800c4f0 <__ieee754_fmod+0x114>
 800c472:	4961      	ldr	r1, [pc, #388]	; (800c5f8 <__ieee754_fmod+0x21c>)
 800c474:	4288      	cmp	r0, r1
 800c476:	db4c      	blt.n	800c512 <__ieee754_fmod+0x136>
 800c478:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800c47c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c480:	4a5d      	ldr	r2, [pc, #372]	; (800c5f8 <__ieee754_fmod+0x21c>)
 800c482:	4293      	cmp	r3, r2
 800c484:	db59      	blt.n	800c53a <__ieee754_fmod+0x15e>
 800c486:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800c48a:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800c48e:	1ac0      	subs	r0, r0, r3
 800c490:	1b8a      	subs	r2, r1, r6
 800c492:	eba7 050c 	sub.w	r5, r7, ip
 800c496:	2800      	cmp	r0, #0
 800c498:	d166      	bne.n	800c568 <__ieee754_fmod+0x18c>
 800c49a:	4567      	cmp	r7, ip
 800c49c:	bf38      	it	cc
 800c49e:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800c4a2:	2a00      	cmp	r2, #0
 800c4a4:	bfbc      	itt	lt
 800c4a6:	463d      	movlt	r5, r7
 800c4a8:	460a      	movlt	r2, r1
 800c4aa:	ea52 0105 	orrs.w	r1, r2, r5
 800c4ae:	d0c6      	beq.n	800c43e <__ieee754_fmod+0x62>
 800c4b0:	494f      	ldr	r1, [pc, #316]	; (800c5f0 <__ieee754_fmod+0x214>)
 800c4b2:	428a      	cmp	r2, r1
 800c4b4:	dd6d      	ble.n	800c592 <__ieee754_fmod+0x1b6>
 800c4b6:	4950      	ldr	r1, [pc, #320]	; (800c5f8 <__ieee754_fmod+0x21c>)
 800c4b8:	428b      	cmp	r3, r1
 800c4ba:	db70      	blt.n	800c59e <__ieee754_fmod+0x1c2>
 800c4bc:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800c4c0:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800c4c4:	4314      	orrs	r4, r2
 800c4c6:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	e7a8      	b.n	800c420 <__ieee754_fmod+0x44>
 800c4ce:	3801      	subs	r0, #1
 800c4d0:	0049      	lsls	r1, r1, #1
 800c4d2:	e7c3      	b.n	800c45c <__ieee754_fmod+0x80>
 800c4d4:	4848      	ldr	r0, [pc, #288]	; (800c5f8 <__ieee754_fmod+0x21c>)
 800c4d6:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800c4da:	0049      	lsls	r1, r1, #1
 800c4dc:	2900      	cmp	r1, #0
 800c4de:	f100 30ff 	add.w	r0, r0, #4294967295
 800c4e2:	dcfa      	bgt.n	800c4da <__ieee754_fmod+0xfe>
 800c4e4:	e7bc      	b.n	800c460 <__ieee754_fmod+0x84>
 800c4e6:	ea4f 5028 	mov.w	r0, r8, asr #20
 800c4ea:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800c4ee:	e7b7      	b.n	800c460 <__ieee754_fmod+0x84>
 800c4f0:	3b01      	subs	r3, #1
 800c4f2:	0049      	lsls	r1, r1, #1
 800c4f4:	e7bb      	b.n	800c46e <__ieee754_fmod+0x92>
 800c4f6:	4b40      	ldr	r3, [pc, #256]	; (800c5f8 <__ieee754_fmod+0x21c>)
 800c4f8:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800c4fc:	0049      	lsls	r1, r1, #1
 800c4fe:	2900      	cmp	r1, #0
 800c500:	f103 33ff 	add.w	r3, r3, #4294967295
 800c504:	dcfa      	bgt.n	800c4fc <__ieee754_fmod+0x120>
 800c506:	e7b4      	b.n	800c472 <__ieee754_fmod+0x96>
 800c508:	ea4f 532e 	mov.w	r3, lr, asr #20
 800c50c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c510:	e7af      	b.n	800c472 <__ieee754_fmod+0x96>
 800c512:	1a0f      	subs	r7, r1, r0
 800c514:	2f1f      	cmp	r7, #31
 800c516:	dc0a      	bgt.n	800c52e <__ieee754_fmod+0x152>
 800c518:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800c51c:	fa08 f807 	lsl.w	r8, r8, r7
 800c520:	fa22 f101 	lsr.w	r1, r2, r1
 800c524:	ea41 0108 	orr.w	r1, r1, r8
 800c528:	fa02 f707 	lsl.w	r7, r2, r7
 800c52c:	e7a8      	b.n	800c480 <__ieee754_fmod+0xa4>
 800c52e:	4933      	ldr	r1, [pc, #204]	; (800c5fc <__ieee754_fmod+0x220>)
 800c530:	1a09      	subs	r1, r1, r0
 800c532:	fa02 f101 	lsl.w	r1, r2, r1
 800c536:	2700      	movs	r7, #0
 800c538:	e7a2      	b.n	800c480 <__ieee754_fmod+0xa4>
 800c53a:	eba2 0c03 	sub.w	ip, r2, r3
 800c53e:	f1bc 0f1f 	cmp.w	ip, #31
 800c542:	dc0a      	bgt.n	800c55a <__ieee754_fmod+0x17e>
 800c544:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800c548:	fa0e fe0c 	lsl.w	lr, lr, ip
 800c54c:	fa25 f606 	lsr.w	r6, r5, r6
 800c550:	ea46 060e 	orr.w	r6, r6, lr
 800c554:	fa05 fc0c 	lsl.w	ip, r5, ip
 800c558:	e799      	b.n	800c48e <__ieee754_fmod+0xb2>
 800c55a:	4e28      	ldr	r6, [pc, #160]	; (800c5fc <__ieee754_fmod+0x220>)
 800c55c:	1af6      	subs	r6, r6, r3
 800c55e:	fa05 f606 	lsl.w	r6, r5, r6
 800c562:	f04f 0c00 	mov.w	ip, #0
 800c566:	e792      	b.n	800c48e <__ieee754_fmod+0xb2>
 800c568:	4567      	cmp	r7, ip
 800c56a:	bf38      	it	cc
 800c56c:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800c570:	2a00      	cmp	r2, #0
 800c572:	da05      	bge.n	800c580 <__ieee754_fmod+0x1a4>
 800c574:	0ffa      	lsrs	r2, r7, #31
 800c576:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c57a:	007f      	lsls	r7, r7, #1
 800c57c:	3801      	subs	r0, #1
 800c57e:	e787      	b.n	800c490 <__ieee754_fmod+0xb4>
 800c580:	ea52 0105 	orrs.w	r1, r2, r5
 800c584:	f43f af5b 	beq.w	800c43e <__ieee754_fmod+0x62>
 800c588:	0fe9      	lsrs	r1, r5, #31
 800c58a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800c58e:	006f      	lsls	r7, r5, #1
 800c590:	e7f4      	b.n	800c57c <__ieee754_fmod+0x1a0>
 800c592:	0fe8      	lsrs	r0, r5, #31
 800c594:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800c598:	006d      	lsls	r5, r5, #1
 800c59a:	3b01      	subs	r3, #1
 800c59c:	e789      	b.n	800c4b2 <__ieee754_fmod+0xd6>
 800c59e:	1ac9      	subs	r1, r1, r3
 800c5a0:	2914      	cmp	r1, #20
 800c5a2:	dc0a      	bgt.n	800c5ba <__ieee754_fmod+0x1de>
 800c5a4:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c5a8:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ac:	40cd      	lsrs	r5, r1
 800c5ae:	432b      	orrs	r3, r5
 800c5b0:	410a      	asrs	r2, r1
 800c5b2:	ea42 0104 	orr.w	r1, r2, r4
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	e732      	b.n	800c420 <__ieee754_fmod+0x44>
 800c5ba:	291f      	cmp	r1, #31
 800c5bc:	dc07      	bgt.n	800c5ce <__ieee754_fmod+0x1f2>
 800c5be:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c5c2:	40cd      	lsrs	r5, r1
 800c5c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c5c8:	432b      	orrs	r3, r5
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	e7f1      	b.n	800c5b2 <__ieee754_fmod+0x1d6>
 800c5ce:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800c5d2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800c5d6:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800c5da:	33e2      	adds	r3, #226	; 0xe2
 800c5dc:	fa42 f303 	asr.w	r3, r2, r3
 800c5e0:	e7f3      	b.n	800c5ca <__ieee754_fmod+0x1ee>
 800c5e2:	bf00      	nop
 800c5e4:	7fefffff 	.word	0x7fefffff
 800c5e8:	7ff00000 	.word	0x7ff00000
 800c5ec:	0800e910 	.word	0x0800e910
 800c5f0:	000fffff 	.word	0x000fffff
 800c5f4:	fffffbed 	.word	0xfffffbed
 800c5f8:	fffffc02 	.word	0xfffffc02
 800c5fc:	fffffbe2 	.word	0xfffffbe2

0800c600 <__ieee754_pow>:
 800c600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c604:	b091      	sub	sp, #68	; 0x44
 800c606:	ed8d 1b00 	vstr	d1, [sp]
 800c60a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c60e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c612:	ea58 0302 	orrs.w	r3, r8, r2
 800c616:	ec57 6b10 	vmov	r6, r7, d0
 800c61a:	f000 84be 	beq.w	800cf9a <__ieee754_pow+0x99a>
 800c61e:	4b7a      	ldr	r3, [pc, #488]	; (800c808 <__ieee754_pow+0x208>)
 800c620:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c624:	429c      	cmp	r4, r3
 800c626:	463d      	mov	r5, r7
 800c628:	ee10 aa10 	vmov	sl, s0
 800c62c:	dc09      	bgt.n	800c642 <__ieee754_pow+0x42>
 800c62e:	d103      	bne.n	800c638 <__ieee754_pow+0x38>
 800c630:	b93e      	cbnz	r6, 800c642 <__ieee754_pow+0x42>
 800c632:	45a0      	cmp	r8, r4
 800c634:	dc0d      	bgt.n	800c652 <__ieee754_pow+0x52>
 800c636:	e001      	b.n	800c63c <__ieee754_pow+0x3c>
 800c638:	4598      	cmp	r8, r3
 800c63a:	dc02      	bgt.n	800c642 <__ieee754_pow+0x42>
 800c63c:	4598      	cmp	r8, r3
 800c63e:	d10e      	bne.n	800c65e <__ieee754_pow+0x5e>
 800c640:	b16a      	cbz	r2, 800c65e <__ieee754_pow+0x5e>
 800c642:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c646:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c64a:	ea54 030a 	orrs.w	r3, r4, sl
 800c64e:	f000 84a4 	beq.w	800cf9a <__ieee754_pow+0x99a>
 800c652:	486e      	ldr	r0, [pc, #440]	; (800c80c <__ieee754_pow+0x20c>)
 800c654:	b011      	add	sp, #68	; 0x44
 800c656:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c65a:	f001 be85 	b.w	800e368 <nan>
 800c65e:	2d00      	cmp	r5, #0
 800c660:	da53      	bge.n	800c70a <__ieee754_pow+0x10a>
 800c662:	4b6b      	ldr	r3, [pc, #428]	; (800c810 <__ieee754_pow+0x210>)
 800c664:	4598      	cmp	r8, r3
 800c666:	dc4d      	bgt.n	800c704 <__ieee754_pow+0x104>
 800c668:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c66c:	4598      	cmp	r8, r3
 800c66e:	dd4c      	ble.n	800c70a <__ieee754_pow+0x10a>
 800c670:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c674:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c678:	2b14      	cmp	r3, #20
 800c67a:	dd26      	ble.n	800c6ca <__ieee754_pow+0xca>
 800c67c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c680:	fa22 f103 	lsr.w	r1, r2, r3
 800c684:	fa01 f303 	lsl.w	r3, r1, r3
 800c688:	4293      	cmp	r3, r2
 800c68a:	d13e      	bne.n	800c70a <__ieee754_pow+0x10a>
 800c68c:	f001 0101 	and.w	r1, r1, #1
 800c690:	f1c1 0b02 	rsb	fp, r1, #2
 800c694:	2a00      	cmp	r2, #0
 800c696:	d15b      	bne.n	800c750 <__ieee754_pow+0x150>
 800c698:	4b5b      	ldr	r3, [pc, #364]	; (800c808 <__ieee754_pow+0x208>)
 800c69a:	4598      	cmp	r8, r3
 800c69c:	d124      	bne.n	800c6e8 <__ieee754_pow+0xe8>
 800c69e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c6a2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c6a6:	ea53 030a 	orrs.w	r3, r3, sl
 800c6aa:	f000 8476 	beq.w	800cf9a <__ieee754_pow+0x99a>
 800c6ae:	4b59      	ldr	r3, [pc, #356]	; (800c814 <__ieee754_pow+0x214>)
 800c6b0:	429c      	cmp	r4, r3
 800c6b2:	dd2d      	ble.n	800c710 <__ieee754_pow+0x110>
 800c6b4:	f1b9 0f00 	cmp.w	r9, #0
 800c6b8:	f280 8473 	bge.w	800cfa2 <__ieee754_pow+0x9a2>
 800c6bc:	2000      	movs	r0, #0
 800c6be:	2100      	movs	r1, #0
 800c6c0:	ec41 0b10 	vmov	d0, r0, r1
 800c6c4:	b011      	add	sp, #68	; 0x44
 800c6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ca:	2a00      	cmp	r2, #0
 800c6cc:	d13e      	bne.n	800c74c <__ieee754_pow+0x14c>
 800c6ce:	f1c3 0314 	rsb	r3, r3, #20
 800c6d2:	fa48 f103 	asr.w	r1, r8, r3
 800c6d6:	fa01 f303 	lsl.w	r3, r1, r3
 800c6da:	4543      	cmp	r3, r8
 800c6dc:	f040 8469 	bne.w	800cfb2 <__ieee754_pow+0x9b2>
 800c6e0:	f001 0101 	and.w	r1, r1, #1
 800c6e4:	f1c1 0b02 	rsb	fp, r1, #2
 800c6e8:	4b4b      	ldr	r3, [pc, #300]	; (800c818 <__ieee754_pow+0x218>)
 800c6ea:	4598      	cmp	r8, r3
 800c6ec:	d118      	bne.n	800c720 <__ieee754_pow+0x120>
 800c6ee:	f1b9 0f00 	cmp.w	r9, #0
 800c6f2:	f280 845a 	bge.w	800cfaa <__ieee754_pow+0x9aa>
 800c6f6:	4948      	ldr	r1, [pc, #288]	; (800c818 <__ieee754_pow+0x218>)
 800c6f8:	4632      	mov	r2, r6
 800c6fa:	463b      	mov	r3, r7
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	f7f4 f8a5 	bl	800084c <__aeabi_ddiv>
 800c702:	e7dd      	b.n	800c6c0 <__ieee754_pow+0xc0>
 800c704:	f04f 0b02 	mov.w	fp, #2
 800c708:	e7c4      	b.n	800c694 <__ieee754_pow+0x94>
 800c70a:	f04f 0b00 	mov.w	fp, #0
 800c70e:	e7c1      	b.n	800c694 <__ieee754_pow+0x94>
 800c710:	f1b9 0f00 	cmp.w	r9, #0
 800c714:	dad2      	bge.n	800c6bc <__ieee754_pow+0xbc>
 800c716:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c71a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c71e:	e7cf      	b.n	800c6c0 <__ieee754_pow+0xc0>
 800c720:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c724:	d106      	bne.n	800c734 <__ieee754_pow+0x134>
 800c726:	4632      	mov	r2, r6
 800c728:	463b      	mov	r3, r7
 800c72a:	4610      	mov	r0, r2
 800c72c:	4619      	mov	r1, r3
 800c72e:	f7f3 ff63 	bl	80005f8 <__aeabi_dmul>
 800c732:	e7c5      	b.n	800c6c0 <__ieee754_pow+0xc0>
 800c734:	4b39      	ldr	r3, [pc, #228]	; (800c81c <__ieee754_pow+0x21c>)
 800c736:	4599      	cmp	r9, r3
 800c738:	d10a      	bne.n	800c750 <__ieee754_pow+0x150>
 800c73a:	2d00      	cmp	r5, #0
 800c73c:	db08      	blt.n	800c750 <__ieee754_pow+0x150>
 800c73e:	ec47 6b10 	vmov	d0, r6, r7
 800c742:	b011      	add	sp, #68	; 0x44
 800c744:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c748:	f000 be5c 	b.w	800d404 <__ieee754_sqrt>
 800c74c:	f04f 0b00 	mov.w	fp, #0
 800c750:	ec47 6b10 	vmov	d0, r6, r7
 800c754:	f001 fd6c 	bl	800e230 <fabs>
 800c758:	ec51 0b10 	vmov	r0, r1, d0
 800c75c:	f1ba 0f00 	cmp.w	sl, #0
 800c760:	d127      	bne.n	800c7b2 <__ieee754_pow+0x1b2>
 800c762:	b124      	cbz	r4, 800c76e <__ieee754_pow+0x16e>
 800c764:	4b2c      	ldr	r3, [pc, #176]	; (800c818 <__ieee754_pow+0x218>)
 800c766:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d121      	bne.n	800c7b2 <__ieee754_pow+0x1b2>
 800c76e:	f1b9 0f00 	cmp.w	r9, #0
 800c772:	da05      	bge.n	800c780 <__ieee754_pow+0x180>
 800c774:	4602      	mov	r2, r0
 800c776:	460b      	mov	r3, r1
 800c778:	2000      	movs	r0, #0
 800c77a:	4927      	ldr	r1, [pc, #156]	; (800c818 <__ieee754_pow+0x218>)
 800c77c:	f7f4 f866 	bl	800084c <__aeabi_ddiv>
 800c780:	2d00      	cmp	r5, #0
 800c782:	da9d      	bge.n	800c6c0 <__ieee754_pow+0xc0>
 800c784:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c788:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c78c:	ea54 030b 	orrs.w	r3, r4, fp
 800c790:	d108      	bne.n	800c7a4 <__ieee754_pow+0x1a4>
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	4610      	mov	r0, r2
 800c798:	4619      	mov	r1, r3
 800c79a:	f7f3 fd75 	bl	8000288 <__aeabi_dsub>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	e7ac      	b.n	800c6fe <__ieee754_pow+0xfe>
 800c7a4:	f1bb 0f01 	cmp.w	fp, #1
 800c7a8:	d18a      	bne.n	800c6c0 <__ieee754_pow+0xc0>
 800c7aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7ae:	4619      	mov	r1, r3
 800c7b0:	e786      	b.n	800c6c0 <__ieee754_pow+0xc0>
 800c7b2:	0fed      	lsrs	r5, r5, #31
 800c7b4:	1e6b      	subs	r3, r5, #1
 800c7b6:	930d      	str	r3, [sp, #52]	; 0x34
 800c7b8:	ea5b 0303 	orrs.w	r3, fp, r3
 800c7bc:	d102      	bne.n	800c7c4 <__ieee754_pow+0x1c4>
 800c7be:	4632      	mov	r2, r6
 800c7c0:	463b      	mov	r3, r7
 800c7c2:	e7e8      	b.n	800c796 <__ieee754_pow+0x196>
 800c7c4:	4b16      	ldr	r3, [pc, #88]	; (800c820 <__ieee754_pow+0x220>)
 800c7c6:	4598      	cmp	r8, r3
 800c7c8:	f340 80fe 	ble.w	800c9c8 <__ieee754_pow+0x3c8>
 800c7cc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c7d0:	4598      	cmp	r8, r3
 800c7d2:	dd0a      	ble.n	800c7ea <__ieee754_pow+0x1ea>
 800c7d4:	4b0f      	ldr	r3, [pc, #60]	; (800c814 <__ieee754_pow+0x214>)
 800c7d6:	429c      	cmp	r4, r3
 800c7d8:	dc0d      	bgt.n	800c7f6 <__ieee754_pow+0x1f6>
 800c7da:	f1b9 0f00 	cmp.w	r9, #0
 800c7de:	f6bf af6d 	bge.w	800c6bc <__ieee754_pow+0xbc>
 800c7e2:	a307      	add	r3, pc, #28	; (adr r3, 800c800 <__ieee754_pow+0x200>)
 800c7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e8:	e79f      	b.n	800c72a <__ieee754_pow+0x12a>
 800c7ea:	4b0e      	ldr	r3, [pc, #56]	; (800c824 <__ieee754_pow+0x224>)
 800c7ec:	429c      	cmp	r4, r3
 800c7ee:	ddf4      	ble.n	800c7da <__ieee754_pow+0x1da>
 800c7f0:	4b09      	ldr	r3, [pc, #36]	; (800c818 <__ieee754_pow+0x218>)
 800c7f2:	429c      	cmp	r4, r3
 800c7f4:	dd18      	ble.n	800c828 <__ieee754_pow+0x228>
 800c7f6:	f1b9 0f00 	cmp.w	r9, #0
 800c7fa:	dcf2      	bgt.n	800c7e2 <__ieee754_pow+0x1e2>
 800c7fc:	e75e      	b.n	800c6bc <__ieee754_pow+0xbc>
 800c7fe:	bf00      	nop
 800c800:	8800759c 	.word	0x8800759c
 800c804:	7e37e43c 	.word	0x7e37e43c
 800c808:	7ff00000 	.word	0x7ff00000
 800c80c:	0800e6fa 	.word	0x0800e6fa
 800c810:	433fffff 	.word	0x433fffff
 800c814:	3fefffff 	.word	0x3fefffff
 800c818:	3ff00000 	.word	0x3ff00000
 800c81c:	3fe00000 	.word	0x3fe00000
 800c820:	41e00000 	.word	0x41e00000
 800c824:	3feffffe 	.word	0x3feffffe
 800c828:	2200      	movs	r2, #0
 800c82a:	4b63      	ldr	r3, [pc, #396]	; (800c9b8 <__ieee754_pow+0x3b8>)
 800c82c:	f7f3 fd2c 	bl	8000288 <__aeabi_dsub>
 800c830:	a355      	add	r3, pc, #340	; (adr r3, 800c988 <__ieee754_pow+0x388>)
 800c832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c836:	4604      	mov	r4, r0
 800c838:	460d      	mov	r5, r1
 800c83a:	f7f3 fedd 	bl	80005f8 <__aeabi_dmul>
 800c83e:	a354      	add	r3, pc, #336	; (adr r3, 800c990 <__ieee754_pow+0x390>)
 800c840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c844:	4606      	mov	r6, r0
 800c846:	460f      	mov	r7, r1
 800c848:	4620      	mov	r0, r4
 800c84a:	4629      	mov	r1, r5
 800c84c:	f7f3 fed4 	bl	80005f8 <__aeabi_dmul>
 800c850:	2200      	movs	r2, #0
 800c852:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c856:	4b59      	ldr	r3, [pc, #356]	; (800c9bc <__ieee754_pow+0x3bc>)
 800c858:	4620      	mov	r0, r4
 800c85a:	4629      	mov	r1, r5
 800c85c:	f7f3 fecc 	bl	80005f8 <__aeabi_dmul>
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	a14c      	add	r1, pc, #304	; (adr r1, 800c998 <__ieee754_pow+0x398>)
 800c866:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c86a:	f7f3 fd0d 	bl	8000288 <__aeabi_dsub>
 800c86e:	4622      	mov	r2, r4
 800c870:	462b      	mov	r3, r5
 800c872:	f7f3 fec1 	bl	80005f8 <__aeabi_dmul>
 800c876:	4602      	mov	r2, r0
 800c878:	460b      	mov	r3, r1
 800c87a:	2000      	movs	r0, #0
 800c87c:	4950      	ldr	r1, [pc, #320]	; (800c9c0 <__ieee754_pow+0x3c0>)
 800c87e:	f7f3 fd03 	bl	8000288 <__aeabi_dsub>
 800c882:	4622      	mov	r2, r4
 800c884:	462b      	mov	r3, r5
 800c886:	4680      	mov	r8, r0
 800c888:	4689      	mov	r9, r1
 800c88a:	4620      	mov	r0, r4
 800c88c:	4629      	mov	r1, r5
 800c88e:	f7f3 feb3 	bl	80005f8 <__aeabi_dmul>
 800c892:	4602      	mov	r2, r0
 800c894:	460b      	mov	r3, r1
 800c896:	4640      	mov	r0, r8
 800c898:	4649      	mov	r1, r9
 800c89a:	f7f3 fead 	bl	80005f8 <__aeabi_dmul>
 800c89e:	a340      	add	r3, pc, #256	; (adr r3, 800c9a0 <__ieee754_pow+0x3a0>)
 800c8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a4:	f7f3 fea8 	bl	80005f8 <__aeabi_dmul>
 800c8a8:	4602      	mov	r2, r0
 800c8aa:	460b      	mov	r3, r1
 800c8ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8b0:	f7f3 fcea 	bl	8000288 <__aeabi_dsub>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	4604      	mov	r4, r0
 800c8ba:	460d      	mov	r5, r1
 800c8bc:	4630      	mov	r0, r6
 800c8be:	4639      	mov	r1, r7
 800c8c0:	f7f3 fce4 	bl	800028c <__adddf3>
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8ca:	4632      	mov	r2, r6
 800c8cc:	463b      	mov	r3, r7
 800c8ce:	f7f3 fcdb 	bl	8000288 <__aeabi_dsub>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	4629      	mov	r1, r5
 800c8da:	f7f3 fcd5 	bl	8000288 <__aeabi_dsub>
 800c8de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c8e0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	4606      	mov	r6, r0
 800c8e8:	460f      	mov	r7, r1
 800c8ea:	f040 81eb 	bne.w	800ccc4 <__ieee754_pow+0x6c4>
 800c8ee:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800c9a8 <__ieee754_pow+0x3a8>
 800c8f2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800c8f6:	2400      	movs	r4, #0
 800c8f8:	4622      	mov	r2, r4
 800c8fa:	462b      	mov	r3, r5
 800c8fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c900:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c904:	f7f3 fcc0 	bl	8000288 <__aeabi_dsub>
 800c908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c90c:	f7f3 fe74 	bl	80005f8 <__aeabi_dmul>
 800c910:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c914:	4680      	mov	r8, r0
 800c916:	4689      	mov	r9, r1
 800c918:	4630      	mov	r0, r6
 800c91a:	4639      	mov	r1, r7
 800c91c:	f7f3 fe6c 	bl	80005f8 <__aeabi_dmul>
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4640      	mov	r0, r8
 800c926:	4649      	mov	r1, r9
 800c928:	f7f3 fcb0 	bl	800028c <__adddf3>
 800c92c:	4622      	mov	r2, r4
 800c92e:	462b      	mov	r3, r5
 800c930:	4680      	mov	r8, r0
 800c932:	4689      	mov	r9, r1
 800c934:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c938:	f7f3 fe5e 	bl	80005f8 <__aeabi_dmul>
 800c93c:	460b      	mov	r3, r1
 800c93e:	4604      	mov	r4, r0
 800c940:	460d      	mov	r5, r1
 800c942:	4602      	mov	r2, r0
 800c944:	4649      	mov	r1, r9
 800c946:	4640      	mov	r0, r8
 800c948:	e9cd 4500 	strd	r4, r5, [sp]
 800c94c:	f7f3 fc9e 	bl	800028c <__adddf3>
 800c950:	4b1c      	ldr	r3, [pc, #112]	; (800c9c4 <__ieee754_pow+0x3c4>)
 800c952:	4299      	cmp	r1, r3
 800c954:	4606      	mov	r6, r0
 800c956:	460f      	mov	r7, r1
 800c958:	468b      	mov	fp, r1
 800c95a:	f340 82f7 	ble.w	800cf4c <__ieee754_pow+0x94c>
 800c95e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c962:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c966:	4303      	orrs	r3, r0
 800c968:	f000 81ea 	beq.w	800cd40 <__ieee754_pow+0x740>
 800c96c:	a310      	add	r3, pc, #64	; (adr r3, 800c9b0 <__ieee754_pow+0x3b0>)
 800c96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c976:	f7f3 fe3f 	bl	80005f8 <__aeabi_dmul>
 800c97a:	a30d      	add	r3, pc, #52	; (adr r3, 800c9b0 <__ieee754_pow+0x3b0>)
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	e6d5      	b.n	800c72e <__ieee754_pow+0x12e>
 800c982:	bf00      	nop
 800c984:	f3af 8000 	nop.w
 800c988:	60000000 	.word	0x60000000
 800c98c:	3ff71547 	.word	0x3ff71547
 800c990:	f85ddf44 	.word	0xf85ddf44
 800c994:	3e54ae0b 	.word	0x3e54ae0b
 800c998:	55555555 	.word	0x55555555
 800c99c:	3fd55555 	.word	0x3fd55555
 800c9a0:	652b82fe 	.word	0x652b82fe
 800c9a4:	3ff71547 	.word	0x3ff71547
 800c9a8:	00000000 	.word	0x00000000
 800c9ac:	bff00000 	.word	0xbff00000
 800c9b0:	8800759c 	.word	0x8800759c
 800c9b4:	7e37e43c 	.word	0x7e37e43c
 800c9b8:	3ff00000 	.word	0x3ff00000
 800c9bc:	3fd00000 	.word	0x3fd00000
 800c9c0:	3fe00000 	.word	0x3fe00000
 800c9c4:	408fffff 	.word	0x408fffff
 800c9c8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c9cc:	f04f 0200 	mov.w	r2, #0
 800c9d0:	da05      	bge.n	800c9de <__ieee754_pow+0x3de>
 800c9d2:	4bd3      	ldr	r3, [pc, #844]	; (800cd20 <__ieee754_pow+0x720>)
 800c9d4:	f7f3 fe10 	bl	80005f8 <__aeabi_dmul>
 800c9d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c9dc:	460c      	mov	r4, r1
 800c9de:	1523      	asrs	r3, r4, #20
 800c9e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c9e4:	4413      	add	r3, r2
 800c9e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9e8:	4bce      	ldr	r3, [pc, #824]	; (800cd24 <__ieee754_pow+0x724>)
 800c9ea:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c9ee:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c9f2:	429c      	cmp	r4, r3
 800c9f4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c9f8:	dd08      	ble.n	800ca0c <__ieee754_pow+0x40c>
 800c9fa:	4bcb      	ldr	r3, [pc, #812]	; (800cd28 <__ieee754_pow+0x728>)
 800c9fc:	429c      	cmp	r4, r3
 800c9fe:	f340 815e 	ble.w	800ccbe <__ieee754_pow+0x6be>
 800ca02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca04:	3301      	adds	r3, #1
 800ca06:	9309      	str	r3, [sp, #36]	; 0x24
 800ca08:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ca0c:	f04f 0a00 	mov.w	sl, #0
 800ca10:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ca14:	930c      	str	r3, [sp, #48]	; 0x30
 800ca16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ca18:	4bc4      	ldr	r3, [pc, #784]	; (800cd2c <__ieee754_pow+0x72c>)
 800ca1a:	4413      	add	r3, r2
 800ca1c:	ed93 7b00 	vldr	d7, [r3]
 800ca20:	4629      	mov	r1, r5
 800ca22:	ec53 2b17 	vmov	r2, r3, d7
 800ca26:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ca2e:	f7f3 fc2b 	bl	8000288 <__aeabi_dsub>
 800ca32:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ca36:	4606      	mov	r6, r0
 800ca38:	460f      	mov	r7, r1
 800ca3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca3e:	f7f3 fc25 	bl	800028c <__adddf3>
 800ca42:	4602      	mov	r2, r0
 800ca44:	460b      	mov	r3, r1
 800ca46:	2000      	movs	r0, #0
 800ca48:	49b9      	ldr	r1, [pc, #740]	; (800cd30 <__ieee754_pow+0x730>)
 800ca4a:	f7f3 feff 	bl	800084c <__aeabi_ddiv>
 800ca4e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ca52:	4602      	mov	r2, r0
 800ca54:	460b      	mov	r3, r1
 800ca56:	4630      	mov	r0, r6
 800ca58:	4639      	mov	r1, r7
 800ca5a:	f7f3 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ca5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca62:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ca66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	9302      	str	r3, [sp, #8]
 800ca6e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ca72:	106d      	asrs	r5, r5, #1
 800ca74:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ca78:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800ca82:	4640      	mov	r0, r8
 800ca84:	4649      	mov	r1, r9
 800ca86:	4614      	mov	r4, r2
 800ca88:	461d      	mov	r5, r3
 800ca8a:	f7f3 fdb5 	bl	80005f8 <__aeabi_dmul>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	460b      	mov	r3, r1
 800ca92:	4630      	mov	r0, r6
 800ca94:	4639      	mov	r1, r7
 800ca96:	f7f3 fbf7 	bl	8000288 <__aeabi_dsub>
 800ca9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca9e:	4606      	mov	r6, r0
 800caa0:	460f      	mov	r7, r1
 800caa2:	4620      	mov	r0, r4
 800caa4:	4629      	mov	r1, r5
 800caa6:	f7f3 fbef 	bl	8000288 <__aeabi_dsub>
 800caaa:	4602      	mov	r2, r0
 800caac:	460b      	mov	r3, r1
 800caae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cab2:	f7f3 fbe9 	bl	8000288 <__aeabi_dsub>
 800cab6:	4642      	mov	r2, r8
 800cab8:	464b      	mov	r3, r9
 800caba:	f7f3 fd9d 	bl	80005f8 <__aeabi_dmul>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	4630      	mov	r0, r6
 800cac4:	4639      	mov	r1, r7
 800cac6:	f7f3 fbdf 	bl	8000288 <__aeabi_dsub>
 800caca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cace:	f7f3 fd93 	bl	80005f8 <__aeabi_dmul>
 800cad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cad6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cada:	4610      	mov	r0, r2
 800cadc:	4619      	mov	r1, r3
 800cade:	f7f3 fd8b 	bl	80005f8 <__aeabi_dmul>
 800cae2:	a37b      	add	r3, pc, #492	; (adr r3, 800ccd0 <__ieee754_pow+0x6d0>)
 800cae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae8:	4604      	mov	r4, r0
 800caea:	460d      	mov	r5, r1
 800caec:	f7f3 fd84 	bl	80005f8 <__aeabi_dmul>
 800caf0:	a379      	add	r3, pc, #484	; (adr r3, 800ccd8 <__ieee754_pow+0x6d8>)
 800caf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf6:	f7f3 fbc9 	bl	800028c <__adddf3>
 800cafa:	4622      	mov	r2, r4
 800cafc:	462b      	mov	r3, r5
 800cafe:	f7f3 fd7b 	bl	80005f8 <__aeabi_dmul>
 800cb02:	a377      	add	r3, pc, #476	; (adr r3, 800cce0 <__ieee754_pow+0x6e0>)
 800cb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb08:	f7f3 fbc0 	bl	800028c <__adddf3>
 800cb0c:	4622      	mov	r2, r4
 800cb0e:	462b      	mov	r3, r5
 800cb10:	f7f3 fd72 	bl	80005f8 <__aeabi_dmul>
 800cb14:	a374      	add	r3, pc, #464	; (adr r3, 800cce8 <__ieee754_pow+0x6e8>)
 800cb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1a:	f7f3 fbb7 	bl	800028c <__adddf3>
 800cb1e:	4622      	mov	r2, r4
 800cb20:	462b      	mov	r3, r5
 800cb22:	f7f3 fd69 	bl	80005f8 <__aeabi_dmul>
 800cb26:	a372      	add	r3, pc, #456	; (adr r3, 800ccf0 <__ieee754_pow+0x6f0>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 fbae 	bl	800028c <__adddf3>
 800cb30:	4622      	mov	r2, r4
 800cb32:	462b      	mov	r3, r5
 800cb34:	f7f3 fd60 	bl	80005f8 <__aeabi_dmul>
 800cb38:	a36f      	add	r3, pc, #444	; (adr r3, 800ccf8 <__ieee754_pow+0x6f8>)
 800cb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3e:	f7f3 fba5 	bl	800028c <__adddf3>
 800cb42:	4622      	mov	r2, r4
 800cb44:	4606      	mov	r6, r0
 800cb46:	460f      	mov	r7, r1
 800cb48:	462b      	mov	r3, r5
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	f7f3 fd53 	bl	80005f8 <__aeabi_dmul>
 800cb52:	4602      	mov	r2, r0
 800cb54:	460b      	mov	r3, r1
 800cb56:	4630      	mov	r0, r6
 800cb58:	4639      	mov	r1, r7
 800cb5a:	f7f3 fd4d 	bl	80005f8 <__aeabi_dmul>
 800cb5e:	4642      	mov	r2, r8
 800cb60:	4604      	mov	r4, r0
 800cb62:	460d      	mov	r5, r1
 800cb64:	464b      	mov	r3, r9
 800cb66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb6a:	f7f3 fb8f 	bl	800028c <__adddf3>
 800cb6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb72:	f7f3 fd41 	bl	80005f8 <__aeabi_dmul>
 800cb76:	4622      	mov	r2, r4
 800cb78:	462b      	mov	r3, r5
 800cb7a:	f7f3 fb87 	bl	800028c <__adddf3>
 800cb7e:	4642      	mov	r2, r8
 800cb80:	4606      	mov	r6, r0
 800cb82:	460f      	mov	r7, r1
 800cb84:	464b      	mov	r3, r9
 800cb86:	4640      	mov	r0, r8
 800cb88:	4649      	mov	r1, r9
 800cb8a:	f7f3 fd35 	bl	80005f8 <__aeabi_dmul>
 800cb8e:	2200      	movs	r2, #0
 800cb90:	4b68      	ldr	r3, [pc, #416]	; (800cd34 <__ieee754_pow+0x734>)
 800cb92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cb96:	f7f3 fb79 	bl	800028c <__adddf3>
 800cb9a:	4632      	mov	r2, r6
 800cb9c:	463b      	mov	r3, r7
 800cb9e:	f7f3 fb75 	bl	800028c <__adddf3>
 800cba2:	9802      	ldr	r0, [sp, #8]
 800cba4:	460d      	mov	r5, r1
 800cba6:	4604      	mov	r4, r0
 800cba8:	4602      	mov	r2, r0
 800cbaa:	460b      	mov	r3, r1
 800cbac:	4640      	mov	r0, r8
 800cbae:	4649      	mov	r1, r9
 800cbb0:	f7f3 fd22 	bl	80005f8 <__aeabi_dmul>
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	4680      	mov	r8, r0
 800cbb8:	4689      	mov	r9, r1
 800cbba:	4b5e      	ldr	r3, [pc, #376]	; (800cd34 <__ieee754_pow+0x734>)
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	4629      	mov	r1, r5
 800cbc0:	f7f3 fb62 	bl	8000288 <__aeabi_dsub>
 800cbc4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cbc8:	f7f3 fb5e 	bl	8000288 <__aeabi_dsub>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	460b      	mov	r3, r1
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	4639      	mov	r1, r7
 800cbd4:	f7f3 fb58 	bl	8000288 <__aeabi_dsub>
 800cbd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbdc:	f7f3 fd0c 	bl	80005f8 <__aeabi_dmul>
 800cbe0:	4622      	mov	r2, r4
 800cbe2:	4606      	mov	r6, r0
 800cbe4:	460f      	mov	r7, r1
 800cbe6:	462b      	mov	r3, r5
 800cbe8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cbec:	f7f3 fd04 	bl	80005f8 <__aeabi_dmul>
 800cbf0:	4602      	mov	r2, r0
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	4630      	mov	r0, r6
 800cbf6:	4639      	mov	r1, r7
 800cbf8:	f7f3 fb48 	bl	800028c <__adddf3>
 800cbfc:	4606      	mov	r6, r0
 800cbfe:	460f      	mov	r7, r1
 800cc00:	4602      	mov	r2, r0
 800cc02:	460b      	mov	r3, r1
 800cc04:	4640      	mov	r0, r8
 800cc06:	4649      	mov	r1, r9
 800cc08:	f7f3 fb40 	bl	800028c <__adddf3>
 800cc0c:	9802      	ldr	r0, [sp, #8]
 800cc0e:	a33c      	add	r3, pc, #240	; (adr r3, 800cd00 <__ieee754_pow+0x700>)
 800cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc14:	4604      	mov	r4, r0
 800cc16:	460d      	mov	r5, r1
 800cc18:	f7f3 fcee 	bl	80005f8 <__aeabi_dmul>
 800cc1c:	4642      	mov	r2, r8
 800cc1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc22:	464b      	mov	r3, r9
 800cc24:	4620      	mov	r0, r4
 800cc26:	4629      	mov	r1, r5
 800cc28:	f7f3 fb2e 	bl	8000288 <__aeabi_dsub>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	460b      	mov	r3, r1
 800cc30:	4630      	mov	r0, r6
 800cc32:	4639      	mov	r1, r7
 800cc34:	f7f3 fb28 	bl	8000288 <__aeabi_dsub>
 800cc38:	a333      	add	r3, pc, #204	; (adr r3, 800cd08 <__ieee754_pow+0x708>)
 800cc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3e:	f7f3 fcdb 	bl	80005f8 <__aeabi_dmul>
 800cc42:	a333      	add	r3, pc, #204	; (adr r3, 800cd10 <__ieee754_pow+0x710>)
 800cc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc48:	4606      	mov	r6, r0
 800cc4a:	460f      	mov	r7, r1
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	4629      	mov	r1, r5
 800cc50:	f7f3 fcd2 	bl	80005f8 <__aeabi_dmul>
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	4630      	mov	r0, r6
 800cc5a:	4639      	mov	r1, r7
 800cc5c:	f7f3 fb16 	bl	800028c <__adddf3>
 800cc60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc62:	4b35      	ldr	r3, [pc, #212]	; (800cd38 <__ieee754_pow+0x738>)
 800cc64:	4413      	add	r3, r2
 800cc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6a:	f7f3 fb0f 	bl	800028c <__adddf3>
 800cc6e:	4604      	mov	r4, r0
 800cc70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc72:	460d      	mov	r5, r1
 800cc74:	f7f3 fc56 	bl	8000524 <__aeabi_i2d>
 800cc78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc7a:	4b30      	ldr	r3, [pc, #192]	; (800cd3c <__ieee754_pow+0x73c>)
 800cc7c:	4413      	add	r3, r2
 800cc7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cc82:	4606      	mov	r6, r0
 800cc84:	460f      	mov	r7, r1
 800cc86:	4622      	mov	r2, r4
 800cc88:	462b      	mov	r3, r5
 800cc8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc8e:	f7f3 fafd 	bl	800028c <__adddf3>
 800cc92:	4642      	mov	r2, r8
 800cc94:	464b      	mov	r3, r9
 800cc96:	f7f3 faf9 	bl	800028c <__adddf3>
 800cc9a:	4632      	mov	r2, r6
 800cc9c:	463b      	mov	r3, r7
 800cc9e:	f7f3 faf5 	bl	800028c <__adddf3>
 800cca2:	9802      	ldr	r0, [sp, #8]
 800cca4:	4632      	mov	r2, r6
 800cca6:	463b      	mov	r3, r7
 800cca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccac:	f7f3 faec 	bl	8000288 <__aeabi_dsub>
 800ccb0:	4642      	mov	r2, r8
 800ccb2:	464b      	mov	r3, r9
 800ccb4:	f7f3 fae8 	bl	8000288 <__aeabi_dsub>
 800ccb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccbc:	e607      	b.n	800c8ce <__ieee754_pow+0x2ce>
 800ccbe:	f04f 0a01 	mov.w	sl, #1
 800ccc2:	e6a5      	b.n	800ca10 <__ieee754_pow+0x410>
 800ccc4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800cd18 <__ieee754_pow+0x718>
 800ccc8:	e613      	b.n	800c8f2 <__ieee754_pow+0x2f2>
 800ccca:	bf00      	nop
 800cccc:	f3af 8000 	nop.w
 800ccd0:	4a454eef 	.word	0x4a454eef
 800ccd4:	3fca7e28 	.word	0x3fca7e28
 800ccd8:	93c9db65 	.word	0x93c9db65
 800ccdc:	3fcd864a 	.word	0x3fcd864a
 800cce0:	a91d4101 	.word	0xa91d4101
 800cce4:	3fd17460 	.word	0x3fd17460
 800cce8:	518f264d 	.word	0x518f264d
 800ccec:	3fd55555 	.word	0x3fd55555
 800ccf0:	db6fabff 	.word	0xdb6fabff
 800ccf4:	3fdb6db6 	.word	0x3fdb6db6
 800ccf8:	33333303 	.word	0x33333303
 800ccfc:	3fe33333 	.word	0x3fe33333
 800cd00:	e0000000 	.word	0xe0000000
 800cd04:	3feec709 	.word	0x3feec709
 800cd08:	dc3a03fd 	.word	0xdc3a03fd
 800cd0c:	3feec709 	.word	0x3feec709
 800cd10:	145b01f5 	.word	0x145b01f5
 800cd14:	be3e2fe0 	.word	0xbe3e2fe0
 800cd18:	00000000 	.word	0x00000000
 800cd1c:	3ff00000 	.word	0x3ff00000
 800cd20:	43400000 	.word	0x43400000
 800cd24:	0003988e 	.word	0x0003988e
 800cd28:	000bb679 	.word	0x000bb679
 800cd2c:	0800e920 	.word	0x0800e920
 800cd30:	3ff00000 	.word	0x3ff00000
 800cd34:	40080000 	.word	0x40080000
 800cd38:	0800e940 	.word	0x0800e940
 800cd3c:	0800e930 	.word	0x0800e930
 800cd40:	a3b4      	add	r3, pc, #720	; (adr r3, 800d014 <__ieee754_pow+0xa14>)
 800cd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd46:	4640      	mov	r0, r8
 800cd48:	4649      	mov	r1, r9
 800cd4a:	f7f3 fa9f 	bl	800028c <__adddf3>
 800cd4e:	4622      	mov	r2, r4
 800cd50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd54:	462b      	mov	r3, r5
 800cd56:	4630      	mov	r0, r6
 800cd58:	4639      	mov	r1, r7
 800cd5a:	f7f3 fa95 	bl	8000288 <__aeabi_dsub>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	460b      	mov	r3, r1
 800cd62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd66:	f7f3 fed7 	bl	8000b18 <__aeabi_dcmpgt>
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	f47f adfe 	bne.w	800c96c <__ieee754_pow+0x36c>
 800cd70:	4aa3      	ldr	r2, [pc, #652]	; (800d000 <__ieee754_pow+0xa00>)
 800cd72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cd76:	4293      	cmp	r3, r2
 800cd78:	f340 810a 	ble.w	800cf90 <__ieee754_pow+0x990>
 800cd7c:	151b      	asrs	r3, r3, #20
 800cd7e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cd82:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cd86:	fa4a f303 	asr.w	r3, sl, r3
 800cd8a:	445b      	add	r3, fp
 800cd8c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cd90:	4e9c      	ldr	r6, [pc, #624]	; (800d004 <__ieee754_pow+0xa04>)
 800cd92:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cd96:	4116      	asrs	r6, r2
 800cd98:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cd9c:	2000      	movs	r0, #0
 800cd9e:	ea23 0106 	bic.w	r1, r3, r6
 800cda2:	f1c2 0214 	rsb	r2, r2, #20
 800cda6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cdaa:	fa4a fa02 	asr.w	sl, sl, r2
 800cdae:	f1bb 0f00 	cmp.w	fp, #0
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	4620      	mov	r0, r4
 800cdb8:	4629      	mov	r1, r5
 800cdba:	bfb8      	it	lt
 800cdbc:	f1ca 0a00 	rsblt	sl, sl, #0
 800cdc0:	f7f3 fa62 	bl	8000288 <__aeabi_dsub>
 800cdc4:	e9cd 0100 	strd	r0, r1, [sp]
 800cdc8:	4642      	mov	r2, r8
 800cdca:	464b      	mov	r3, r9
 800cdcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdd0:	f7f3 fa5c 	bl	800028c <__adddf3>
 800cdd4:	2000      	movs	r0, #0
 800cdd6:	a378      	add	r3, pc, #480	; (adr r3, 800cfb8 <__ieee754_pow+0x9b8>)
 800cdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cddc:	4604      	mov	r4, r0
 800cdde:	460d      	mov	r5, r1
 800cde0:	f7f3 fc0a 	bl	80005f8 <__aeabi_dmul>
 800cde4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cde8:	4606      	mov	r6, r0
 800cdea:	460f      	mov	r7, r1
 800cdec:	4620      	mov	r0, r4
 800cdee:	4629      	mov	r1, r5
 800cdf0:	f7f3 fa4a 	bl	8000288 <__aeabi_dsub>
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	460b      	mov	r3, r1
 800cdf8:	4640      	mov	r0, r8
 800cdfa:	4649      	mov	r1, r9
 800cdfc:	f7f3 fa44 	bl	8000288 <__aeabi_dsub>
 800ce00:	a36f      	add	r3, pc, #444	; (adr r3, 800cfc0 <__ieee754_pow+0x9c0>)
 800ce02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce06:	f7f3 fbf7 	bl	80005f8 <__aeabi_dmul>
 800ce0a:	a36f      	add	r3, pc, #444	; (adr r3, 800cfc8 <__ieee754_pow+0x9c8>)
 800ce0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce10:	4680      	mov	r8, r0
 800ce12:	4689      	mov	r9, r1
 800ce14:	4620      	mov	r0, r4
 800ce16:	4629      	mov	r1, r5
 800ce18:	f7f3 fbee 	bl	80005f8 <__aeabi_dmul>
 800ce1c:	4602      	mov	r2, r0
 800ce1e:	460b      	mov	r3, r1
 800ce20:	4640      	mov	r0, r8
 800ce22:	4649      	mov	r1, r9
 800ce24:	f7f3 fa32 	bl	800028c <__adddf3>
 800ce28:	4604      	mov	r4, r0
 800ce2a:	460d      	mov	r5, r1
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	4630      	mov	r0, r6
 800ce32:	4639      	mov	r1, r7
 800ce34:	f7f3 fa2a 	bl	800028c <__adddf3>
 800ce38:	4632      	mov	r2, r6
 800ce3a:	463b      	mov	r3, r7
 800ce3c:	4680      	mov	r8, r0
 800ce3e:	4689      	mov	r9, r1
 800ce40:	f7f3 fa22 	bl	8000288 <__aeabi_dsub>
 800ce44:	4602      	mov	r2, r0
 800ce46:	460b      	mov	r3, r1
 800ce48:	4620      	mov	r0, r4
 800ce4a:	4629      	mov	r1, r5
 800ce4c:	f7f3 fa1c 	bl	8000288 <__aeabi_dsub>
 800ce50:	4642      	mov	r2, r8
 800ce52:	4606      	mov	r6, r0
 800ce54:	460f      	mov	r7, r1
 800ce56:	464b      	mov	r3, r9
 800ce58:	4640      	mov	r0, r8
 800ce5a:	4649      	mov	r1, r9
 800ce5c:	f7f3 fbcc 	bl	80005f8 <__aeabi_dmul>
 800ce60:	a35b      	add	r3, pc, #364	; (adr r3, 800cfd0 <__ieee754_pow+0x9d0>)
 800ce62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce66:	4604      	mov	r4, r0
 800ce68:	460d      	mov	r5, r1
 800ce6a:	f7f3 fbc5 	bl	80005f8 <__aeabi_dmul>
 800ce6e:	a35a      	add	r3, pc, #360	; (adr r3, 800cfd8 <__ieee754_pow+0x9d8>)
 800ce70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce74:	f7f3 fa08 	bl	8000288 <__aeabi_dsub>
 800ce78:	4622      	mov	r2, r4
 800ce7a:	462b      	mov	r3, r5
 800ce7c:	f7f3 fbbc 	bl	80005f8 <__aeabi_dmul>
 800ce80:	a357      	add	r3, pc, #348	; (adr r3, 800cfe0 <__ieee754_pow+0x9e0>)
 800ce82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce86:	f7f3 fa01 	bl	800028c <__adddf3>
 800ce8a:	4622      	mov	r2, r4
 800ce8c:	462b      	mov	r3, r5
 800ce8e:	f7f3 fbb3 	bl	80005f8 <__aeabi_dmul>
 800ce92:	a355      	add	r3, pc, #340	; (adr r3, 800cfe8 <__ieee754_pow+0x9e8>)
 800ce94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce98:	f7f3 f9f6 	bl	8000288 <__aeabi_dsub>
 800ce9c:	4622      	mov	r2, r4
 800ce9e:	462b      	mov	r3, r5
 800cea0:	f7f3 fbaa 	bl	80005f8 <__aeabi_dmul>
 800cea4:	a352      	add	r3, pc, #328	; (adr r3, 800cff0 <__ieee754_pow+0x9f0>)
 800cea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceaa:	f7f3 f9ef 	bl	800028c <__adddf3>
 800ceae:	4622      	mov	r2, r4
 800ceb0:	462b      	mov	r3, r5
 800ceb2:	f7f3 fba1 	bl	80005f8 <__aeabi_dmul>
 800ceb6:	4602      	mov	r2, r0
 800ceb8:	460b      	mov	r3, r1
 800ceba:	4640      	mov	r0, r8
 800cebc:	4649      	mov	r1, r9
 800cebe:	f7f3 f9e3 	bl	8000288 <__aeabi_dsub>
 800cec2:	4604      	mov	r4, r0
 800cec4:	460d      	mov	r5, r1
 800cec6:	4602      	mov	r2, r0
 800cec8:	460b      	mov	r3, r1
 800ceca:	4640      	mov	r0, r8
 800cecc:	4649      	mov	r1, r9
 800cece:	f7f3 fb93 	bl	80005f8 <__aeabi_dmul>
 800ced2:	2200      	movs	r2, #0
 800ced4:	e9cd 0100 	strd	r0, r1, [sp]
 800ced8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cedc:	4620      	mov	r0, r4
 800cede:	4629      	mov	r1, r5
 800cee0:	f7f3 f9d2 	bl	8000288 <__aeabi_dsub>
 800cee4:	4602      	mov	r2, r0
 800cee6:	460b      	mov	r3, r1
 800cee8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ceec:	f7f3 fcae 	bl	800084c <__aeabi_ddiv>
 800cef0:	4632      	mov	r2, r6
 800cef2:	4604      	mov	r4, r0
 800cef4:	460d      	mov	r5, r1
 800cef6:	463b      	mov	r3, r7
 800cef8:	4640      	mov	r0, r8
 800cefa:	4649      	mov	r1, r9
 800cefc:	f7f3 fb7c 	bl	80005f8 <__aeabi_dmul>
 800cf00:	4632      	mov	r2, r6
 800cf02:	463b      	mov	r3, r7
 800cf04:	f7f3 f9c2 	bl	800028c <__adddf3>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	4629      	mov	r1, r5
 800cf10:	f7f3 f9ba 	bl	8000288 <__aeabi_dsub>
 800cf14:	4642      	mov	r2, r8
 800cf16:	464b      	mov	r3, r9
 800cf18:	f7f3 f9b6 	bl	8000288 <__aeabi_dsub>
 800cf1c:	4602      	mov	r2, r0
 800cf1e:	460b      	mov	r3, r1
 800cf20:	2000      	movs	r0, #0
 800cf22:	4939      	ldr	r1, [pc, #228]	; (800d008 <__ieee754_pow+0xa08>)
 800cf24:	f7f3 f9b0 	bl	8000288 <__aeabi_dsub>
 800cf28:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800cf2c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800cf30:	4602      	mov	r2, r0
 800cf32:	460b      	mov	r3, r1
 800cf34:	da2f      	bge.n	800cf96 <__ieee754_pow+0x996>
 800cf36:	4650      	mov	r0, sl
 800cf38:	ec43 2b10 	vmov	d0, r2, r3
 800cf3c:	f001 faa0 	bl	800e480 <scalbn>
 800cf40:	ec51 0b10 	vmov	r0, r1, d0
 800cf44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf48:	f7ff bbf1 	b.w	800c72e <__ieee754_pow+0x12e>
 800cf4c:	4b2f      	ldr	r3, [pc, #188]	; (800d00c <__ieee754_pow+0xa0c>)
 800cf4e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cf52:	429e      	cmp	r6, r3
 800cf54:	f77f af0c 	ble.w	800cd70 <__ieee754_pow+0x770>
 800cf58:	4b2d      	ldr	r3, [pc, #180]	; (800d010 <__ieee754_pow+0xa10>)
 800cf5a:	440b      	add	r3, r1
 800cf5c:	4303      	orrs	r3, r0
 800cf5e:	d00b      	beq.n	800cf78 <__ieee754_pow+0x978>
 800cf60:	a325      	add	r3, pc, #148	; (adr r3, 800cff8 <__ieee754_pow+0x9f8>)
 800cf62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf6a:	f7f3 fb45 	bl	80005f8 <__aeabi_dmul>
 800cf6e:	a322      	add	r3, pc, #136	; (adr r3, 800cff8 <__ieee754_pow+0x9f8>)
 800cf70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf74:	f7ff bbdb 	b.w	800c72e <__ieee754_pow+0x12e>
 800cf78:	4622      	mov	r2, r4
 800cf7a:	462b      	mov	r3, r5
 800cf7c:	f7f3 f984 	bl	8000288 <__aeabi_dsub>
 800cf80:	4642      	mov	r2, r8
 800cf82:	464b      	mov	r3, r9
 800cf84:	f7f3 fdbe 	bl	8000b04 <__aeabi_dcmpge>
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	f43f aef1 	beq.w	800cd70 <__ieee754_pow+0x770>
 800cf8e:	e7e7      	b.n	800cf60 <__ieee754_pow+0x960>
 800cf90:	f04f 0a00 	mov.w	sl, #0
 800cf94:	e718      	b.n	800cdc8 <__ieee754_pow+0x7c8>
 800cf96:	4621      	mov	r1, r4
 800cf98:	e7d4      	b.n	800cf44 <__ieee754_pow+0x944>
 800cf9a:	2000      	movs	r0, #0
 800cf9c:	491a      	ldr	r1, [pc, #104]	; (800d008 <__ieee754_pow+0xa08>)
 800cf9e:	f7ff bb8f 	b.w	800c6c0 <__ieee754_pow+0xc0>
 800cfa2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfa6:	f7ff bb8b 	b.w	800c6c0 <__ieee754_pow+0xc0>
 800cfaa:	4630      	mov	r0, r6
 800cfac:	4639      	mov	r1, r7
 800cfae:	f7ff bb87 	b.w	800c6c0 <__ieee754_pow+0xc0>
 800cfb2:	4693      	mov	fp, r2
 800cfb4:	f7ff bb98 	b.w	800c6e8 <__ieee754_pow+0xe8>
 800cfb8:	00000000 	.word	0x00000000
 800cfbc:	3fe62e43 	.word	0x3fe62e43
 800cfc0:	fefa39ef 	.word	0xfefa39ef
 800cfc4:	3fe62e42 	.word	0x3fe62e42
 800cfc8:	0ca86c39 	.word	0x0ca86c39
 800cfcc:	be205c61 	.word	0xbe205c61
 800cfd0:	72bea4d0 	.word	0x72bea4d0
 800cfd4:	3e663769 	.word	0x3e663769
 800cfd8:	c5d26bf1 	.word	0xc5d26bf1
 800cfdc:	3ebbbd41 	.word	0x3ebbbd41
 800cfe0:	af25de2c 	.word	0xaf25de2c
 800cfe4:	3f11566a 	.word	0x3f11566a
 800cfe8:	16bebd93 	.word	0x16bebd93
 800cfec:	3f66c16c 	.word	0x3f66c16c
 800cff0:	5555553e 	.word	0x5555553e
 800cff4:	3fc55555 	.word	0x3fc55555
 800cff8:	c2f8f359 	.word	0xc2f8f359
 800cffc:	01a56e1f 	.word	0x01a56e1f
 800d000:	3fe00000 	.word	0x3fe00000
 800d004:	000fffff 	.word	0x000fffff
 800d008:	3ff00000 	.word	0x3ff00000
 800d00c:	4090cbff 	.word	0x4090cbff
 800d010:	3f6f3400 	.word	0x3f6f3400
 800d014:	652b82fe 	.word	0x652b82fe
 800d018:	3c971547 	.word	0x3c971547
 800d01c:	00000000 	.word	0x00000000

0800d020 <__ieee754_rem_pio2>:
 800d020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d024:	ec57 6b10 	vmov	r6, r7, d0
 800d028:	4bc3      	ldr	r3, [pc, #780]	; (800d338 <__ieee754_rem_pio2+0x318>)
 800d02a:	b08d      	sub	sp, #52	; 0x34
 800d02c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d030:	4598      	cmp	r8, r3
 800d032:	4604      	mov	r4, r0
 800d034:	9704      	str	r7, [sp, #16]
 800d036:	dc07      	bgt.n	800d048 <__ieee754_rem_pio2+0x28>
 800d038:	2200      	movs	r2, #0
 800d03a:	2300      	movs	r3, #0
 800d03c:	ed84 0b00 	vstr	d0, [r4]
 800d040:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d044:	2500      	movs	r5, #0
 800d046:	e027      	b.n	800d098 <__ieee754_rem_pio2+0x78>
 800d048:	4bbc      	ldr	r3, [pc, #752]	; (800d33c <__ieee754_rem_pio2+0x31c>)
 800d04a:	4598      	cmp	r8, r3
 800d04c:	dc75      	bgt.n	800d13a <__ieee754_rem_pio2+0x11a>
 800d04e:	9b04      	ldr	r3, [sp, #16]
 800d050:	4dbb      	ldr	r5, [pc, #748]	; (800d340 <__ieee754_rem_pio2+0x320>)
 800d052:	2b00      	cmp	r3, #0
 800d054:	ee10 0a10 	vmov	r0, s0
 800d058:	a3a9      	add	r3, pc, #676	; (adr r3, 800d300 <__ieee754_rem_pio2+0x2e0>)
 800d05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05e:	4639      	mov	r1, r7
 800d060:	dd36      	ble.n	800d0d0 <__ieee754_rem_pio2+0xb0>
 800d062:	f7f3 f911 	bl	8000288 <__aeabi_dsub>
 800d066:	45a8      	cmp	r8, r5
 800d068:	4606      	mov	r6, r0
 800d06a:	460f      	mov	r7, r1
 800d06c:	d018      	beq.n	800d0a0 <__ieee754_rem_pio2+0x80>
 800d06e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d308 <__ieee754_rem_pio2+0x2e8>)
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	f7f3 f908 	bl	8000288 <__aeabi_dsub>
 800d078:	4602      	mov	r2, r0
 800d07a:	460b      	mov	r3, r1
 800d07c:	e9c4 2300 	strd	r2, r3, [r4]
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 f900 	bl	8000288 <__aeabi_dsub>
 800d088:	a39f      	add	r3, pc, #636	; (adr r3, 800d308 <__ieee754_rem_pio2+0x2e8>)
 800d08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08e:	f7f3 f8fb 	bl	8000288 <__aeabi_dsub>
 800d092:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d096:	2501      	movs	r5, #1
 800d098:	4628      	mov	r0, r5
 800d09a:	b00d      	add	sp, #52	; 0x34
 800d09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0a0:	a39b      	add	r3, pc, #620	; (adr r3, 800d310 <__ieee754_rem_pio2+0x2f0>)
 800d0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a6:	f7f3 f8ef 	bl	8000288 <__aeabi_dsub>
 800d0aa:	a39b      	add	r3, pc, #620	; (adr r3, 800d318 <__ieee754_rem_pio2+0x2f8>)
 800d0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	460f      	mov	r7, r1
 800d0b4:	f7f3 f8e8 	bl	8000288 <__aeabi_dsub>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	460b      	mov	r3, r1
 800d0bc:	e9c4 2300 	strd	r2, r3, [r4]
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	4639      	mov	r1, r7
 800d0c4:	f7f3 f8e0 	bl	8000288 <__aeabi_dsub>
 800d0c8:	a393      	add	r3, pc, #588	; (adr r3, 800d318 <__ieee754_rem_pio2+0x2f8>)
 800d0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ce:	e7de      	b.n	800d08e <__ieee754_rem_pio2+0x6e>
 800d0d0:	f7f3 f8dc 	bl	800028c <__adddf3>
 800d0d4:	45a8      	cmp	r8, r5
 800d0d6:	4606      	mov	r6, r0
 800d0d8:	460f      	mov	r7, r1
 800d0da:	d016      	beq.n	800d10a <__ieee754_rem_pio2+0xea>
 800d0dc:	a38a      	add	r3, pc, #552	; (adr r3, 800d308 <__ieee754_rem_pio2+0x2e8>)
 800d0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e2:	f7f3 f8d3 	bl	800028c <__adddf3>
 800d0e6:	4602      	mov	r2, r0
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	e9c4 2300 	strd	r2, r3, [r4]
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	4639      	mov	r1, r7
 800d0f2:	f7f3 f8c9 	bl	8000288 <__aeabi_dsub>
 800d0f6:	a384      	add	r3, pc, #528	; (adr r3, 800d308 <__ieee754_rem_pio2+0x2e8>)
 800d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fc:	f7f3 f8c6 	bl	800028c <__adddf3>
 800d100:	f04f 35ff 	mov.w	r5, #4294967295
 800d104:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d108:	e7c6      	b.n	800d098 <__ieee754_rem_pio2+0x78>
 800d10a:	a381      	add	r3, pc, #516	; (adr r3, 800d310 <__ieee754_rem_pio2+0x2f0>)
 800d10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d110:	f7f3 f8bc 	bl	800028c <__adddf3>
 800d114:	a380      	add	r3, pc, #512	; (adr r3, 800d318 <__ieee754_rem_pio2+0x2f8>)
 800d116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d11a:	4606      	mov	r6, r0
 800d11c:	460f      	mov	r7, r1
 800d11e:	f7f3 f8b5 	bl	800028c <__adddf3>
 800d122:	4602      	mov	r2, r0
 800d124:	460b      	mov	r3, r1
 800d126:	e9c4 2300 	strd	r2, r3, [r4]
 800d12a:	4630      	mov	r0, r6
 800d12c:	4639      	mov	r1, r7
 800d12e:	f7f3 f8ab 	bl	8000288 <__aeabi_dsub>
 800d132:	a379      	add	r3, pc, #484	; (adr r3, 800d318 <__ieee754_rem_pio2+0x2f8>)
 800d134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d138:	e7e0      	b.n	800d0fc <__ieee754_rem_pio2+0xdc>
 800d13a:	4b82      	ldr	r3, [pc, #520]	; (800d344 <__ieee754_rem_pio2+0x324>)
 800d13c:	4598      	cmp	r8, r3
 800d13e:	f300 80d0 	bgt.w	800d2e2 <__ieee754_rem_pio2+0x2c2>
 800d142:	f001 f875 	bl	800e230 <fabs>
 800d146:	ec57 6b10 	vmov	r6, r7, d0
 800d14a:	ee10 0a10 	vmov	r0, s0
 800d14e:	a374      	add	r3, pc, #464	; (adr r3, 800d320 <__ieee754_rem_pio2+0x300>)
 800d150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d154:	4639      	mov	r1, r7
 800d156:	f7f3 fa4f 	bl	80005f8 <__aeabi_dmul>
 800d15a:	2200      	movs	r2, #0
 800d15c:	4b7a      	ldr	r3, [pc, #488]	; (800d348 <__ieee754_rem_pio2+0x328>)
 800d15e:	f7f3 f895 	bl	800028c <__adddf3>
 800d162:	f7f3 fcf9 	bl	8000b58 <__aeabi_d2iz>
 800d166:	4605      	mov	r5, r0
 800d168:	f7f3 f9dc 	bl	8000524 <__aeabi_i2d>
 800d16c:	a364      	add	r3, pc, #400	; (adr r3, 800d300 <__ieee754_rem_pio2+0x2e0>)
 800d16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d172:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d176:	f7f3 fa3f 	bl	80005f8 <__aeabi_dmul>
 800d17a:	4602      	mov	r2, r0
 800d17c:	460b      	mov	r3, r1
 800d17e:	4630      	mov	r0, r6
 800d180:	4639      	mov	r1, r7
 800d182:	f7f3 f881 	bl	8000288 <__aeabi_dsub>
 800d186:	a360      	add	r3, pc, #384	; (adr r3, 800d308 <__ieee754_rem_pio2+0x2e8>)
 800d188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d18c:	4682      	mov	sl, r0
 800d18e:	468b      	mov	fp, r1
 800d190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d194:	f7f3 fa30 	bl	80005f8 <__aeabi_dmul>
 800d198:	2d1f      	cmp	r5, #31
 800d19a:	4606      	mov	r6, r0
 800d19c:	460f      	mov	r7, r1
 800d19e:	dc0c      	bgt.n	800d1ba <__ieee754_rem_pio2+0x19a>
 800d1a0:	1e6a      	subs	r2, r5, #1
 800d1a2:	4b6a      	ldr	r3, [pc, #424]	; (800d34c <__ieee754_rem_pio2+0x32c>)
 800d1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1a8:	4543      	cmp	r3, r8
 800d1aa:	d006      	beq.n	800d1ba <__ieee754_rem_pio2+0x19a>
 800d1ac:	4632      	mov	r2, r6
 800d1ae:	463b      	mov	r3, r7
 800d1b0:	4650      	mov	r0, sl
 800d1b2:	4659      	mov	r1, fp
 800d1b4:	f7f3 f868 	bl	8000288 <__aeabi_dsub>
 800d1b8:	e00e      	b.n	800d1d8 <__ieee754_rem_pio2+0x1b8>
 800d1ba:	4632      	mov	r2, r6
 800d1bc:	463b      	mov	r3, r7
 800d1be:	4650      	mov	r0, sl
 800d1c0:	4659      	mov	r1, fp
 800d1c2:	f7f3 f861 	bl	8000288 <__aeabi_dsub>
 800d1c6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d1ca:	9305      	str	r3, [sp, #20]
 800d1cc:	9a05      	ldr	r2, [sp, #20]
 800d1ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d1d2:	1ad3      	subs	r3, r2, r3
 800d1d4:	2b10      	cmp	r3, #16
 800d1d6:	dc02      	bgt.n	800d1de <__ieee754_rem_pio2+0x1be>
 800d1d8:	e9c4 0100 	strd	r0, r1, [r4]
 800d1dc:	e039      	b.n	800d252 <__ieee754_rem_pio2+0x232>
 800d1de:	a34c      	add	r3, pc, #304	; (adr r3, 800d310 <__ieee754_rem_pio2+0x2f0>)
 800d1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1e8:	f7f3 fa06 	bl	80005f8 <__aeabi_dmul>
 800d1ec:	4606      	mov	r6, r0
 800d1ee:	460f      	mov	r7, r1
 800d1f0:	4602      	mov	r2, r0
 800d1f2:	460b      	mov	r3, r1
 800d1f4:	4650      	mov	r0, sl
 800d1f6:	4659      	mov	r1, fp
 800d1f8:	f7f3 f846 	bl	8000288 <__aeabi_dsub>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	460b      	mov	r3, r1
 800d200:	4680      	mov	r8, r0
 800d202:	4689      	mov	r9, r1
 800d204:	4650      	mov	r0, sl
 800d206:	4659      	mov	r1, fp
 800d208:	f7f3 f83e 	bl	8000288 <__aeabi_dsub>
 800d20c:	4632      	mov	r2, r6
 800d20e:	463b      	mov	r3, r7
 800d210:	f7f3 f83a 	bl	8000288 <__aeabi_dsub>
 800d214:	a340      	add	r3, pc, #256	; (adr r3, 800d318 <__ieee754_rem_pio2+0x2f8>)
 800d216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21a:	4606      	mov	r6, r0
 800d21c:	460f      	mov	r7, r1
 800d21e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d222:	f7f3 f9e9 	bl	80005f8 <__aeabi_dmul>
 800d226:	4632      	mov	r2, r6
 800d228:	463b      	mov	r3, r7
 800d22a:	f7f3 f82d 	bl	8000288 <__aeabi_dsub>
 800d22e:	4602      	mov	r2, r0
 800d230:	460b      	mov	r3, r1
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	4640      	mov	r0, r8
 800d238:	4649      	mov	r1, r9
 800d23a:	f7f3 f825 	bl	8000288 <__aeabi_dsub>
 800d23e:	9a05      	ldr	r2, [sp, #20]
 800d240:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d244:	1ad3      	subs	r3, r2, r3
 800d246:	2b31      	cmp	r3, #49	; 0x31
 800d248:	dc20      	bgt.n	800d28c <__ieee754_rem_pio2+0x26c>
 800d24a:	e9c4 0100 	strd	r0, r1, [r4]
 800d24e:	46c2      	mov	sl, r8
 800d250:	46cb      	mov	fp, r9
 800d252:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d256:	4650      	mov	r0, sl
 800d258:	4642      	mov	r2, r8
 800d25a:	464b      	mov	r3, r9
 800d25c:	4659      	mov	r1, fp
 800d25e:	f7f3 f813 	bl	8000288 <__aeabi_dsub>
 800d262:	463b      	mov	r3, r7
 800d264:	4632      	mov	r2, r6
 800d266:	f7f3 f80f 	bl	8000288 <__aeabi_dsub>
 800d26a:	9b04      	ldr	r3, [sp, #16]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d272:	f6bf af11 	bge.w	800d098 <__ieee754_rem_pio2+0x78>
 800d276:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d27a:	6063      	str	r3, [r4, #4]
 800d27c:	f8c4 8000 	str.w	r8, [r4]
 800d280:	60a0      	str	r0, [r4, #8]
 800d282:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d286:	60e3      	str	r3, [r4, #12]
 800d288:	426d      	negs	r5, r5
 800d28a:	e705      	b.n	800d098 <__ieee754_rem_pio2+0x78>
 800d28c:	a326      	add	r3, pc, #152	; (adr r3, 800d328 <__ieee754_rem_pio2+0x308>)
 800d28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d292:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d296:	f7f3 f9af 	bl	80005f8 <__aeabi_dmul>
 800d29a:	4606      	mov	r6, r0
 800d29c:	460f      	mov	r7, r1
 800d29e:	4602      	mov	r2, r0
 800d2a0:	460b      	mov	r3, r1
 800d2a2:	4640      	mov	r0, r8
 800d2a4:	4649      	mov	r1, r9
 800d2a6:	f7f2 ffef 	bl	8000288 <__aeabi_dsub>
 800d2aa:	4602      	mov	r2, r0
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	4682      	mov	sl, r0
 800d2b0:	468b      	mov	fp, r1
 800d2b2:	4640      	mov	r0, r8
 800d2b4:	4649      	mov	r1, r9
 800d2b6:	f7f2 ffe7 	bl	8000288 <__aeabi_dsub>
 800d2ba:	4632      	mov	r2, r6
 800d2bc:	463b      	mov	r3, r7
 800d2be:	f7f2 ffe3 	bl	8000288 <__aeabi_dsub>
 800d2c2:	a31b      	add	r3, pc, #108	; (adr r3, 800d330 <__ieee754_rem_pio2+0x310>)
 800d2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c8:	4606      	mov	r6, r0
 800d2ca:	460f      	mov	r7, r1
 800d2cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2d0:	f7f3 f992 	bl	80005f8 <__aeabi_dmul>
 800d2d4:	4632      	mov	r2, r6
 800d2d6:	463b      	mov	r3, r7
 800d2d8:	f7f2 ffd6 	bl	8000288 <__aeabi_dsub>
 800d2dc:	4606      	mov	r6, r0
 800d2de:	460f      	mov	r7, r1
 800d2e0:	e764      	b.n	800d1ac <__ieee754_rem_pio2+0x18c>
 800d2e2:	4b1b      	ldr	r3, [pc, #108]	; (800d350 <__ieee754_rem_pio2+0x330>)
 800d2e4:	4598      	cmp	r8, r3
 800d2e6:	dd35      	ble.n	800d354 <__ieee754_rem_pio2+0x334>
 800d2e8:	ee10 2a10 	vmov	r2, s0
 800d2ec:	463b      	mov	r3, r7
 800d2ee:	4630      	mov	r0, r6
 800d2f0:	4639      	mov	r1, r7
 800d2f2:	f7f2 ffc9 	bl	8000288 <__aeabi_dsub>
 800d2f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d2fa:	e9c4 0100 	strd	r0, r1, [r4]
 800d2fe:	e6a1      	b.n	800d044 <__ieee754_rem_pio2+0x24>
 800d300:	54400000 	.word	0x54400000
 800d304:	3ff921fb 	.word	0x3ff921fb
 800d308:	1a626331 	.word	0x1a626331
 800d30c:	3dd0b461 	.word	0x3dd0b461
 800d310:	1a600000 	.word	0x1a600000
 800d314:	3dd0b461 	.word	0x3dd0b461
 800d318:	2e037073 	.word	0x2e037073
 800d31c:	3ba3198a 	.word	0x3ba3198a
 800d320:	6dc9c883 	.word	0x6dc9c883
 800d324:	3fe45f30 	.word	0x3fe45f30
 800d328:	2e000000 	.word	0x2e000000
 800d32c:	3ba3198a 	.word	0x3ba3198a
 800d330:	252049c1 	.word	0x252049c1
 800d334:	397b839a 	.word	0x397b839a
 800d338:	3fe921fb 	.word	0x3fe921fb
 800d33c:	4002d97b 	.word	0x4002d97b
 800d340:	3ff921fb 	.word	0x3ff921fb
 800d344:	413921fb 	.word	0x413921fb
 800d348:	3fe00000 	.word	0x3fe00000
 800d34c:	0800e950 	.word	0x0800e950
 800d350:	7fefffff 	.word	0x7fefffff
 800d354:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d358:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800d35c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d360:	4630      	mov	r0, r6
 800d362:	460f      	mov	r7, r1
 800d364:	f7f3 fbf8 	bl	8000b58 <__aeabi_d2iz>
 800d368:	f7f3 f8dc 	bl	8000524 <__aeabi_i2d>
 800d36c:	4602      	mov	r2, r0
 800d36e:	460b      	mov	r3, r1
 800d370:	4630      	mov	r0, r6
 800d372:	4639      	mov	r1, r7
 800d374:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d378:	f7f2 ff86 	bl	8000288 <__aeabi_dsub>
 800d37c:	2200      	movs	r2, #0
 800d37e:	4b1f      	ldr	r3, [pc, #124]	; (800d3fc <__ieee754_rem_pio2+0x3dc>)
 800d380:	f7f3 f93a 	bl	80005f8 <__aeabi_dmul>
 800d384:	460f      	mov	r7, r1
 800d386:	4606      	mov	r6, r0
 800d388:	f7f3 fbe6 	bl	8000b58 <__aeabi_d2iz>
 800d38c:	f7f3 f8ca 	bl	8000524 <__aeabi_i2d>
 800d390:	4602      	mov	r2, r0
 800d392:	460b      	mov	r3, r1
 800d394:	4630      	mov	r0, r6
 800d396:	4639      	mov	r1, r7
 800d398:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d39c:	f7f2 ff74 	bl	8000288 <__aeabi_dsub>
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	4b16      	ldr	r3, [pc, #88]	; (800d3fc <__ieee754_rem_pio2+0x3dc>)
 800d3a4:	f7f3 f928 	bl	80005f8 <__aeabi_dmul>
 800d3a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d3ac:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800d3b0:	f04f 0803 	mov.w	r8, #3
 800d3b4:	2600      	movs	r6, #0
 800d3b6:	2700      	movs	r7, #0
 800d3b8:	4632      	mov	r2, r6
 800d3ba:	463b      	mov	r3, r7
 800d3bc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d3c0:	f108 3aff 	add.w	sl, r8, #4294967295
 800d3c4:	f7f3 fb80 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3c8:	b9b0      	cbnz	r0, 800d3f8 <__ieee754_rem_pio2+0x3d8>
 800d3ca:	4b0d      	ldr	r3, [pc, #52]	; (800d400 <__ieee754_rem_pio2+0x3e0>)
 800d3cc:	9301      	str	r3, [sp, #4]
 800d3ce:	2302      	movs	r3, #2
 800d3d0:	9300      	str	r3, [sp, #0]
 800d3d2:	462a      	mov	r2, r5
 800d3d4:	4643      	mov	r3, r8
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	a806      	add	r0, sp, #24
 800d3da:	f000 f98d 	bl	800d6f8 <__kernel_rem_pio2>
 800d3de:	9b04      	ldr	r3, [sp, #16]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	4605      	mov	r5, r0
 800d3e4:	f6bf ae58 	bge.w	800d098 <__ieee754_rem_pio2+0x78>
 800d3e8:	6863      	ldr	r3, [r4, #4]
 800d3ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d3ee:	6063      	str	r3, [r4, #4]
 800d3f0:	68e3      	ldr	r3, [r4, #12]
 800d3f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d3f6:	e746      	b.n	800d286 <__ieee754_rem_pio2+0x266>
 800d3f8:	46d0      	mov	r8, sl
 800d3fa:	e7dd      	b.n	800d3b8 <__ieee754_rem_pio2+0x398>
 800d3fc:	41700000 	.word	0x41700000
 800d400:	0800e9d0 	.word	0x0800e9d0

0800d404 <__ieee754_sqrt>:
 800d404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d408:	4955      	ldr	r1, [pc, #340]	; (800d560 <__ieee754_sqrt+0x15c>)
 800d40a:	ec55 4b10 	vmov	r4, r5, d0
 800d40e:	43a9      	bics	r1, r5
 800d410:	462b      	mov	r3, r5
 800d412:	462a      	mov	r2, r5
 800d414:	d112      	bne.n	800d43c <__ieee754_sqrt+0x38>
 800d416:	ee10 2a10 	vmov	r2, s0
 800d41a:	ee10 0a10 	vmov	r0, s0
 800d41e:	4629      	mov	r1, r5
 800d420:	f7f3 f8ea 	bl	80005f8 <__aeabi_dmul>
 800d424:	4602      	mov	r2, r0
 800d426:	460b      	mov	r3, r1
 800d428:	4620      	mov	r0, r4
 800d42a:	4629      	mov	r1, r5
 800d42c:	f7f2 ff2e 	bl	800028c <__adddf3>
 800d430:	4604      	mov	r4, r0
 800d432:	460d      	mov	r5, r1
 800d434:	ec45 4b10 	vmov	d0, r4, r5
 800d438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d43c:	2d00      	cmp	r5, #0
 800d43e:	ee10 0a10 	vmov	r0, s0
 800d442:	4621      	mov	r1, r4
 800d444:	dc0f      	bgt.n	800d466 <__ieee754_sqrt+0x62>
 800d446:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d44a:	4330      	orrs	r0, r6
 800d44c:	d0f2      	beq.n	800d434 <__ieee754_sqrt+0x30>
 800d44e:	b155      	cbz	r5, 800d466 <__ieee754_sqrt+0x62>
 800d450:	ee10 2a10 	vmov	r2, s0
 800d454:	4620      	mov	r0, r4
 800d456:	4629      	mov	r1, r5
 800d458:	f7f2 ff16 	bl	8000288 <__aeabi_dsub>
 800d45c:	4602      	mov	r2, r0
 800d45e:	460b      	mov	r3, r1
 800d460:	f7f3 f9f4 	bl	800084c <__aeabi_ddiv>
 800d464:	e7e4      	b.n	800d430 <__ieee754_sqrt+0x2c>
 800d466:	151b      	asrs	r3, r3, #20
 800d468:	d073      	beq.n	800d552 <__ieee754_sqrt+0x14e>
 800d46a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d46e:	07dd      	lsls	r5, r3, #31
 800d470:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d474:	bf48      	it	mi
 800d476:	0fc8      	lsrmi	r0, r1, #31
 800d478:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d47c:	bf44      	itt	mi
 800d47e:	0049      	lslmi	r1, r1, #1
 800d480:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d484:	2500      	movs	r5, #0
 800d486:	1058      	asrs	r0, r3, #1
 800d488:	0fcb      	lsrs	r3, r1, #31
 800d48a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d48e:	0049      	lsls	r1, r1, #1
 800d490:	2316      	movs	r3, #22
 800d492:	462c      	mov	r4, r5
 800d494:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d498:	19a7      	adds	r7, r4, r6
 800d49a:	4297      	cmp	r7, r2
 800d49c:	bfde      	ittt	le
 800d49e:	19bc      	addle	r4, r7, r6
 800d4a0:	1bd2      	suble	r2, r2, r7
 800d4a2:	19ad      	addle	r5, r5, r6
 800d4a4:	0fcf      	lsrs	r7, r1, #31
 800d4a6:	3b01      	subs	r3, #1
 800d4a8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d4ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d4b0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d4b4:	d1f0      	bne.n	800d498 <__ieee754_sqrt+0x94>
 800d4b6:	f04f 0c20 	mov.w	ip, #32
 800d4ba:	469e      	mov	lr, r3
 800d4bc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d4c0:	42a2      	cmp	r2, r4
 800d4c2:	eb06 070e 	add.w	r7, r6, lr
 800d4c6:	dc02      	bgt.n	800d4ce <__ieee754_sqrt+0xca>
 800d4c8:	d112      	bne.n	800d4f0 <__ieee754_sqrt+0xec>
 800d4ca:	428f      	cmp	r7, r1
 800d4cc:	d810      	bhi.n	800d4f0 <__ieee754_sqrt+0xec>
 800d4ce:	2f00      	cmp	r7, #0
 800d4d0:	eb07 0e06 	add.w	lr, r7, r6
 800d4d4:	da42      	bge.n	800d55c <__ieee754_sqrt+0x158>
 800d4d6:	f1be 0f00 	cmp.w	lr, #0
 800d4da:	db3f      	blt.n	800d55c <__ieee754_sqrt+0x158>
 800d4dc:	f104 0801 	add.w	r8, r4, #1
 800d4e0:	1b12      	subs	r2, r2, r4
 800d4e2:	428f      	cmp	r7, r1
 800d4e4:	bf88      	it	hi
 800d4e6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d4ea:	1bc9      	subs	r1, r1, r7
 800d4ec:	4433      	add	r3, r6
 800d4ee:	4644      	mov	r4, r8
 800d4f0:	0052      	lsls	r2, r2, #1
 800d4f2:	f1bc 0c01 	subs.w	ip, ip, #1
 800d4f6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d4fa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d4fe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d502:	d1dd      	bne.n	800d4c0 <__ieee754_sqrt+0xbc>
 800d504:	430a      	orrs	r2, r1
 800d506:	d006      	beq.n	800d516 <__ieee754_sqrt+0x112>
 800d508:	1c5c      	adds	r4, r3, #1
 800d50a:	bf13      	iteet	ne
 800d50c:	3301      	addne	r3, #1
 800d50e:	3501      	addeq	r5, #1
 800d510:	4663      	moveq	r3, ip
 800d512:	f023 0301 	bicne.w	r3, r3, #1
 800d516:	106a      	asrs	r2, r5, #1
 800d518:	085b      	lsrs	r3, r3, #1
 800d51a:	07e9      	lsls	r1, r5, #31
 800d51c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d520:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d524:	bf48      	it	mi
 800d526:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d52a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d52e:	461c      	mov	r4, r3
 800d530:	e780      	b.n	800d434 <__ieee754_sqrt+0x30>
 800d532:	0aca      	lsrs	r2, r1, #11
 800d534:	3815      	subs	r0, #21
 800d536:	0549      	lsls	r1, r1, #21
 800d538:	2a00      	cmp	r2, #0
 800d53a:	d0fa      	beq.n	800d532 <__ieee754_sqrt+0x12e>
 800d53c:	02d6      	lsls	r6, r2, #11
 800d53e:	d50a      	bpl.n	800d556 <__ieee754_sqrt+0x152>
 800d540:	f1c3 0420 	rsb	r4, r3, #32
 800d544:	fa21 f404 	lsr.w	r4, r1, r4
 800d548:	1e5d      	subs	r5, r3, #1
 800d54a:	4099      	lsls	r1, r3
 800d54c:	4322      	orrs	r2, r4
 800d54e:	1b43      	subs	r3, r0, r5
 800d550:	e78b      	b.n	800d46a <__ieee754_sqrt+0x66>
 800d552:	4618      	mov	r0, r3
 800d554:	e7f0      	b.n	800d538 <__ieee754_sqrt+0x134>
 800d556:	0052      	lsls	r2, r2, #1
 800d558:	3301      	adds	r3, #1
 800d55a:	e7ef      	b.n	800d53c <__ieee754_sqrt+0x138>
 800d55c:	46a0      	mov	r8, r4
 800d55e:	e7bf      	b.n	800d4e0 <__ieee754_sqrt+0xdc>
 800d560:	7ff00000 	.word	0x7ff00000
 800d564:	00000000 	.word	0x00000000

0800d568 <__kernel_cos>:
 800d568:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56c:	ec59 8b10 	vmov	r8, r9, d0
 800d570:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800d574:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800d578:	ed2d 8b02 	vpush	{d8}
 800d57c:	eeb0 8a41 	vmov.f32	s16, s2
 800d580:	eef0 8a61 	vmov.f32	s17, s3
 800d584:	da07      	bge.n	800d596 <__kernel_cos+0x2e>
 800d586:	ee10 0a10 	vmov	r0, s0
 800d58a:	4649      	mov	r1, r9
 800d58c:	f7f3 fae4 	bl	8000b58 <__aeabi_d2iz>
 800d590:	2800      	cmp	r0, #0
 800d592:	f000 8089 	beq.w	800d6a8 <__kernel_cos+0x140>
 800d596:	4642      	mov	r2, r8
 800d598:	464b      	mov	r3, r9
 800d59a:	4640      	mov	r0, r8
 800d59c:	4649      	mov	r1, r9
 800d59e:	f7f3 f82b 	bl	80005f8 <__aeabi_dmul>
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	4b4e      	ldr	r3, [pc, #312]	; (800d6e0 <__kernel_cos+0x178>)
 800d5a6:	4604      	mov	r4, r0
 800d5a8:	460d      	mov	r5, r1
 800d5aa:	f7f3 f825 	bl	80005f8 <__aeabi_dmul>
 800d5ae:	a340      	add	r3, pc, #256	; (adr r3, 800d6b0 <__kernel_cos+0x148>)
 800d5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5b4:	4682      	mov	sl, r0
 800d5b6:	468b      	mov	fp, r1
 800d5b8:	4620      	mov	r0, r4
 800d5ba:	4629      	mov	r1, r5
 800d5bc:	f7f3 f81c 	bl	80005f8 <__aeabi_dmul>
 800d5c0:	a33d      	add	r3, pc, #244	; (adr r3, 800d6b8 <__kernel_cos+0x150>)
 800d5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c6:	f7f2 fe61 	bl	800028c <__adddf3>
 800d5ca:	4622      	mov	r2, r4
 800d5cc:	462b      	mov	r3, r5
 800d5ce:	f7f3 f813 	bl	80005f8 <__aeabi_dmul>
 800d5d2:	a33b      	add	r3, pc, #236	; (adr r3, 800d6c0 <__kernel_cos+0x158>)
 800d5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d8:	f7f2 fe56 	bl	8000288 <__aeabi_dsub>
 800d5dc:	4622      	mov	r2, r4
 800d5de:	462b      	mov	r3, r5
 800d5e0:	f7f3 f80a 	bl	80005f8 <__aeabi_dmul>
 800d5e4:	a338      	add	r3, pc, #224	; (adr r3, 800d6c8 <__kernel_cos+0x160>)
 800d5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ea:	f7f2 fe4f 	bl	800028c <__adddf3>
 800d5ee:	4622      	mov	r2, r4
 800d5f0:	462b      	mov	r3, r5
 800d5f2:	f7f3 f801 	bl	80005f8 <__aeabi_dmul>
 800d5f6:	a336      	add	r3, pc, #216	; (adr r3, 800d6d0 <__kernel_cos+0x168>)
 800d5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5fc:	f7f2 fe44 	bl	8000288 <__aeabi_dsub>
 800d600:	4622      	mov	r2, r4
 800d602:	462b      	mov	r3, r5
 800d604:	f7f2 fff8 	bl	80005f8 <__aeabi_dmul>
 800d608:	a333      	add	r3, pc, #204	; (adr r3, 800d6d8 <__kernel_cos+0x170>)
 800d60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60e:	f7f2 fe3d 	bl	800028c <__adddf3>
 800d612:	4622      	mov	r2, r4
 800d614:	462b      	mov	r3, r5
 800d616:	f7f2 ffef 	bl	80005f8 <__aeabi_dmul>
 800d61a:	4622      	mov	r2, r4
 800d61c:	462b      	mov	r3, r5
 800d61e:	f7f2 ffeb 	bl	80005f8 <__aeabi_dmul>
 800d622:	ec53 2b18 	vmov	r2, r3, d8
 800d626:	4604      	mov	r4, r0
 800d628:	460d      	mov	r5, r1
 800d62a:	4640      	mov	r0, r8
 800d62c:	4649      	mov	r1, r9
 800d62e:	f7f2 ffe3 	bl	80005f8 <__aeabi_dmul>
 800d632:	460b      	mov	r3, r1
 800d634:	4602      	mov	r2, r0
 800d636:	4629      	mov	r1, r5
 800d638:	4620      	mov	r0, r4
 800d63a:	f7f2 fe25 	bl	8000288 <__aeabi_dsub>
 800d63e:	4b29      	ldr	r3, [pc, #164]	; (800d6e4 <__kernel_cos+0x17c>)
 800d640:	429e      	cmp	r6, r3
 800d642:	4680      	mov	r8, r0
 800d644:	4689      	mov	r9, r1
 800d646:	dc11      	bgt.n	800d66c <__kernel_cos+0x104>
 800d648:	4602      	mov	r2, r0
 800d64a:	460b      	mov	r3, r1
 800d64c:	4650      	mov	r0, sl
 800d64e:	4659      	mov	r1, fp
 800d650:	f7f2 fe1a 	bl	8000288 <__aeabi_dsub>
 800d654:	460b      	mov	r3, r1
 800d656:	4924      	ldr	r1, [pc, #144]	; (800d6e8 <__kernel_cos+0x180>)
 800d658:	4602      	mov	r2, r0
 800d65a:	2000      	movs	r0, #0
 800d65c:	f7f2 fe14 	bl	8000288 <__aeabi_dsub>
 800d660:	ecbd 8b02 	vpop	{d8}
 800d664:	ec41 0b10 	vmov	d0, r0, r1
 800d668:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66c:	4b1f      	ldr	r3, [pc, #124]	; (800d6ec <__kernel_cos+0x184>)
 800d66e:	491e      	ldr	r1, [pc, #120]	; (800d6e8 <__kernel_cos+0x180>)
 800d670:	429e      	cmp	r6, r3
 800d672:	bfcc      	ite	gt
 800d674:	4d1e      	ldrgt	r5, [pc, #120]	; (800d6f0 <__kernel_cos+0x188>)
 800d676:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800d67a:	2400      	movs	r4, #0
 800d67c:	4622      	mov	r2, r4
 800d67e:	462b      	mov	r3, r5
 800d680:	2000      	movs	r0, #0
 800d682:	f7f2 fe01 	bl	8000288 <__aeabi_dsub>
 800d686:	4622      	mov	r2, r4
 800d688:	4606      	mov	r6, r0
 800d68a:	460f      	mov	r7, r1
 800d68c:	462b      	mov	r3, r5
 800d68e:	4650      	mov	r0, sl
 800d690:	4659      	mov	r1, fp
 800d692:	f7f2 fdf9 	bl	8000288 <__aeabi_dsub>
 800d696:	4642      	mov	r2, r8
 800d698:	464b      	mov	r3, r9
 800d69a:	f7f2 fdf5 	bl	8000288 <__aeabi_dsub>
 800d69e:	4602      	mov	r2, r0
 800d6a0:	460b      	mov	r3, r1
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	4639      	mov	r1, r7
 800d6a6:	e7d9      	b.n	800d65c <__kernel_cos+0xf4>
 800d6a8:	2000      	movs	r0, #0
 800d6aa:	490f      	ldr	r1, [pc, #60]	; (800d6e8 <__kernel_cos+0x180>)
 800d6ac:	e7d8      	b.n	800d660 <__kernel_cos+0xf8>
 800d6ae:	bf00      	nop
 800d6b0:	be8838d4 	.word	0xbe8838d4
 800d6b4:	bda8fae9 	.word	0xbda8fae9
 800d6b8:	bdb4b1c4 	.word	0xbdb4b1c4
 800d6bc:	3e21ee9e 	.word	0x3e21ee9e
 800d6c0:	809c52ad 	.word	0x809c52ad
 800d6c4:	3e927e4f 	.word	0x3e927e4f
 800d6c8:	19cb1590 	.word	0x19cb1590
 800d6cc:	3efa01a0 	.word	0x3efa01a0
 800d6d0:	16c15177 	.word	0x16c15177
 800d6d4:	3f56c16c 	.word	0x3f56c16c
 800d6d8:	5555554c 	.word	0x5555554c
 800d6dc:	3fa55555 	.word	0x3fa55555
 800d6e0:	3fe00000 	.word	0x3fe00000
 800d6e4:	3fd33332 	.word	0x3fd33332
 800d6e8:	3ff00000 	.word	0x3ff00000
 800d6ec:	3fe90000 	.word	0x3fe90000
 800d6f0:	3fd20000 	.word	0x3fd20000
 800d6f4:	00000000 	.word	0x00000000

0800d6f8 <__kernel_rem_pio2>:
 800d6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6fc:	ed2d 8b02 	vpush	{d8}
 800d700:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d704:	1ed4      	subs	r4, r2, #3
 800d706:	9308      	str	r3, [sp, #32]
 800d708:	9101      	str	r1, [sp, #4]
 800d70a:	4bc5      	ldr	r3, [pc, #788]	; (800da20 <__kernel_rem_pio2+0x328>)
 800d70c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d70e:	9009      	str	r0, [sp, #36]	; 0x24
 800d710:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d714:	9304      	str	r3, [sp, #16]
 800d716:	9b08      	ldr	r3, [sp, #32]
 800d718:	3b01      	subs	r3, #1
 800d71a:	9307      	str	r3, [sp, #28]
 800d71c:	2318      	movs	r3, #24
 800d71e:	fb94 f4f3 	sdiv	r4, r4, r3
 800d722:	f06f 0317 	mvn.w	r3, #23
 800d726:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d72a:	fb04 3303 	mla	r3, r4, r3, r3
 800d72e:	eb03 0a02 	add.w	sl, r3, r2
 800d732:	9b04      	ldr	r3, [sp, #16]
 800d734:	9a07      	ldr	r2, [sp, #28]
 800d736:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800da10 <__kernel_rem_pio2+0x318>
 800d73a:	eb03 0802 	add.w	r8, r3, r2
 800d73e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d740:	1aa7      	subs	r7, r4, r2
 800d742:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d746:	ae22      	add	r6, sp, #136	; 0x88
 800d748:	2500      	movs	r5, #0
 800d74a:	4545      	cmp	r5, r8
 800d74c:	dd13      	ble.n	800d776 <__kernel_rem_pio2+0x7e>
 800d74e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800da10 <__kernel_rem_pio2+0x318>
 800d752:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d756:	2600      	movs	r6, #0
 800d758:	9b04      	ldr	r3, [sp, #16]
 800d75a:	429e      	cmp	r6, r3
 800d75c:	dc32      	bgt.n	800d7c4 <__kernel_rem_pio2+0xcc>
 800d75e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d760:	9302      	str	r3, [sp, #8]
 800d762:	9b08      	ldr	r3, [sp, #32]
 800d764:	199d      	adds	r5, r3, r6
 800d766:	ab22      	add	r3, sp, #136	; 0x88
 800d768:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d76c:	9306      	str	r3, [sp, #24]
 800d76e:	ec59 8b18 	vmov	r8, r9, d8
 800d772:	2700      	movs	r7, #0
 800d774:	e01f      	b.n	800d7b6 <__kernel_rem_pio2+0xbe>
 800d776:	42ef      	cmn	r7, r5
 800d778:	d407      	bmi.n	800d78a <__kernel_rem_pio2+0x92>
 800d77a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d77e:	f7f2 fed1 	bl	8000524 <__aeabi_i2d>
 800d782:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d786:	3501      	adds	r5, #1
 800d788:	e7df      	b.n	800d74a <__kernel_rem_pio2+0x52>
 800d78a:	ec51 0b18 	vmov	r0, r1, d8
 800d78e:	e7f8      	b.n	800d782 <__kernel_rem_pio2+0x8a>
 800d790:	9906      	ldr	r1, [sp, #24]
 800d792:	9d02      	ldr	r5, [sp, #8]
 800d794:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d798:	9106      	str	r1, [sp, #24]
 800d79a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800d79e:	9502      	str	r5, [sp, #8]
 800d7a0:	f7f2 ff2a 	bl	80005f8 <__aeabi_dmul>
 800d7a4:	4602      	mov	r2, r0
 800d7a6:	460b      	mov	r3, r1
 800d7a8:	4640      	mov	r0, r8
 800d7aa:	4649      	mov	r1, r9
 800d7ac:	f7f2 fd6e 	bl	800028c <__adddf3>
 800d7b0:	3701      	adds	r7, #1
 800d7b2:	4680      	mov	r8, r0
 800d7b4:	4689      	mov	r9, r1
 800d7b6:	9b07      	ldr	r3, [sp, #28]
 800d7b8:	429f      	cmp	r7, r3
 800d7ba:	dde9      	ble.n	800d790 <__kernel_rem_pio2+0x98>
 800d7bc:	e8eb 8902 	strd	r8, r9, [fp], #8
 800d7c0:	3601      	adds	r6, #1
 800d7c2:	e7c9      	b.n	800d758 <__kernel_rem_pio2+0x60>
 800d7c4:	9b04      	ldr	r3, [sp, #16]
 800d7c6:	aa0e      	add	r2, sp, #56	; 0x38
 800d7c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d7cc:	930c      	str	r3, [sp, #48]	; 0x30
 800d7ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d7d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d7d4:	9c04      	ldr	r4, [sp, #16]
 800d7d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7d8:	ab9a      	add	r3, sp, #616	; 0x268
 800d7da:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800d7de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d7e6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800d7ea:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800d7ee:	ab9a      	add	r3, sp, #616	; 0x268
 800d7f0:	445b      	add	r3, fp
 800d7f2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800d7f6:	2500      	movs	r5, #0
 800d7f8:	1b63      	subs	r3, r4, r5
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	dc78      	bgt.n	800d8f0 <__kernel_rem_pio2+0x1f8>
 800d7fe:	4650      	mov	r0, sl
 800d800:	ec49 8b10 	vmov	d0, r8, r9
 800d804:	f000 fe3c 	bl	800e480 <scalbn>
 800d808:	ec57 6b10 	vmov	r6, r7, d0
 800d80c:	2200      	movs	r2, #0
 800d80e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d812:	ee10 0a10 	vmov	r0, s0
 800d816:	4639      	mov	r1, r7
 800d818:	f7f2 feee 	bl	80005f8 <__aeabi_dmul>
 800d81c:	ec41 0b10 	vmov	d0, r0, r1
 800d820:	f000 fd1a 	bl	800e258 <floor>
 800d824:	2200      	movs	r2, #0
 800d826:	ec51 0b10 	vmov	r0, r1, d0
 800d82a:	4b7e      	ldr	r3, [pc, #504]	; (800da24 <__kernel_rem_pio2+0x32c>)
 800d82c:	f7f2 fee4 	bl	80005f8 <__aeabi_dmul>
 800d830:	4602      	mov	r2, r0
 800d832:	460b      	mov	r3, r1
 800d834:	4630      	mov	r0, r6
 800d836:	4639      	mov	r1, r7
 800d838:	f7f2 fd26 	bl	8000288 <__aeabi_dsub>
 800d83c:	460f      	mov	r7, r1
 800d83e:	4606      	mov	r6, r0
 800d840:	f7f3 f98a 	bl	8000b58 <__aeabi_d2iz>
 800d844:	9006      	str	r0, [sp, #24]
 800d846:	f7f2 fe6d 	bl	8000524 <__aeabi_i2d>
 800d84a:	4602      	mov	r2, r0
 800d84c:	460b      	mov	r3, r1
 800d84e:	4630      	mov	r0, r6
 800d850:	4639      	mov	r1, r7
 800d852:	f7f2 fd19 	bl	8000288 <__aeabi_dsub>
 800d856:	f1ba 0f00 	cmp.w	sl, #0
 800d85a:	4606      	mov	r6, r0
 800d85c:	460f      	mov	r7, r1
 800d85e:	dd6c      	ble.n	800d93a <__kernel_rem_pio2+0x242>
 800d860:	1e62      	subs	r2, r4, #1
 800d862:	ab0e      	add	r3, sp, #56	; 0x38
 800d864:	f1ca 0118 	rsb	r1, sl, #24
 800d868:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d86c:	9d06      	ldr	r5, [sp, #24]
 800d86e:	fa40 f301 	asr.w	r3, r0, r1
 800d872:	441d      	add	r5, r3
 800d874:	408b      	lsls	r3, r1
 800d876:	1ac0      	subs	r0, r0, r3
 800d878:	ab0e      	add	r3, sp, #56	; 0x38
 800d87a:	9506      	str	r5, [sp, #24]
 800d87c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d880:	f1ca 0317 	rsb	r3, sl, #23
 800d884:	fa40 f303 	asr.w	r3, r0, r3
 800d888:	9302      	str	r3, [sp, #8]
 800d88a:	9b02      	ldr	r3, [sp, #8]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd62      	ble.n	800d956 <__kernel_rem_pio2+0x25e>
 800d890:	9b06      	ldr	r3, [sp, #24]
 800d892:	2200      	movs	r2, #0
 800d894:	3301      	adds	r3, #1
 800d896:	9306      	str	r3, [sp, #24]
 800d898:	4615      	mov	r5, r2
 800d89a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d89e:	4294      	cmp	r4, r2
 800d8a0:	f300 8095 	bgt.w	800d9ce <__kernel_rem_pio2+0x2d6>
 800d8a4:	f1ba 0f00 	cmp.w	sl, #0
 800d8a8:	dd07      	ble.n	800d8ba <__kernel_rem_pio2+0x1c2>
 800d8aa:	f1ba 0f01 	cmp.w	sl, #1
 800d8ae:	f000 80a2 	beq.w	800d9f6 <__kernel_rem_pio2+0x2fe>
 800d8b2:	f1ba 0f02 	cmp.w	sl, #2
 800d8b6:	f000 80c1 	beq.w	800da3c <__kernel_rem_pio2+0x344>
 800d8ba:	9b02      	ldr	r3, [sp, #8]
 800d8bc:	2b02      	cmp	r3, #2
 800d8be:	d14a      	bne.n	800d956 <__kernel_rem_pio2+0x25e>
 800d8c0:	4632      	mov	r2, r6
 800d8c2:	463b      	mov	r3, r7
 800d8c4:	2000      	movs	r0, #0
 800d8c6:	4958      	ldr	r1, [pc, #352]	; (800da28 <__kernel_rem_pio2+0x330>)
 800d8c8:	f7f2 fcde 	bl	8000288 <__aeabi_dsub>
 800d8cc:	4606      	mov	r6, r0
 800d8ce:	460f      	mov	r7, r1
 800d8d0:	2d00      	cmp	r5, #0
 800d8d2:	d040      	beq.n	800d956 <__kernel_rem_pio2+0x25e>
 800d8d4:	4650      	mov	r0, sl
 800d8d6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800da18 <__kernel_rem_pio2+0x320>
 800d8da:	f000 fdd1 	bl	800e480 <scalbn>
 800d8de:	4630      	mov	r0, r6
 800d8e0:	4639      	mov	r1, r7
 800d8e2:	ec53 2b10 	vmov	r2, r3, d0
 800d8e6:	f7f2 fccf 	bl	8000288 <__aeabi_dsub>
 800d8ea:	4606      	mov	r6, r0
 800d8ec:	460f      	mov	r7, r1
 800d8ee:	e032      	b.n	800d956 <__kernel_rem_pio2+0x25e>
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	4b4e      	ldr	r3, [pc, #312]	; (800da2c <__kernel_rem_pio2+0x334>)
 800d8f4:	4640      	mov	r0, r8
 800d8f6:	4649      	mov	r1, r9
 800d8f8:	f7f2 fe7e 	bl	80005f8 <__aeabi_dmul>
 800d8fc:	f7f3 f92c 	bl	8000b58 <__aeabi_d2iz>
 800d900:	f7f2 fe10 	bl	8000524 <__aeabi_i2d>
 800d904:	2200      	movs	r2, #0
 800d906:	4b4a      	ldr	r3, [pc, #296]	; (800da30 <__kernel_rem_pio2+0x338>)
 800d908:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d90c:	f7f2 fe74 	bl	80005f8 <__aeabi_dmul>
 800d910:	4602      	mov	r2, r0
 800d912:	460b      	mov	r3, r1
 800d914:	4640      	mov	r0, r8
 800d916:	4649      	mov	r1, r9
 800d918:	f7f2 fcb6 	bl	8000288 <__aeabi_dsub>
 800d91c:	f7f3 f91c 	bl	8000b58 <__aeabi_d2iz>
 800d920:	ab0e      	add	r3, sp, #56	; 0x38
 800d922:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800d926:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d92a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d92e:	f7f2 fcad 	bl	800028c <__adddf3>
 800d932:	3501      	adds	r5, #1
 800d934:	4680      	mov	r8, r0
 800d936:	4689      	mov	r9, r1
 800d938:	e75e      	b.n	800d7f8 <__kernel_rem_pio2+0x100>
 800d93a:	d105      	bne.n	800d948 <__kernel_rem_pio2+0x250>
 800d93c:	1e63      	subs	r3, r4, #1
 800d93e:	aa0e      	add	r2, sp, #56	; 0x38
 800d940:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d944:	15c3      	asrs	r3, r0, #23
 800d946:	e79f      	b.n	800d888 <__kernel_rem_pio2+0x190>
 800d948:	2200      	movs	r2, #0
 800d94a:	4b3a      	ldr	r3, [pc, #232]	; (800da34 <__kernel_rem_pio2+0x33c>)
 800d94c:	f7f3 f8da 	bl	8000b04 <__aeabi_dcmpge>
 800d950:	2800      	cmp	r0, #0
 800d952:	d139      	bne.n	800d9c8 <__kernel_rem_pio2+0x2d0>
 800d954:	9002      	str	r0, [sp, #8]
 800d956:	2200      	movs	r2, #0
 800d958:	2300      	movs	r3, #0
 800d95a:	4630      	mov	r0, r6
 800d95c:	4639      	mov	r1, r7
 800d95e:	f7f3 f8b3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d962:	2800      	cmp	r0, #0
 800d964:	f000 80c7 	beq.w	800daf6 <__kernel_rem_pio2+0x3fe>
 800d968:	1e65      	subs	r5, r4, #1
 800d96a:	462b      	mov	r3, r5
 800d96c:	2200      	movs	r2, #0
 800d96e:	9904      	ldr	r1, [sp, #16]
 800d970:	428b      	cmp	r3, r1
 800d972:	da6a      	bge.n	800da4a <__kernel_rem_pio2+0x352>
 800d974:	2a00      	cmp	r2, #0
 800d976:	f000 8088 	beq.w	800da8a <__kernel_rem_pio2+0x392>
 800d97a:	ab0e      	add	r3, sp, #56	; 0x38
 800d97c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d980:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d984:	2b00      	cmp	r3, #0
 800d986:	f000 80b4 	beq.w	800daf2 <__kernel_rem_pio2+0x3fa>
 800d98a:	4650      	mov	r0, sl
 800d98c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800da18 <__kernel_rem_pio2+0x320>
 800d990:	f000 fd76 	bl	800e480 <scalbn>
 800d994:	00ec      	lsls	r4, r5, #3
 800d996:	ab72      	add	r3, sp, #456	; 0x1c8
 800d998:	191e      	adds	r6, r3, r4
 800d99a:	ec59 8b10 	vmov	r8, r9, d0
 800d99e:	f106 0a08 	add.w	sl, r6, #8
 800d9a2:	462f      	mov	r7, r5
 800d9a4:	2f00      	cmp	r7, #0
 800d9a6:	f280 80df 	bge.w	800db68 <__kernel_rem_pio2+0x470>
 800d9aa:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800da10 <__kernel_rem_pio2+0x318>
 800d9ae:	f04f 0a00 	mov.w	sl, #0
 800d9b2:	eba5 030a 	sub.w	r3, r5, sl
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f2c0 810a 	blt.w	800dbd0 <__kernel_rem_pio2+0x4d8>
 800d9bc:	f8df b078 	ldr.w	fp, [pc, #120]	; 800da38 <__kernel_rem_pio2+0x340>
 800d9c0:	ec59 8b18 	vmov	r8, r9, d8
 800d9c4:	2700      	movs	r7, #0
 800d9c6:	e0f5      	b.n	800dbb4 <__kernel_rem_pio2+0x4bc>
 800d9c8:	2302      	movs	r3, #2
 800d9ca:	9302      	str	r3, [sp, #8]
 800d9cc:	e760      	b.n	800d890 <__kernel_rem_pio2+0x198>
 800d9ce:	ab0e      	add	r3, sp, #56	; 0x38
 800d9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9d4:	b94d      	cbnz	r5, 800d9ea <__kernel_rem_pio2+0x2f2>
 800d9d6:	b12b      	cbz	r3, 800d9e4 <__kernel_rem_pio2+0x2ec>
 800d9d8:	a80e      	add	r0, sp, #56	; 0x38
 800d9da:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d9de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	3201      	adds	r2, #1
 800d9e6:	461d      	mov	r5, r3
 800d9e8:	e759      	b.n	800d89e <__kernel_rem_pio2+0x1a6>
 800d9ea:	a80e      	add	r0, sp, #56	; 0x38
 800d9ec:	1acb      	subs	r3, r1, r3
 800d9ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d9f2:	462b      	mov	r3, r5
 800d9f4:	e7f6      	b.n	800d9e4 <__kernel_rem_pio2+0x2ec>
 800d9f6:	1e62      	subs	r2, r4, #1
 800d9f8:	ab0e      	add	r3, sp, #56	; 0x38
 800d9fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9fe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800da02:	a90e      	add	r1, sp, #56	; 0x38
 800da04:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800da08:	e757      	b.n	800d8ba <__kernel_rem_pio2+0x1c2>
 800da0a:	bf00      	nop
 800da0c:	f3af 8000 	nop.w
	...
 800da1c:	3ff00000 	.word	0x3ff00000
 800da20:	0800eb18 	.word	0x0800eb18
 800da24:	40200000 	.word	0x40200000
 800da28:	3ff00000 	.word	0x3ff00000
 800da2c:	3e700000 	.word	0x3e700000
 800da30:	41700000 	.word	0x41700000
 800da34:	3fe00000 	.word	0x3fe00000
 800da38:	0800ead8 	.word	0x0800ead8
 800da3c:	1e62      	subs	r2, r4, #1
 800da3e:	ab0e      	add	r3, sp, #56	; 0x38
 800da40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da44:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800da48:	e7db      	b.n	800da02 <__kernel_rem_pio2+0x30a>
 800da4a:	a90e      	add	r1, sp, #56	; 0x38
 800da4c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800da50:	3b01      	subs	r3, #1
 800da52:	430a      	orrs	r2, r1
 800da54:	e78b      	b.n	800d96e <__kernel_rem_pio2+0x276>
 800da56:	3301      	adds	r3, #1
 800da58:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800da5c:	2900      	cmp	r1, #0
 800da5e:	d0fa      	beq.n	800da56 <__kernel_rem_pio2+0x35e>
 800da60:	9a08      	ldr	r2, [sp, #32]
 800da62:	4422      	add	r2, r4
 800da64:	00d2      	lsls	r2, r2, #3
 800da66:	a922      	add	r1, sp, #136	; 0x88
 800da68:	18e3      	adds	r3, r4, r3
 800da6a:	9206      	str	r2, [sp, #24]
 800da6c:	440a      	add	r2, r1
 800da6e:	9302      	str	r3, [sp, #8]
 800da70:	f10b 0108 	add.w	r1, fp, #8
 800da74:	f102 0308 	add.w	r3, r2, #8
 800da78:	1c66      	adds	r6, r4, #1
 800da7a:	910a      	str	r1, [sp, #40]	; 0x28
 800da7c:	2500      	movs	r5, #0
 800da7e:	930d      	str	r3, [sp, #52]	; 0x34
 800da80:	9b02      	ldr	r3, [sp, #8]
 800da82:	42b3      	cmp	r3, r6
 800da84:	da04      	bge.n	800da90 <__kernel_rem_pio2+0x398>
 800da86:	461c      	mov	r4, r3
 800da88:	e6a6      	b.n	800d7d8 <__kernel_rem_pio2+0xe0>
 800da8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da8c:	2301      	movs	r3, #1
 800da8e:	e7e3      	b.n	800da58 <__kernel_rem_pio2+0x360>
 800da90:	9b06      	ldr	r3, [sp, #24]
 800da92:	18ef      	adds	r7, r5, r3
 800da94:	ab22      	add	r3, sp, #136	; 0x88
 800da96:	441f      	add	r7, r3
 800da98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da9a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800da9e:	f7f2 fd41 	bl	8000524 <__aeabi_i2d>
 800daa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daa4:	461c      	mov	r4, r3
 800daa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800daa8:	e9c7 0100 	strd	r0, r1, [r7]
 800daac:	eb03 0b05 	add.w	fp, r3, r5
 800dab0:	2700      	movs	r7, #0
 800dab2:	f04f 0800 	mov.w	r8, #0
 800dab6:	f04f 0900 	mov.w	r9, #0
 800daba:	9b07      	ldr	r3, [sp, #28]
 800dabc:	429f      	cmp	r7, r3
 800dabe:	dd08      	ble.n	800dad2 <__kernel_rem_pio2+0x3da>
 800dac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dac2:	aa72      	add	r2, sp, #456	; 0x1c8
 800dac4:	18eb      	adds	r3, r5, r3
 800dac6:	4413      	add	r3, r2
 800dac8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800dacc:	3601      	adds	r6, #1
 800dace:	3508      	adds	r5, #8
 800dad0:	e7d6      	b.n	800da80 <__kernel_rem_pio2+0x388>
 800dad2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800dad6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800dada:	f7f2 fd8d 	bl	80005f8 <__aeabi_dmul>
 800dade:	4602      	mov	r2, r0
 800dae0:	460b      	mov	r3, r1
 800dae2:	4640      	mov	r0, r8
 800dae4:	4649      	mov	r1, r9
 800dae6:	f7f2 fbd1 	bl	800028c <__adddf3>
 800daea:	3701      	adds	r7, #1
 800daec:	4680      	mov	r8, r0
 800daee:	4689      	mov	r9, r1
 800daf0:	e7e3      	b.n	800daba <__kernel_rem_pio2+0x3c2>
 800daf2:	3d01      	subs	r5, #1
 800daf4:	e741      	b.n	800d97a <__kernel_rem_pio2+0x282>
 800daf6:	f1ca 0000 	rsb	r0, sl, #0
 800dafa:	ec47 6b10 	vmov	d0, r6, r7
 800dafe:	f000 fcbf 	bl	800e480 <scalbn>
 800db02:	ec57 6b10 	vmov	r6, r7, d0
 800db06:	2200      	movs	r2, #0
 800db08:	4b99      	ldr	r3, [pc, #612]	; (800dd70 <__kernel_rem_pio2+0x678>)
 800db0a:	ee10 0a10 	vmov	r0, s0
 800db0e:	4639      	mov	r1, r7
 800db10:	f7f2 fff8 	bl	8000b04 <__aeabi_dcmpge>
 800db14:	b1f8      	cbz	r0, 800db56 <__kernel_rem_pio2+0x45e>
 800db16:	2200      	movs	r2, #0
 800db18:	4b96      	ldr	r3, [pc, #600]	; (800dd74 <__kernel_rem_pio2+0x67c>)
 800db1a:	4630      	mov	r0, r6
 800db1c:	4639      	mov	r1, r7
 800db1e:	f7f2 fd6b 	bl	80005f8 <__aeabi_dmul>
 800db22:	f7f3 f819 	bl	8000b58 <__aeabi_d2iz>
 800db26:	4680      	mov	r8, r0
 800db28:	f7f2 fcfc 	bl	8000524 <__aeabi_i2d>
 800db2c:	2200      	movs	r2, #0
 800db2e:	4b90      	ldr	r3, [pc, #576]	; (800dd70 <__kernel_rem_pio2+0x678>)
 800db30:	f7f2 fd62 	bl	80005f8 <__aeabi_dmul>
 800db34:	460b      	mov	r3, r1
 800db36:	4602      	mov	r2, r0
 800db38:	4639      	mov	r1, r7
 800db3a:	4630      	mov	r0, r6
 800db3c:	f7f2 fba4 	bl	8000288 <__aeabi_dsub>
 800db40:	f7f3 f80a 	bl	8000b58 <__aeabi_d2iz>
 800db44:	1c65      	adds	r5, r4, #1
 800db46:	ab0e      	add	r3, sp, #56	; 0x38
 800db48:	f10a 0a18 	add.w	sl, sl, #24
 800db4c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800db50:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800db54:	e719      	b.n	800d98a <__kernel_rem_pio2+0x292>
 800db56:	4630      	mov	r0, r6
 800db58:	4639      	mov	r1, r7
 800db5a:	f7f2 fffd 	bl	8000b58 <__aeabi_d2iz>
 800db5e:	ab0e      	add	r3, sp, #56	; 0x38
 800db60:	4625      	mov	r5, r4
 800db62:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800db66:	e710      	b.n	800d98a <__kernel_rem_pio2+0x292>
 800db68:	ab0e      	add	r3, sp, #56	; 0x38
 800db6a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800db6e:	f7f2 fcd9 	bl	8000524 <__aeabi_i2d>
 800db72:	4642      	mov	r2, r8
 800db74:	464b      	mov	r3, r9
 800db76:	f7f2 fd3f 	bl	80005f8 <__aeabi_dmul>
 800db7a:	2200      	movs	r2, #0
 800db7c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800db80:	4b7c      	ldr	r3, [pc, #496]	; (800dd74 <__kernel_rem_pio2+0x67c>)
 800db82:	4640      	mov	r0, r8
 800db84:	4649      	mov	r1, r9
 800db86:	f7f2 fd37 	bl	80005f8 <__aeabi_dmul>
 800db8a:	3f01      	subs	r7, #1
 800db8c:	4680      	mov	r8, r0
 800db8e:	4689      	mov	r9, r1
 800db90:	e708      	b.n	800d9a4 <__kernel_rem_pio2+0x2ac>
 800db92:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800db96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800db9e:	f7f2 fd2b 	bl	80005f8 <__aeabi_dmul>
 800dba2:	4602      	mov	r2, r0
 800dba4:	460b      	mov	r3, r1
 800dba6:	4640      	mov	r0, r8
 800dba8:	4649      	mov	r1, r9
 800dbaa:	f7f2 fb6f 	bl	800028c <__adddf3>
 800dbae:	3701      	adds	r7, #1
 800dbb0:	4680      	mov	r8, r0
 800dbb2:	4689      	mov	r9, r1
 800dbb4:	9b04      	ldr	r3, [sp, #16]
 800dbb6:	429f      	cmp	r7, r3
 800dbb8:	dc01      	bgt.n	800dbbe <__kernel_rem_pio2+0x4c6>
 800dbba:	45ba      	cmp	sl, r7
 800dbbc:	dae9      	bge.n	800db92 <__kernel_rem_pio2+0x49a>
 800dbbe:	ab4a      	add	r3, sp, #296	; 0x128
 800dbc0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dbc4:	e9c3 8900 	strd	r8, r9, [r3]
 800dbc8:	f10a 0a01 	add.w	sl, sl, #1
 800dbcc:	3e08      	subs	r6, #8
 800dbce:	e6f0      	b.n	800d9b2 <__kernel_rem_pio2+0x2ba>
 800dbd0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dbd2:	2b03      	cmp	r3, #3
 800dbd4:	d85b      	bhi.n	800dc8e <__kernel_rem_pio2+0x596>
 800dbd6:	e8df f003 	tbb	[pc, r3]
 800dbda:	264a      	.short	0x264a
 800dbdc:	0226      	.short	0x0226
 800dbde:	ab9a      	add	r3, sp, #616	; 0x268
 800dbe0:	441c      	add	r4, r3
 800dbe2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800dbe6:	46a2      	mov	sl, r4
 800dbe8:	46ab      	mov	fp, r5
 800dbea:	f1bb 0f00 	cmp.w	fp, #0
 800dbee:	dc6c      	bgt.n	800dcca <__kernel_rem_pio2+0x5d2>
 800dbf0:	46a2      	mov	sl, r4
 800dbf2:	46ab      	mov	fp, r5
 800dbf4:	f1bb 0f01 	cmp.w	fp, #1
 800dbf8:	f300 8086 	bgt.w	800dd08 <__kernel_rem_pio2+0x610>
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	2100      	movs	r1, #0
 800dc00:	2d01      	cmp	r5, #1
 800dc02:	f300 80a0 	bgt.w	800dd46 <__kernel_rem_pio2+0x64e>
 800dc06:	9b02      	ldr	r3, [sp, #8]
 800dc08:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800dc0c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f040 809e 	bne.w	800dd52 <__kernel_rem_pio2+0x65a>
 800dc16:	9b01      	ldr	r3, [sp, #4]
 800dc18:	e9c3 7800 	strd	r7, r8, [r3]
 800dc1c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800dc20:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dc24:	e033      	b.n	800dc8e <__kernel_rem_pio2+0x596>
 800dc26:	3408      	adds	r4, #8
 800dc28:	ab4a      	add	r3, sp, #296	; 0x128
 800dc2a:	441c      	add	r4, r3
 800dc2c:	462e      	mov	r6, r5
 800dc2e:	2000      	movs	r0, #0
 800dc30:	2100      	movs	r1, #0
 800dc32:	2e00      	cmp	r6, #0
 800dc34:	da3a      	bge.n	800dcac <__kernel_rem_pio2+0x5b4>
 800dc36:	9b02      	ldr	r3, [sp, #8]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d03d      	beq.n	800dcb8 <__kernel_rem_pio2+0x5c0>
 800dc3c:	4602      	mov	r2, r0
 800dc3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc42:	9c01      	ldr	r4, [sp, #4]
 800dc44:	e9c4 2300 	strd	r2, r3, [r4]
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800dc50:	f7f2 fb1a 	bl	8000288 <__aeabi_dsub>
 800dc54:	ae4c      	add	r6, sp, #304	; 0x130
 800dc56:	2401      	movs	r4, #1
 800dc58:	42a5      	cmp	r5, r4
 800dc5a:	da30      	bge.n	800dcbe <__kernel_rem_pio2+0x5c6>
 800dc5c:	9b02      	ldr	r3, [sp, #8]
 800dc5e:	b113      	cbz	r3, 800dc66 <__kernel_rem_pio2+0x56e>
 800dc60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc64:	4619      	mov	r1, r3
 800dc66:	9b01      	ldr	r3, [sp, #4]
 800dc68:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800dc6c:	e00f      	b.n	800dc8e <__kernel_rem_pio2+0x596>
 800dc6e:	ab9a      	add	r3, sp, #616	; 0x268
 800dc70:	441c      	add	r4, r3
 800dc72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800dc76:	2000      	movs	r0, #0
 800dc78:	2100      	movs	r1, #0
 800dc7a:	2d00      	cmp	r5, #0
 800dc7c:	da10      	bge.n	800dca0 <__kernel_rem_pio2+0x5a8>
 800dc7e:	9b02      	ldr	r3, [sp, #8]
 800dc80:	b113      	cbz	r3, 800dc88 <__kernel_rem_pio2+0x590>
 800dc82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc86:	4619      	mov	r1, r3
 800dc88:	9b01      	ldr	r3, [sp, #4]
 800dc8a:	e9c3 0100 	strd	r0, r1, [r3]
 800dc8e:	9b06      	ldr	r3, [sp, #24]
 800dc90:	f003 0007 	and.w	r0, r3, #7
 800dc94:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800dc98:	ecbd 8b02 	vpop	{d8}
 800dc9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dca0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dca4:	f7f2 faf2 	bl	800028c <__adddf3>
 800dca8:	3d01      	subs	r5, #1
 800dcaa:	e7e6      	b.n	800dc7a <__kernel_rem_pio2+0x582>
 800dcac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dcb0:	f7f2 faec 	bl	800028c <__adddf3>
 800dcb4:	3e01      	subs	r6, #1
 800dcb6:	e7bc      	b.n	800dc32 <__kernel_rem_pio2+0x53a>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	460b      	mov	r3, r1
 800dcbc:	e7c1      	b.n	800dc42 <__kernel_rem_pio2+0x54a>
 800dcbe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800dcc2:	f7f2 fae3 	bl	800028c <__adddf3>
 800dcc6:	3401      	adds	r4, #1
 800dcc8:	e7c6      	b.n	800dc58 <__kernel_rem_pio2+0x560>
 800dcca:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800dcce:	ed3a 7b02 	vldmdb	sl!, {d7}
 800dcd2:	4640      	mov	r0, r8
 800dcd4:	ec53 2b17 	vmov	r2, r3, d7
 800dcd8:	4649      	mov	r1, r9
 800dcda:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dcde:	f7f2 fad5 	bl	800028c <__adddf3>
 800dce2:	4602      	mov	r2, r0
 800dce4:	460b      	mov	r3, r1
 800dce6:	4606      	mov	r6, r0
 800dce8:	460f      	mov	r7, r1
 800dcea:	4640      	mov	r0, r8
 800dcec:	4649      	mov	r1, r9
 800dcee:	f7f2 facb 	bl	8000288 <__aeabi_dsub>
 800dcf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcf6:	f7f2 fac9 	bl	800028c <__adddf3>
 800dcfa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dcfe:	e9ca 0100 	strd	r0, r1, [sl]
 800dd02:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800dd06:	e770      	b.n	800dbea <__kernel_rem_pio2+0x4f2>
 800dd08:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800dd0c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800dd10:	4630      	mov	r0, r6
 800dd12:	ec53 2b17 	vmov	r2, r3, d7
 800dd16:	4639      	mov	r1, r7
 800dd18:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dd1c:	f7f2 fab6 	bl	800028c <__adddf3>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	4680      	mov	r8, r0
 800dd26:	4689      	mov	r9, r1
 800dd28:	4630      	mov	r0, r6
 800dd2a:	4639      	mov	r1, r7
 800dd2c:	f7f2 faac 	bl	8000288 <__aeabi_dsub>
 800dd30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd34:	f7f2 faaa 	bl	800028c <__adddf3>
 800dd38:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dd3c:	e9ca 0100 	strd	r0, r1, [sl]
 800dd40:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800dd44:	e756      	b.n	800dbf4 <__kernel_rem_pio2+0x4fc>
 800dd46:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dd4a:	f7f2 fa9f 	bl	800028c <__adddf3>
 800dd4e:	3d01      	subs	r5, #1
 800dd50:	e756      	b.n	800dc00 <__kernel_rem_pio2+0x508>
 800dd52:	9b01      	ldr	r3, [sp, #4]
 800dd54:	9a01      	ldr	r2, [sp, #4]
 800dd56:	601f      	str	r7, [r3, #0]
 800dd58:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800dd5c:	605c      	str	r4, [r3, #4]
 800dd5e:	609d      	str	r5, [r3, #8]
 800dd60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dd64:	60d3      	str	r3, [r2, #12]
 800dd66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd6a:	6110      	str	r0, [r2, #16]
 800dd6c:	6153      	str	r3, [r2, #20]
 800dd6e:	e78e      	b.n	800dc8e <__kernel_rem_pio2+0x596>
 800dd70:	41700000 	.word	0x41700000
 800dd74:	3e700000 	.word	0x3e700000

0800dd78 <__kernel_sin>:
 800dd78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd7c:	ec55 4b10 	vmov	r4, r5, d0
 800dd80:	b085      	sub	sp, #20
 800dd82:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dd86:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800dd8a:	ed8d 1b00 	vstr	d1, [sp]
 800dd8e:	9002      	str	r0, [sp, #8]
 800dd90:	da06      	bge.n	800dda0 <__kernel_sin+0x28>
 800dd92:	ee10 0a10 	vmov	r0, s0
 800dd96:	4629      	mov	r1, r5
 800dd98:	f7f2 fede 	bl	8000b58 <__aeabi_d2iz>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	d051      	beq.n	800de44 <__kernel_sin+0xcc>
 800dda0:	4622      	mov	r2, r4
 800dda2:	462b      	mov	r3, r5
 800dda4:	4620      	mov	r0, r4
 800dda6:	4629      	mov	r1, r5
 800dda8:	f7f2 fc26 	bl	80005f8 <__aeabi_dmul>
 800ddac:	4682      	mov	sl, r0
 800ddae:	468b      	mov	fp, r1
 800ddb0:	4602      	mov	r2, r0
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	4629      	mov	r1, r5
 800ddb8:	f7f2 fc1e 	bl	80005f8 <__aeabi_dmul>
 800ddbc:	a341      	add	r3, pc, #260	; (adr r3, 800dec4 <__kernel_sin+0x14c>)
 800ddbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc2:	4680      	mov	r8, r0
 800ddc4:	4689      	mov	r9, r1
 800ddc6:	4650      	mov	r0, sl
 800ddc8:	4659      	mov	r1, fp
 800ddca:	f7f2 fc15 	bl	80005f8 <__aeabi_dmul>
 800ddce:	a33f      	add	r3, pc, #252	; (adr r3, 800decc <__kernel_sin+0x154>)
 800ddd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd4:	f7f2 fa58 	bl	8000288 <__aeabi_dsub>
 800ddd8:	4652      	mov	r2, sl
 800ddda:	465b      	mov	r3, fp
 800dddc:	f7f2 fc0c 	bl	80005f8 <__aeabi_dmul>
 800dde0:	a33c      	add	r3, pc, #240	; (adr r3, 800ded4 <__kernel_sin+0x15c>)
 800dde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde6:	f7f2 fa51 	bl	800028c <__adddf3>
 800ddea:	4652      	mov	r2, sl
 800ddec:	465b      	mov	r3, fp
 800ddee:	f7f2 fc03 	bl	80005f8 <__aeabi_dmul>
 800ddf2:	a33a      	add	r3, pc, #232	; (adr r3, 800dedc <__kernel_sin+0x164>)
 800ddf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf8:	f7f2 fa46 	bl	8000288 <__aeabi_dsub>
 800ddfc:	4652      	mov	r2, sl
 800ddfe:	465b      	mov	r3, fp
 800de00:	f7f2 fbfa 	bl	80005f8 <__aeabi_dmul>
 800de04:	a337      	add	r3, pc, #220	; (adr r3, 800dee4 <__kernel_sin+0x16c>)
 800de06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de0a:	f7f2 fa3f 	bl	800028c <__adddf3>
 800de0e:	9b02      	ldr	r3, [sp, #8]
 800de10:	4606      	mov	r6, r0
 800de12:	460f      	mov	r7, r1
 800de14:	b9db      	cbnz	r3, 800de4e <__kernel_sin+0xd6>
 800de16:	4602      	mov	r2, r0
 800de18:	460b      	mov	r3, r1
 800de1a:	4650      	mov	r0, sl
 800de1c:	4659      	mov	r1, fp
 800de1e:	f7f2 fbeb 	bl	80005f8 <__aeabi_dmul>
 800de22:	a325      	add	r3, pc, #148	; (adr r3, 800deb8 <__kernel_sin+0x140>)
 800de24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de28:	f7f2 fa2e 	bl	8000288 <__aeabi_dsub>
 800de2c:	4642      	mov	r2, r8
 800de2e:	464b      	mov	r3, r9
 800de30:	f7f2 fbe2 	bl	80005f8 <__aeabi_dmul>
 800de34:	4602      	mov	r2, r0
 800de36:	460b      	mov	r3, r1
 800de38:	4620      	mov	r0, r4
 800de3a:	4629      	mov	r1, r5
 800de3c:	f7f2 fa26 	bl	800028c <__adddf3>
 800de40:	4604      	mov	r4, r0
 800de42:	460d      	mov	r5, r1
 800de44:	ec45 4b10 	vmov	d0, r4, r5
 800de48:	b005      	add	sp, #20
 800de4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de4e:	2200      	movs	r2, #0
 800de50:	4b1b      	ldr	r3, [pc, #108]	; (800dec0 <__kernel_sin+0x148>)
 800de52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de56:	f7f2 fbcf 	bl	80005f8 <__aeabi_dmul>
 800de5a:	4632      	mov	r2, r6
 800de5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de60:	463b      	mov	r3, r7
 800de62:	4640      	mov	r0, r8
 800de64:	4649      	mov	r1, r9
 800de66:	f7f2 fbc7 	bl	80005f8 <__aeabi_dmul>
 800de6a:	4602      	mov	r2, r0
 800de6c:	460b      	mov	r3, r1
 800de6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de72:	f7f2 fa09 	bl	8000288 <__aeabi_dsub>
 800de76:	4652      	mov	r2, sl
 800de78:	465b      	mov	r3, fp
 800de7a:	f7f2 fbbd 	bl	80005f8 <__aeabi_dmul>
 800de7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de82:	f7f2 fa01 	bl	8000288 <__aeabi_dsub>
 800de86:	a30c      	add	r3, pc, #48	; (adr r3, 800deb8 <__kernel_sin+0x140>)
 800de88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8c:	4606      	mov	r6, r0
 800de8e:	460f      	mov	r7, r1
 800de90:	4640      	mov	r0, r8
 800de92:	4649      	mov	r1, r9
 800de94:	f7f2 fbb0 	bl	80005f8 <__aeabi_dmul>
 800de98:	4602      	mov	r2, r0
 800de9a:	460b      	mov	r3, r1
 800de9c:	4630      	mov	r0, r6
 800de9e:	4639      	mov	r1, r7
 800dea0:	f7f2 f9f4 	bl	800028c <__adddf3>
 800dea4:	4602      	mov	r2, r0
 800dea6:	460b      	mov	r3, r1
 800dea8:	4620      	mov	r0, r4
 800deaa:	4629      	mov	r1, r5
 800deac:	f7f2 f9ec 	bl	8000288 <__aeabi_dsub>
 800deb0:	e7c6      	b.n	800de40 <__kernel_sin+0xc8>
 800deb2:	bf00      	nop
 800deb4:	f3af 8000 	nop.w
 800deb8:	55555549 	.word	0x55555549
 800debc:	3fc55555 	.word	0x3fc55555
 800dec0:	3fe00000 	.word	0x3fe00000
 800dec4:	5acfd57c 	.word	0x5acfd57c
 800dec8:	3de5d93a 	.word	0x3de5d93a
 800decc:	8a2b9ceb 	.word	0x8a2b9ceb
 800ded0:	3e5ae5e6 	.word	0x3e5ae5e6
 800ded4:	57b1fe7d 	.word	0x57b1fe7d
 800ded8:	3ec71de3 	.word	0x3ec71de3
 800dedc:	19c161d5 	.word	0x19c161d5
 800dee0:	3f2a01a0 	.word	0x3f2a01a0
 800dee4:	1110f8a6 	.word	0x1110f8a6
 800dee8:	3f811111 	.word	0x3f811111
 800deec:	00000000 	.word	0x00000000

0800def0 <atan>:
 800def0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def4:	ec55 4b10 	vmov	r4, r5, d0
 800def8:	4bc3      	ldr	r3, [pc, #780]	; (800e208 <atan+0x318>)
 800defa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800defe:	429e      	cmp	r6, r3
 800df00:	46ab      	mov	fp, r5
 800df02:	dd18      	ble.n	800df36 <atan+0x46>
 800df04:	4bc1      	ldr	r3, [pc, #772]	; (800e20c <atan+0x31c>)
 800df06:	429e      	cmp	r6, r3
 800df08:	dc01      	bgt.n	800df0e <atan+0x1e>
 800df0a:	d109      	bne.n	800df20 <atan+0x30>
 800df0c:	b144      	cbz	r4, 800df20 <atan+0x30>
 800df0e:	4622      	mov	r2, r4
 800df10:	462b      	mov	r3, r5
 800df12:	4620      	mov	r0, r4
 800df14:	4629      	mov	r1, r5
 800df16:	f7f2 f9b9 	bl	800028c <__adddf3>
 800df1a:	4604      	mov	r4, r0
 800df1c:	460d      	mov	r5, r1
 800df1e:	e006      	b.n	800df2e <atan+0x3e>
 800df20:	f1bb 0f00 	cmp.w	fp, #0
 800df24:	f340 8131 	ble.w	800e18a <atan+0x29a>
 800df28:	a59b      	add	r5, pc, #620	; (adr r5, 800e198 <atan+0x2a8>)
 800df2a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800df2e:	ec45 4b10 	vmov	d0, r4, r5
 800df32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df36:	4bb6      	ldr	r3, [pc, #728]	; (800e210 <atan+0x320>)
 800df38:	429e      	cmp	r6, r3
 800df3a:	dc14      	bgt.n	800df66 <atan+0x76>
 800df3c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800df40:	429e      	cmp	r6, r3
 800df42:	dc0d      	bgt.n	800df60 <atan+0x70>
 800df44:	a396      	add	r3, pc, #600	; (adr r3, 800e1a0 <atan+0x2b0>)
 800df46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4a:	ee10 0a10 	vmov	r0, s0
 800df4e:	4629      	mov	r1, r5
 800df50:	f7f2 f99c 	bl	800028c <__adddf3>
 800df54:	2200      	movs	r2, #0
 800df56:	4baf      	ldr	r3, [pc, #700]	; (800e214 <atan+0x324>)
 800df58:	f7f2 fdde 	bl	8000b18 <__aeabi_dcmpgt>
 800df5c:	2800      	cmp	r0, #0
 800df5e:	d1e6      	bne.n	800df2e <atan+0x3e>
 800df60:	f04f 3aff 	mov.w	sl, #4294967295
 800df64:	e02b      	b.n	800dfbe <atan+0xce>
 800df66:	f000 f963 	bl	800e230 <fabs>
 800df6a:	4bab      	ldr	r3, [pc, #684]	; (800e218 <atan+0x328>)
 800df6c:	429e      	cmp	r6, r3
 800df6e:	ec55 4b10 	vmov	r4, r5, d0
 800df72:	f300 80bf 	bgt.w	800e0f4 <atan+0x204>
 800df76:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800df7a:	429e      	cmp	r6, r3
 800df7c:	f300 80a0 	bgt.w	800e0c0 <atan+0x1d0>
 800df80:	ee10 2a10 	vmov	r2, s0
 800df84:	ee10 0a10 	vmov	r0, s0
 800df88:	462b      	mov	r3, r5
 800df8a:	4629      	mov	r1, r5
 800df8c:	f7f2 f97e 	bl	800028c <__adddf3>
 800df90:	2200      	movs	r2, #0
 800df92:	4ba0      	ldr	r3, [pc, #640]	; (800e214 <atan+0x324>)
 800df94:	f7f2 f978 	bl	8000288 <__aeabi_dsub>
 800df98:	2200      	movs	r2, #0
 800df9a:	4606      	mov	r6, r0
 800df9c:	460f      	mov	r7, r1
 800df9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dfa2:	4620      	mov	r0, r4
 800dfa4:	4629      	mov	r1, r5
 800dfa6:	f7f2 f971 	bl	800028c <__adddf3>
 800dfaa:	4602      	mov	r2, r0
 800dfac:	460b      	mov	r3, r1
 800dfae:	4630      	mov	r0, r6
 800dfb0:	4639      	mov	r1, r7
 800dfb2:	f7f2 fc4b 	bl	800084c <__aeabi_ddiv>
 800dfb6:	f04f 0a00 	mov.w	sl, #0
 800dfba:	4604      	mov	r4, r0
 800dfbc:	460d      	mov	r5, r1
 800dfbe:	4622      	mov	r2, r4
 800dfc0:	462b      	mov	r3, r5
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	4629      	mov	r1, r5
 800dfc6:	f7f2 fb17 	bl	80005f8 <__aeabi_dmul>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	460b      	mov	r3, r1
 800dfce:	4680      	mov	r8, r0
 800dfd0:	4689      	mov	r9, r1
 800dfd2:	f7f2 fb11 	bl	80005f8 <__aeabi_dmul>
 800dfd6:	a374      	add	r3, pc, #464	; (adr r3, 800e1a8 <atan+0x2b8>)
 800dfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfdc:	4606      	mov	r6, r0
 800dfde:	460f      	mov	r7, r1
 800dfe0:	f7f2 fb0a 	bl	80005f8 <__aeabi_dmul>
 800dfe4:	a372      	add	r3, pc, #456	; (adr r3, 800e1b0 <atan+0x2c0>)
 800dfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfea:	f7f2 f94f 	bl	800028c <__adddf3>
 800dfee:	4632      	mov	r2, r6
 800dff0:	463b      	mov	r3, r7
 800dff2:	f7f2 fb01 	bl	80005f8 <__aeabi_dmul>
 800dff6:	a370      	add	r3, pc, #448	; (adr r3, 800e1b8 <atan+0x2c8>)
 800dff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dffc:	f7f2 f946 	bl	800028c <__adddf3>
 800e000:	4632      	mov	r2, r6
 800e002:	463b      	mov	r3, r7
 800e004:	f7f2 faf8 	bl	80005f8 <__aeabi_dmul>
 800e008:	a36d      	add	r3, pc, #436	; (adr r3, 800e1c0 <atan+0x2d0>)
 800e00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e00e:	f7f2 f93d 	bl	800028c <__adddf3>
 800e012:	4632      	mov	r2, r6
 800e014:	463b      	mov	r3, r7
 800e016:	f7f2 faef 	bl	80005f8 <__aeabi_dmul>
 800e01a:	a36b      	add	r3, pc, #428	; (adr r3, 800e1c8 <atan+0x2d8>)
 800e01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e020:	f7f2 f934 	bl	800028c <__adddf3>
 800e024:	4632      	mov	r2, r6
 800e026:	463b      	mov	r3, r7
 800e028:	f7f2 fae6 	bl	80005f8 <__aeabi_dmul>
 800e02c:	a368      	add	r3, pc, #416	; (adr r3, 800e1d0 <atan+0x2e0>)
 800e02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e032:	f7f2 f92b 	bl	800028c <__adddf3>
 800e036:	4642      	mov	r2, r8
 800e038:	464b      	mov	r3, r9
 800e03a:	f7f2 fadd 	bl	80005f8 <__aeabi_dmul>
 800e03e:	a366      	add	r3, pc, #408	; (adr r3, 800e1d8 <atan+0x2e8>)
 800e040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e044:	4680      	mov	r8, r0
 800e046:	4689      	mov	r9, r1
 800e048:	4630      	mov	r0, r6
 800e04a:	4639      	mov	r1, r7
 800e04c:	f7f2 fad4 	bl	80005f8 <__aeabi_dmul>
 800e050:	a363      	add	r3, pc, #396	; (adr r3, 800e1e0 <atan+0x2f0>)
 800e052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e056:	f7f2 f917 	bl	8000288 <__aeabi_dsub>
 800e05a:	4632      	mov	r2, r6
 800e05c:	463b      	mov	r3, r7
 800e05e:	f7f2 facb 	bl	80005f8 <__aeabi_dmul>
 800e062:	a361      	add	r3, pc, #388	; (adr r3, 800e1e8 <atan+0x2f8>)
 800e064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e068:	f7f2 f90e 	bl	8000288 <__aeabi_dsub>
 800e06c:	4632      	mov	r2, r6
 800e06e:	463b      	mov	r3, r7
 800e070:	f7f2 fac2 	bl	80005f8 <__aeabi_dmul>
 800e074:	a35e      	add	r3, pc, #376	; (adr r3, 800e1f0 <atan+0x300>)
 800e076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07a:	f7f2 f905 	bl	8000288 <__aeabi_dsub>
 800e07e:	4632      	mov	r2, r6
 800e080:	463b      	mov	r3, r7
 800e082:	f7f2 fab9 	bl	80005f8 <__aeabi_dmul>
 800e086:	a35c      	add	r3, pc, #368	; (adr r3, 800e1f8 <atan+0x308>)
 800e088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08c:	f7f2 f8fc 	bl	8000288 <__aeabi_dsub>
 800e090:	4632      	mov	r2, r6
 800e092:	463b      	mov	r3, r7
 800e094:	f7f2 fab0 	bl	80005f8 <__aeabi_dmul>
 800e098:	4602      	mov	r2, r0
 800e09a:	460b      	mov	r3, r1
 800e09c:	4640      	mov	r0, r8
 800e09e:	4649      	mov	r1, r9
 800e0a0:	f7f2 f8f4 	bl	800028c <__adddf3>
 800e0a4:	4622      	mov	r2, r4
 800e0a6:	462b      	mov	r3, r5
 800e0a8:	f7f2 faa6 	bl	80005f8 <__aeabi_dmul>
 800e0ac:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	460b      	mov	r3, r1
 800e0b4:	d14b      	bne.n	800e14e <atan+0x25e>
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	4629      	mov	r1, r5
 800e0ba:	f7f2 f8e5 	bl	8000288 <__aeabi_dsub>
 800e0be:	e72c      	b.n	800df1a <atan+0x2a>
 800e0c0:	ee10 0a10 	vmov	r0, s0
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	4b53      	ldr	r3, [pc, #332]	; (800e214 <atan+0x324>)
 800e0c8:	4629      	mov	r1, r5
 800e0ca:	f7f2 f8dd 	bl	8000288 <__aeabi_dsub>
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	4606      	mov	r6, r0
 800e0d2:	460f      	mov	r7, r1
 800e0d4:	4b4f      	ldr	r3, [pc, #316]	; (800e214 <atan+0x324>)
 800e0d6:	4620      	mov	r0, r4
 800e0d8:	4629      	mov	r1, r5
 800e0da:	f7f2 f8d7 	bl	800028c <__adddf3>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	4639      	mov	r1, r7
 800e0e6:	f7f2 fbb1 	bl	800084c <__aeabi_ddiv>
 800e0ea:	f04f 0a01 	mov.w	sl, #1
 800e0ee:	4604      	mov	r4, r0
 800e0f0:	460d      	mov	r5, r1
 800e0f2:	e764      	b.n	800dfbe <atan+0xce>
 800e0f4:	4b49      	ldr	r3, [pc, #292]	; (800e21c <atan+0x32c>)
 800e0f6:	429e      	cmp	r6, r3
 800e0f8:	dc1d      	bgt.n	800e136 <atan+0x246>
 800e0fa:	ee10 0a10 	vmov	r0, s0
 800e0fe:	2200      	movs	r2, #0
 800e100:	4b47      	ldr	r3, [pc, #284]	; (800e220 <atan+0x330>)
 800e102:	4629      	mov	r1, r5
 800e104:	f7f2 f8c0 	bl	8000288 <__aeabi_dsub>
 800e108:	2200      	movs	r2, #0
 800e10a:	4606      	mov	r6, r0
 800e10c:	460f      	mov	r7, r1
 800e10e:	4b44      	ldr	r3, [pc, #272]	; (800e220 <atan+0x330>)
 800e110:	4620      	mov	r0, r4
 800e112:	4629      	mov	r1, r5
 800e114:	f7f2 fa70 	bl	80005f8 <__aeabi_dmul>
 800e118:	2200      	movs	r2, #0
 800e11a:	4b3e      	ldr	r3, [pc, #248]	; (800e214 <atan+0x324>)
 800e11c:	f7f2 f8b6 	bl	800028c <__adddf3>
 800e120:	4602      	mov	r2, r0
 800e122:	460b      	mov	r3, r1
 800e124:	4630      	mov	r0, r6
 800e126:	4639      	mov	r1, r7
 800e128:	f7f2 fb90 	bl	800084c <__aeabi_ddiv>
 800e12c:	f04f 0a02 	mov.w	sl, #2
 800e130:	4604      	mov	r4, r0
 800e132:	460d      	mov	r5, r1
 800e134:	e743      	b.n	800dfbe <atan+0xce>
 800e136:	462b      	mov	r3, r5
 800e138:	ee10 2a10 	vmov	r2, s0
 800e13c:	2000      	movs	r0, #0
 800e13e:	4939      	ldr	r1, [pc, #228]	; (800e224 <atan+0x334>)
 800e140:	f7f2 fb84 	bl	800084c <__aeabi_ddiv>
 800e144:	f04f 0a03 	mov.w	sl, #3
 800e148:	4604      	mov	r4, r0
 800e14a:	460d      	mov	r5, r1
 800e14c:	e737      	b.n	800dfbe <atan+0xce>
 800e14e:	4b36      	ldr	r3, [pc, #216]	; (800e228 <atan+0x338>)
 800e150:	4e36      	ldr	r6, [pc, #216]	; (800e22c <atan+0x33c>)
 800e152:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800e156:	4456      	add	r6, sl
 800e158:	449a      	add	sl, r3
 800e15a:	e9da 2300 	ldrd	r2, r3, [sl]
 800e15e:	f7f2 f893 	bl	8000288 <__aeabi_dsub>
 800e162:	4622      	mov	r2, r4
 800e164:	462b      	mov	r3, r5
 800e166:	f7f2 f88f 	bl	8000288 <__aeabi_dsub>
 800e16a:	4602      	mov	r2, r0
 800e16c:	460b      	mov	r3, r1
 800e16e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e172:	f7f2 f889 	bl	8000288 <__aeabi_dsub>
 800e176:	f1bb 0f00 	cmp.w	fp, #0
 800e17a:	4604      	mov	r4, r0
 800e17c:	460d      	mov	r5, r1
 800e17e:	f6bf aed6 	bge.w	800df2e <atan+0x3e>
 800e182:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e186:	461d      	mov	r5, r3
 800e188:	e6d1      	b.n	800df2e <atan+0x3e>
 800e18a:	a51d      	add	r5, pc, #116	; (adr r5, 800e200 <atan+0x310>)
 800e18c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e190:	e6cd      	b.n	800df2e <atan+0x3e>
 800e192:	bf00      	nop
 800e194:	f3af 8000 	nop.w
 800e198:	54442d18 	.word	0x54442d18
 800e19c:	3ff921fb 	.word	0x3ff921fb
 800e1a0:	8800759c 	.word	0x8800759c
 800e1a4:	7e37e43c 	.word	0x7e37e43c
 800e1a8:	e322da11 	.word	0xe322da11
 800e1ac:	3f90ad3a 	.word	0x3f90ad3a
 800e1b0:	24760deb 	.word	0x24760deb
 800e1b4:	3fa97b4b 	.word	0x3fa97b4b
 800e1b8:	a0d03d51 	.word	0xa0d03d51
 800e1bc:	3fb10d66 	.word	0x3fb10d66
 800e1c0:	c54c206e 	.word	0xc54c206e
 800e1c4:	3fb745cd 	.word	0x3fb745cd
 800e1c8:	920083ff 	.word	0x920083ff
 800e1cc:	3fc24924 	.word	0x3fc24924
 800e1d0:	5555550d 	.word	0x5555550d
 800e1d4:	3fd55555 	.word	0x3fd55555
 800e1d8:	2c6a6c2f 	.word	0x2c6a6c2f
 800e1dc:	bfa2b444 	.word	0xbfa2b444
 800e1e0:	52defd9a 	.word	0x52defd9a
 800e1e4:	3fadde2d 	.word	0x3fadde2d
 800e1e8:	af749a6d 	.word	0xaf749a6d
 800e1ec:	3fb3b0f2 	.word	0x3fb3b0f2
 800e1f0:	fe231671 	.word	0xfe231671
 800e1f4:	3fbc71c6 	.word	0x3fbc71c6
 800e1f8:	9998ebc4 	.word	0x9998ebc4
 800e1fc:	3fc99999 	.word	0x3fc99999
 800e200:	54442d18 	.word	0x54442d18
 800e204:	bff921fb 	.word	0xbff921fb
 800e208:	440fffff 	.word	0x440fffff
 800e20c:	7ff00000 	.word	0x7ff00000
 800e210:	3fdbffff 	.word	0x3fdbffff
 800e214:	3ff00000 	.word	0x3ff00000
 800e218:	3ff2ffff 	.word	0x3ff2ffff
 800e21c:	40037fff 	.word	0x40037fff
 800e220:	3ff80000 	.word	0x3ff80000
 800e224:	bff00000 	.word	0xbff00000
 800e228:	0800eb48 	.word	0x0800eb48
 800e22c:	0800eb28 	.word	0x0800eb28

0800e230 <fabs>:
 800e230:	ec51 0b10 	vmov	r0, r1, d0
 800e234:	ee10 2a10 	vmov	r2, s0
 800e238:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e23c:	ec43 2b10 	vmov	d0, r2, r3
 800e240:	4770      	bx	lr

0800e242 <finite>:
 800e242:	ee10 3a90 	vmov	r3, s1
 800e246:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800e24a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e24e:	0fc0      	lsrs	r0, r0, #31
 800e250:	4770      	bx	lr
 800e252:	0000      	movs	r0, r0
 800e254:	0000      	movs	r0, r0
	...

0800e258 <floor>:
 800e258:	ec51 0b10 	vmov	r0, r1, d0
 800e25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e260:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e264:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e268:	2e13      	cmp	r6, #19
 800e26a:	460c      	mov	r4, r1
 800e26c:	ee10 5a10 	vmov	r5, s0
 800e270:	4680      	mov	r8, r0
 800e272:	dc34      	bgt.n	800e2de <floor+0x86>
 800e274:	2e00      	cmp	r6, #0
 800e276:	da16      	bge.n	800e2a6 <floor+0x4e>
 800e278:	a335      	add	r3, pc, #212	; (adr r3, 800e350 <floor+0xf8>)
 800e27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27e:	f7f2 f805 	bl	800028c <__adddf3>
 800e282:	2200      	movs	r2, #0
 800e284:	2300      	movs	r3, #0
 800e286:	f7f2 fc47 	bl	8000b18 <__aeabi_dcmpgt>
 800e28a:	b148      	cbz	r0, 800e2a0 <floor+0x48>
 800e28c:	2c00      	cmp	r4, #0
 800e28e:	da59      	bge.n	800e344 <floor+0xec>
 800e290:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e294:	4a30      	ldr	r2, [pc, #192]	; (800e358 <floor+0x100>)
 800e296:	432b      	orrs	r3, r5
 800e298:	2500      	movs	r5, #0
 800e29a:	42ab      	cmp	r3, r5
 800e29c:	bf18      	it	ne
 800e29e:	4614      	movne	r4, r2
 800e2a0:	4621      	mov	r1, r4
 800e2a2:	4628      	mov	r0, r5
 800e2a4:	e025      	b.n	800e2f2 <floor+0x9a>
 800e2a6:	4f2d      	ldr	r7, [pc, #180]	; (800e35c <floor+0x104>)
 800e2a8:	4137      	asrs	r7, r6
 800e2aa:	ea01 0307 	and.w	r3, r1, r7
 800e2ae:	4303      	orrs	r3, r0
 800e2b0:	d01f      	beq.n	800e2f2 <floor+0x9a>
 800e2b2:	a327      	add	r3, pc, #156	; (adr r3, 800e350 <floor+0xf8>)
 800e2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b8:	f7f1 ffe8 	bl	800028c <__adddf3>
 800e2bc:	2200      	movs	r2, #0
 800e2be:	2300      	movs	r3, #0
 800e2c0:	f7f2 fc2a 	bl	8000b18 <__aeabi_dcmpgt>
 800e2c4:	2800      	cmp	r0, #0
 800e2c6:	d0eb      	beq.n	800e2a0 <floor+0x48>
 800e2c8:	2c00      	cmp	r4, #0
 800e2ca:	bfbe      	ittt	lt
 800e2cc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e2d0:	fa43 f606 	asrlt.w	r6, r3, r6
 800e2d4:	19a4      	addlt	r4, r4, r6
 800e2d6:	ea24 0407 	bic.w	r4, r4, r7
 800e2da:	2500      	movs	r5, #0
 800e2dc:	e7e0      	b.n	800e2a0 <floor+0x48>
 800e2de:	2e33      	cmp	r6, #51	; 0x33
 800e2e0:	dd0b      	ble.n	800e2fa <floor+0xa2>
 800e2e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e2e6:	d104      	bne.n	800e2f2 <floor+0x9a>
 800e2e8:	ee10 2a10 	vmov	r2, s0
 800e2ec:	460b      	mov	r3, r1
 800e2ee:	f7f1 ffcd 	bl	800028c <__adddf3>
 800e2f2:	ec41 0b10 	vmov	d0, r0, r1
 800e2f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2fa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e2fe:	f04f 33ff 	mov.w	r3, #4294967295
 800e302:	fa23 f707 	lsr.w	r7, r3, r7
 800e306:	4207      	tst	r7, r0
 800e308:	d0f3      	beq.n	800e2f2 <floor+0x9a>
 800e30a:	a311      	add	r3, pc, #68	; (adr r3, 800e350 <floor+0xf8>)
 800e30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e310:	f7f1 ffbc 	bl	800028c <__adddf3>
 800e314:	2200      	movs	r2, #0
 800e316:	2300      	movs	r3, #0
 800e318:	f7f2 fbfe 	bl	8000b18 <__aeabi_dcmpgt>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d0bf      	beq.n	800e2a0 <floor+0x48>
 800e320:	2c00      	cmp	r4, #0
 800e322:	da02      	bge.n	800e32a <floor+0xd2>
 800e324:	2e14      	cmp	r6, #20
 800e326:	d103      	bne.n	800e330 <floor+0xd8>
 800e328:	3401      	adds	r4, #1
 800e32a:	ea25 0507 	bic.w	r5, r5, r7
 800e32e:	e7b7      	b.n	800e2a0 <floor+0x48>
 800e330:	2301      	movs	r3, #1
 800e332:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e336:	fa03 f606 	lsl.w	r6, r3, r6
 800e33a:	4435      	add	r5, r6
 800e33c:	4545      	cmp	r5, r8
 800e33e:	bf38      	it	cc
 800e340:	18e4      	addcc	r4, r4, r3
 800e342:	e7f2      	b.n	800e32a <floor+0xd2>
 800e344:	2500      	movs	r5, #0
 800e346:	462c      	mov	r4, r5
 800e348:	e7aa      	b.n	800e2a0 <floor+0x48>
 800e34a:	bf00      	nop
 800e34c:	f3af 8000 	nop.w
 800e350:	8800759c 	.word	0x8800759c
 800e354:	7e37e43c 	.word	0x7e37e43c
 800e358:	bff00000 	.word	0xbff00000
 800e35c:	000fffff 	.word	0x000fffff

0800e360 <matherr>:
 800e360:	2000      	movs	r0, #0
 800e362:	4770      	bx	lr
 800e364:	0000      	movs	r0, r0
	...

0800e368 <nan>:
 800e368:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e370 <nan+0x8>
 800e36c:	4770      	bx	lr
 800e36e:	bf00      	nop
 800e370:	00000000 	.word	0x00000000
 800e374:	7ff80000 	.word	0x7ff80000

0800e378 <rint>:
 800e378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e37a:	ec51 0b10 	vmov	r0, r1, d0
 800e37e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e382:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e386:	2e13      	cmp	r6, #19
 800e388:	460b      	mov	r3, r1
 800e38a:	ee10 4a10 	vmov	r4, s0
 800e38e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800e392:	dc56      	bgt.n	800e442 <rint+0xca>
 800e394:	2e00      	cmp	r6, #0
 800e396:	da2b      	bge.n	800e3f0 <rint+0x78>
 800e398:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e39c:	4302      	orrs	r2, r0
 800e39e:	d023      	beq.n	800e3e8 <rint+0x70>
 800e3a0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e3a4:	4302      	orrs	r2, r0
 800e3a6:	4254      	negs	r4, r2
 800e3a8:	4314      	orrs	r4, r2
 800e3aa:	0c4b      	lsrs	r3, r1, #17
 800e3ac:	0b24      	lsrs	r4, r4, #12
 800e3ae:	045b      	lsls	r3, r3, #17
 800e3b0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800e3b4:	ea44 0103 	orr.w	r1, r4, r3
 800e3b8:	460b      	mov	r3, r1
 800e3ba:	492f      	ldr	r1, [pc, #188]	; (800e478 <rint+0x100>)
 800e3bc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800e3c0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	4639      	mov	r1, r7
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	f7f1 ff5f 	bl	800028c <__adddf3>
 800e3ce:	e9cd 0100 	strd	r0, r1, [sp]
 800e3d2:	463b      	mov	r3, r7
 800e3d4:	4632      	mov	r2, r6
 800e3d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3da:	f7f1 ff55 	bl	8000288 <__aeabi_dsub>
 800e3de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e3e2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800e3e6:	4639      	mov	r1, r7
 800e3e8:	ec41 0b10 	vmov	d0, r0, r1
 800e3ec:	b003      	add	sp, #12
 800e3ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e3f0:	4a22      	ldr	r2, [pc, #136]	; (800e47c <rint+0x104>)
 800e3f2:	4132      	asrs	r2, r6
 800e3f4:	ea01 0702 	and.w	r7, r1, r2
 800e3f8:	4307      	orrs	r7, r0
 800e3fa:	d0f5      	beq.n	800e3e8 <rint+0x70>
 800e3fc:	0852      	lsrs	r2, r2, #1
 800e3fe:	4011      	ands	r1, r2
 800e400:	430c      	orrs	r4, r1
 800e402:	d00b      	beq.n	800e41c <rint+0xa4>
 800e404:	ea23 0202 	bic.w	r2, r3, r2
 800e408:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e40c:	2e13      	cmp	r6, #19
 800e40e:	fa43 f306 	asr.w	r3, r3, r6
 800e412:	bf0c      	ite	eq
 800e414:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e418:	2400      	movne	r4, #0
 800e41a:	4313      	orrs	r3, r2
 800e41c:	4916      	ldr	r1, [pc, #88]	; (800e478 <rint+0x100>)
 800e41e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e422:	4622      	mov	r2, r4
 800e424:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e428:	4620      	mov	r0, r4
 800e42a:	4629      	mov	r1, r5
 800e42c:	f7f1 ff2e 	bl	800028c <__adddf3>
 800e430:	e9cd 0100 	strd	r0, r1, [sp]
 800e434:	4622      	mov	r2, r4
 800e436:	462b      	mov	r3, r5
 800e438:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e43c:	f7f1 ff24 	bl	8000288 <__aeabi_dsub>
 800e440:	e7d2      	b.n	800e3e8 <rint+0x70>
 800e442:	2e33      	cmp	r6, #51	; 0x33
 800e444:	dd07      	ble.n	800e456 <rint+0xde>
 800e446:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e44a:	d1cd      	bne.n	800e3e8 <rint+0x70>
 800e44c:	ee10 2a10 	vmov	r2, s0
 800e450:	f7f1 ff1c 	bl	800028c <__adddf3>
 800e454:	e7c8      	b.n	800e3e8 <rint+0x70>
 800e456:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800e45a:	f04f 32ff 	mov.w	r2, #4294967295
 800e45e:	40f2      	lsrs	r2, r6
 800e460:	4210      	tst	r0, r2
 800e462:	d0c1      	beq.n	800e3e8 <rint+0x70>
 800e464:	0852      	lsrs	r2, r2, #1
 800e466:	4210      	tst	r0, r2
 800e468:	bf1f      	itttt	ne
 800e46a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e46e:	ea20 0202 	bicne.w	r2, r0, r2
 800e472:	4134      	asrne	r4, r6
 800e474:	4314      	orrne	r4, r2
 800e476:	e7d1      	b.n	800e41c <rint+0xa4>
 800e478:	0800eb68 	.word	0x0800eb68
 800e47c:	000fffff 	.word	0x000fffff

0800e480 <scalbn>:
 800e480:	b570      	push	{r4, r5, r6, lr}
 800e482:	ec55 4b10 	vmov	r4, r5, d0
 800e486:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e48a:	4606      	mov	r6, r0
 800e48c:	462b      	mov	r3, r5
 800e48e:	b9aa      	cbnz	r2, 800e4bc <scalbn+0x3c>
 800e490:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e494:	4323      	orrs	r3, r4
 800e496:	d03b      	beq.n	800e510 <scalbn+0x90>
 800e498:	4b31      	ldr	r3, [pc, #196]	; (800e560 <scalbn+0xe0>)
 800e49a:	4629      	mov	r1, r5
 800e49c:	2200      	movs	r2, #0
 800e49e:	ee10 0a10 	vmov	r0, s0
 800e4a2:	f7f2 f8a9 	bl	80005f8 <__aeabi_dmul>
 800e4a6:	4b2f      	ldr	r3, [pc, #188]	; (800e564 <scalbn+0xe4>)
 800e4a8:	429e      	cmp	r6, r3
 800e4aa:	4604      	mov	r4, r0
 800e4ac:	460d      	mov	r5, r1
 800e4ae:	da12      	bge.n	800e4d6 <scalbn+0x56>
 800e4b0:	a327      	add	r3, pc, #156	; (adr r3, 800e550 <scalbn+0xd0>)
 800e4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b6:	f7f2 f89f 	bl	80005f8 <__aeabi_dmul>
 800e4ba:	e009      	b.n	800e4d0 <scalbn+0x50>
 800e4bc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e4c0:	428a      	cmp	r2, r1
 800e4c2:	d10c      	bne.n	800e4de <scalbn+0x5e>
 800e4c4:	ee10 2a10 	vmov	r2, s0
 800e4c8:	4620      	mov	r0, r4
 800e4ca:	4629      	mov	r1, r5
 800e4cc:	f7f1 fede 	bl	800028c <__adddf3>
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	460d      	mov	r5, r1
 800e4d4:	e01c      	b.n	800e510 <scalbn+0x90>
 800e4d6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e4da:	460b      	mov	r3, r1
 800e4dc:	3a36      	subs	r2, #54	; 0x36
 800e4de:	4432      	add	r2, r6
 800e4e0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e4e4:	428a      	cmp	r2, r1
 800e4e6:	dd0b      	ble.n	800e500 <scalbn+0x80>
 800e4e8:	ec45 4b11 	vmov	d1, r4, r5
 800e4ec:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e558 <scalbn+0xd8>
 800e4f0:	f000 f83c 	bl	800e56c <copysign>
 800e4f4:	a318      	add	r3, pc, #96	; (adr r3, 800e558 <scalbn+0xd8>)
 800e4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fa:	ec51 0b10 	vmov	r0, r1, d0
 800e4fe:	e7da      	b.n	800e4b6 <scalbn+0x36>
 800e500:	2a00      	cmp	r2, #0
 800e502:	dd08      	ble.n	800e516 <scalbn+0x96>
 800e504:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e508:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e50c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e510:	ec45 4b10 	vmov	d0, r4, r5
 800e514:	bd70      	pop	{r4, r5, r6, pc}
 800e516:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e51a:	da0d      	bge.n	800e538 <scalbn+0xb8>
 800e51c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e520:	429e      	cmp	r6, r3
 800e522:	ec45 4b11 	vmov	d1, r4, r5
 800e526:	dce1      	bgt.n	800e4ec <scalbn+0x6c>
 800e528:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e550 <scalbn+0xd0>
 800e52c:	f000 f81e 	bl	800e56c <copysign>
 800e530:	a307      	add	r3, pc, #28	; (adr r3, 800e550 <scalbn+0xd0>)
 800e532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e536:	e7e0      	b.n	800e4fa <scalbn+0x7a>
 800e538:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e53c:	3236      	adds	r2, #54	; 0x36
 800e53e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e542:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e546:	4620      	mov	r0, r4
 800e548:	4629      	mov	r1, r5
 800e54a:	2200      	movs	r2, #0
 800e54c:	4b06      	ldr	r3, [pc, #24]	; (800e568 <scalbn+0xe8>)
 800e54e:	e7b2      	b.n	800e4b6 <scalbn+0x36>
 800e550:	c2f8f359 	.word	0xc2f8f359
 800e554:	01a56e1f 	.word	0x01a56e1f
 800e558:	8800759c 	.word	0x8800759c
 800e55c:	7e37e43c 	.word	0x7e37e43c
 800e560:	43500000 	.word	0x43500000
 800e564:	ffff3cb0 	.word	0xffff3cb0
 800e568:	3c900000 	.word	0x3c900000

0800e56c <copysign>:
 800e56c:	ec51 0b10 	vmov	r0, r1, d0
 800e570:	ee11 0a90 	vmov	r0, s3
 800e574:	ee10 2a10 	vmov	r2, s0
 800e578:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e57c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e580:	ea41 0300 	orr.w	r3, r1, r0
 800e584:	ec43 2b10 	vmov	d0, r2, r3
 800e588:	4770      	bx	lr
	...

0800e58c <_sbrk>:
 800e58c:	4b04      	ldr	r3, [pc, #16]	; (800e5a0 <_sbrk+0x14>)
 800e58e:	6819      	ldr	r1, [r3, #0]
 800e590:	4602      	mov	r2, r0
 800e592:	b909      	cbnz	r1, 800e598 <_sbrk+0xc>
 800e594:	4903      	ldr	r1, [pc, #12]	; (800e5a4 <_sbrk+0x18>)
 800e596:	6019      	str	r1, [r3, #0]
 800e598:	6818      	ldr	r0, [r3, #0]
 800e59a:	4402      	add	r2, r0
 800e59c:	601a      	str	r2, [r3, #0]
 800e59e:	4770      	bx	lr
 800e5a0:	20000a18 	.word	0x20000a18
 800e5a4:	20000f90 	.word	0x20000f90

0800e5a8 <_init>:
 800e5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5aa:	bf00      	nop
 800e5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ae:	bc08      	pop	{r3}
 800e5b0:	469e      	mov	lr, r3
 800e5b2:	4770      	bx	lr

0800e5b4 <_fini>:
 800e5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5b6:	bf00      	nop
 800e5b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ba:	bc08      	pop	{r3}
 800e5bc:	469e      	mov	lr, r3
 800e5be:	4770      	bx	lr
