
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Wed Oct 23 16:26:18 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     10.0 MHz      100.000       generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     1509 
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                        Clock Pin                             Non-clock Pin     Non-clock Pin                                                      
Clock                                         Load      Pin                                                           Seq Example                           Seq Example       Comb Example                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                                     -                 -                                                                  
FCCC_C0_0/FCCC_C0_0/GL0                       1509      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         xbus2ahblite_bridge_0.pending_q.C     -                 neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.un1_clk_i.I[0](inv)
                                                                                                                                                                                                                                                 
System                                        0         -                                                             -                                     -                 -                                                                  
=================================================================================================================================================================================================================================================
