
STM32F411_LVGL_ILI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008490  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  08008630  08008630  00018630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d28  08008d28  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008d28  08008d28  00018d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d30  08008d30  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d30  08008d30  00018d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d34  08008d34  00018d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  200001d8  08008f10  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08008f10  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c08c  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000406a  00000000  00000000  0003c2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00009a5a  00000000  00000000  00040341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f20  00000000  00000000  00049da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e6c  00000000  00000000  0004acc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001bf4e  00000000  00000000  0004bb2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002045d  00000000  00000000  00067a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a75d7  00000000  00000000  00087ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004394  00000000  00000000  0012f4b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00133844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008618 	.word	0x08008618

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008618 	.word	0x08008618

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001000:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	2210      	movs	r2, #16
 8001004:	2100      	movs	r1, #0
 8001006:	4668      	mov	r0, sp
 8001008:	f003 fee3 	bl	8004dd2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_ADC1_Init+0x5c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800100e:	4a14      	ldr	r2, [pc, #80]	; (8001060 <MX_ADC1_Init+0x60>)
 8001010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001014:	e9c0 2300 	strd	r2, r3, [r0]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8001018:	2401      	movs	r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101a:	2300      	movs	r3, #0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101c:	4a11      	ldr	r2, [pc, #68]	; (8001064 <MX_ADC1_Init+0x64>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001020:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001022:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001024:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001028:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800102a:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 800102e:	61c4      	str	r4, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001030:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001034:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001036:	f000 fce3 	bl	8001a00 <HAL_ADC_Init>
 800103a:	b108      	cbz	r0, 8001040 <MX_ADC1_Init+0x40>
  {
    Error_Handler();
 800103c:	f000 f974 	bl	8001328 <Error_Handler>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001040:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001042:	4806      	ldr	r0, [pc, #24]	; (800105c <MX_ADC1_Init+0x5c>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001044:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001046:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 8001048:	e9cd 4400 	strd	r4, r4, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104c:	f000 fd7e 	bl	8001b4c <HAL_ADC_ConfigChannel>
 8001050:	b108      	cbz	r0, 8001056 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 8001052:	f000 f969 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001056:	b004      	add	sp, #16
 8001058:	bd10      	pop	{r4, pc}
 800105a:	bf00      	nop
 800105c:	200001f4 	.word	0x200001f4
 8001060:	40012000 	.word	0x40012000
 8001064:	0f000001 	.word	0x0f000001

08001068 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001068:	b510      	push	{r4, lr}
 800106a:	4604      	mov	r4, r0
 800106c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	2214      	movs	r2, #20
 8001070:	2100      	movs	r1, #0
 8001072:	a803      	add	r0, sp, #12
 8001074:	f003 fead 	bl	8004dd2 <memset>
  if(adcHandle->Instance==ADC1)
 8001078:	6822      	ldr	r2, [r4, #0]
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_ADC_MspInit+0x5c>)
 800107c:	429a      	cmp	r2, r3
 800107e:	d11e      	bne.n	80010be <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001080:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001084:	2100      	movs	r1, #0
 8001086:	9101      	str	r1, [sp, #4]
 8001088:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC_VA_Pin|ADC_VB_Pin|ADC_IA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	480f      	ldr	r0, [pc, #60]	; (80010c8 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800108c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001090:	645a      	str	r2, [r3, #68]	; 0x44
 8001092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001094:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001098:	9201      	str	r2, [sp, #4]
 800109a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	9102      	str	r1, [sp, #8]
 800109e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a0:	f042 0201 	orr.w	r2, r2, #1
 80010a4:	631a      	str	r2, [r3, #48]	; 0x30
 80010a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	220e      	movs	r2, #14
 80010b2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f000 ffeb 	bl	8002094 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010be:	b008      	add	sp, #32
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	bf00      	nop
 80010c4:	40012000 	.word	0x40012000
 80010c8:	40020000 	.word	0x40020000

080010cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010cc:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_DMA_Init+0x40>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010d6:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80010da:	6319      	str	r1, [r3, #48]	; 0x30
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e2:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e6:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010ea:	f000 fddb 	bl	8001ca4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010ee:	203a      	movs	r0, #58	; 0x3a
 80010f0:	f000 fe0a 	bl	8001d08 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80010f4:	2200      	movs	r2, #0
 80010f6:	4611      	mov	r1, r2
 80010f8:	2046      	movs	r0, #70	; 0x46
 80010fa:	f000 fdd3 	bl	8001ca4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80010fe:	2046      	movs	r0, #70	; 0x46

}
 8001100:	b003      	add	sp, #12
 8001102:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001106:	f000 bdff 	b.w	8001d08 <HAL_NVIC_EnableIRQ>
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	2214      	movs	r2, #20
{
 8001114:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	eb0d 0002 	add.w	r0, sp, r2
 800111a:	2100      	movs	r1, #0
 800111c:	f003 fe59 	bl	8004dd2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001120:	2400      	movs	r4, #0
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <MX_GPIO_Init+0xc4>)
 8001124:	9401      	str	r4, [sp, #4]
 8001126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001128:	4f2b      	ldr	r7, [pc, #172]	; (80011d8 <MX_GPIO_Init+0xc8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800112a:	4d2c      	ldr	r5, [pc, #176]	; (80011dc <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112c:	f042 0204 	orr.w	r2, r2, #4
 8001130:	631a      	str	r2, [r3, #48]	; 0x30
 8001132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001134:	f002 0204 	and.w	r2, r2, #4
 8001138:	9201      	str	r2, [sp, #4]
 800113a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800113c:	9402      	str	r4, [sp, #8]
 800113e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001140:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001144:	631a      	str	r2, [r3, #48]	; 0x30
 8001146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001148:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800114c:	9202      	str	r2, [sp, #8]
 800114e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	9403      	str	r4, [sp, #12]
 8001152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001154:	f042 0201 	orr.w	r2, r2, #1
 8001158:	631a      	str	r2, [r3, #48]	; 0x30
 800115a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115c:	f002 0201 	and.w	r2, r2, #1
 8001160:	9203      	str	r2, [sp, #12]
 8001162:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	9404      	str	r4, [sp, #16]
 8001166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001168:	f042 0202 	orr.w	r2, r2, #2
 800116c:	631a      	str	r2, [r3, #48]	; 0x30
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001176:	4622      	mov	r2, r4
 8001178:	4638      	mov	r0, r7
 800117a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001180:	f001 f850 	bl	8002224 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001184:	4622      	mov	r2, r4
 8001186:	4628      	mov	r0, r5
 8001188:	f241 4106 	movw	r1, #5126	; 0x1406
 800118c:	f001 f84a 	bl	8002224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2601      	movs	r6, #1
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001196:	a905      	add	r1, sp, #20
 8001198:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f000 ff77 	bl	8002094 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin;
 80011a6:	f241 4306 	movw	r3, #5126	; 0x1406
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	a905      	add	r1, sp, #20
 80011ac:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f000 ff6d 	bl	8002094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ba:	2240      	movs	r2, #64	; 0x40
 80011bc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011c0:	a905      	add	r1, sp, #20
 80011c2:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f000 ff63 	bl	8002094 <HAL_GPIO_Init>

}
 80011ce:	b00b      	add	sp, #44	; 0x2c
 80011d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020400 	.word	0x40020400

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e4:	2210      	movs	r2, #16
 80011e6:	2100      	movs	r1, #0
 80011e8:	a80a      	add	r0, sp, #40	; 0x28
 80011ea:	f003 fdf2 	bl	8004dd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ee:	2214      	movs	r2, #20
 80011f0:	2100      	movs	r1, #0
 80011f2:	a803      	add	r0, sp, #12
 80011f4:	f003 fded 	bl	8004dd2 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <SystemClock_Config+0x98>)
 80011fa:	2100      	movs	r1, #0
 80011fc:	9101      	str	r1, [sp, #4]
 80011fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001200:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001204:	641a      	str	r2, [r3, #64]	; 0x40
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <SystemClock_Config+0x9c>)
 8001212:	9102      	str	r1, [sp, #8]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	9b02      	ldr	r3, [sp, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001226:	2201      	movs	r2, #1
 8001228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800122e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001236:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
 800123a:	210c      	movs	r1, #12
 800123c:	2360      	movs	r3, #96	; 0x60
 800123e:	e9cd 1310 	strd	r1, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001244:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001246:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001248:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124a:	f000 fff9 	bl	8002240 <HAL_RCC_OscConfig>
 800124e:	b108      	cbz	r0, 8001254 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001252:	e7fe      	b.n	8001252 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001254:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001256:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	e9cd 3006 	strd	r3, r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	4621      	mov	r1, r4
 8001266:	a803      	add	r0, sp, #12
 8001268:	f001 f9c4 	bl	80025f4 <HAL_RCC_ClockConfig>
 800126c:	b108      	cbz	r0, 8001272 <SystemClock_Config+0x92>
 800126e:	b672      	cpsid	i
	while (1) {
 8001270:	e7fe      	b.n	8001270 <SystemClock_Config+0x90>
}
 8001272:	b014      	add	sp, #80	; 0x50
 8001274:	bd10      	pop	{r4, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40007000 	.word	0x40007000

08001280 <main>:
{
 8001280:	b508      	push	{r3, lr}
  HAL_Init();
 8001282:	f000 fb7d 	bl	8001980 <HAL_Init>
  SystemClock_Config();
 8001286:	f7ff ffab 	bl	80011e0 <SystemClock_Config>
  MX_GPIO_Init();
 800128a:	f7ff ff41 	bl	8001110 <MX_GPIO_Init>
  MX_DMA_Init();
 800128e:	f7ff ff1d 	bl	80010cc <MX_DMA_Init>
  MX_SPI1_Init();
 8001292:	f000 f84b 	bl	800132c <MX_SPI1_Init>
  MX_SPI2_Init();
 8001296:	f000 f86b 	bl	8001370 <MX_SPI2_Init>
  MX_SPI3_Init();
 800129a:	f000 f88b 	bl	80013b4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800129e:	f000 fa9d 	bl	80017dc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80012a2:	f7ff fead 	bl	8001000 <MX_ADC1_Init>
  MX_TIM10_Init();
 80012a6:	f000 fa4b 	bl	8001740 <MX_TIM10_Init>
  MX_TIM1_Init();
 80012aa:	f000 fa13 	bl	80016d4 <MX_TIM1_Init>
	ILI9341_Init(); //initial driver setup to drive ili9341
 80012ae:	f002 fa8d 	bl	80037cc <ILI9341_Init>
	HAL_Delay(1000);
 80012b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012b6:	f000 fb8f 	bl	80019d8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80012ba:	480a      	ldr	r0, [pc, #40]	; (80012e4 <main+0x64>)
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012c2:	f000 ffaf 	bl	8002224 <HAL_GPIO_WritePin>
	__HAL_TIM_CLEAR_IT(&htim10, TIM_IT_UPDATE);
 80012c6:	4808      	ldr	r0, [pc, #32]	; (80012e8 <main+0x68>)
 80012c8:	6803      	ldr	r3, [r0, #0]
 80012ca:	f06f 0201 	mvn.w	r2, #1
 80012ce:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim10); //LVGL
 80012d0:	f001 fc9e 	bl	8002c10 <HAL_TIM_Base_Start_IT>
		HAL_Delay(1000);
 80012d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d8:	f000 fb7e 	bl	80019d8 <HAL_Delay>
		PERFORMANCE_TEST();
 80012dc:	f002 fcd8 	bl	8003c90 <PERFORMANCE_TEST>
	while (1) {
 80012e0:	e7f8      	b.n	80012d4 <main+0x54>
 80012e2:	bf00      	nop
 80012e4:	40020400 	.word	0x40020400
 80012e8:	200003f4 	.word	0x200003f4

080012ec <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM10) {
 80012ec:	6802      	ldr	r2, [r0, #0]
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x30>)
 80012f0:	429a      	cmp	r2, r3
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80012f2:	b510      	push	{r4, lr}
	if (htim->Instance == TIM10) {
 80012f4:	d110      	bne.n	8001318 <HAL_TIM_PeriodElapsedCallback+0x2c>
		if (led_time++ >= 1000) {
 80012f6:	4c0a      	ldr	r4, [pc, #40]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x34>)
		lv_tick_inc(1);
 80012f8:	2001      	movs	r0, #1
 80012fa:	f002 f91d 	bl	8003538 <lv_tick_inc>
		if (led_time++ >= 1000) {
 80012fe:	8823      	ldrh	r3, [r4, #0]
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001306:	8022      	strh	r2, [r4, #0]
 8001308:	d306      	bcc.n	8001318 <HAL_TIM_PeriodElapsedCallback+0x2c>
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800130c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001310:	f000 ff8d 	bl	800222e <HAL_GPIO_TogglePin>
			led_time = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	8023      	strh	r3, [r4, #0]
}
 8001318:	bd10      	pop	{r4, pc}
 800131a:	bf00      	nop
 800131c:	40014400 	.word	0x40014400
 8001320:	2000023c 	.word	0x2000023c
 8001324:	40020800 	.word	0x40020800

08001328 <Error_Handler>:
 8001328:	b672      	cpsid	i
	while (1) {
 800132a:	e7fe      	b.n	800132a <Error_Handler+0x2>

0800132c <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800132c:	480e      	ldr	r0, [pc, #56]	; (8001368 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <MX_SPI1_Init+0x40>)
{
 8001330:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001332:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001336:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800133a:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800133c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001340:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001344:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001348:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 800134c:	2210      	movs	r2, #16
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001350:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001352:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001356:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001358:	f001 fa88 	bl	800286c <HAL_SPI_Init>
 800135c:	b118      	cbz	r0, 8001366 <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800135e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001362:	f7ff bfe1 	b.w	8001328 <Error_Handler>
}
 8001366:	bd08      	pop	{r3, pc}
 8001368:	200002a0 	.word	0x200002a0
 800136c:	40013000 	.word	0x40013000

08001370 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001370:	480e      	ldr	r0, [pc, #56]	; (80013ac <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001372:	4a0f      	ldr	r2, [pc, #60]	; (80013b0 <MX_SPI2_Init+0x40>)
{
 8001374:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001376:	f44f 7382 	mov.w	r3, #260	; 0x104
 800137a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800137e:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001384:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001388:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800138c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001390:	2210      	movs	r2, #16
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001392:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001394:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001396:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 800139a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800139c:	f001 fa66 	bl	800286c <HAL_SPI_Init>
 80013a0:	b118      	cbz	r0, 80013aa <MX_SPI2_Init+0x3a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013a6:	f7ff bfbf 	b.w	8001328 <Error_Handler>
}
 80013aa:	bd08      	pop	{r3, pc}
 80013ac:	200002f8 	.word	0x200002f8
 80013b0:	40003800 	.word	0x40003800

080013b4 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80013b4:	480e      	ldr	r0, [pc, #56]	; (80013f0 <MX_SPI3_Init+0x3c>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013b6:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <MX_SPI3_Init+0x40>)
{
 80013b8:	b508      	push	{r3, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013ba:	f44f 7382 	mov.w	r3, #260	; 0x104
 80013be:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	2300      	movs	r3, #0
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013cc:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013d4:	2218      	movs	r2, #24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013d6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80013d8:	230a      	movs	r3, #10
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013da:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 10;
 80013de:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013e0:	f001 fa44 	bl	800286c <HAL_SPI_Init>
 80013e4:	b118      	cbz	r0, 80013ee <MX_SPI3_Init+0x3a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013ea:	f7ff bf9d 	b.w	8001328 <Error_Handler>
}
 80013ee:	bd08      	pop	{r3, pc}
 80013f0:	20000350 	.word	0x20000350
 80013f4:	40003c00 	.word	0x40003c00

080013f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	4606      	mov	r6, r0
 80013fc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	2214      	movs	r2, #20
 8001400:	2100      	movs	r1, #0
 8001402:	a807      	add	r0, sp, #28
 8001404:	f003 fce5 	bl	8004dd2 <memset>
  if(spiHandle->Instance==SPI1)
 8001408:	6833      	ldr	r3, [r6, #0]
 800140a:	4a53      	ldr	r2, [pc, #332]	; (8001558 <HAL_SPI_MspInit+0x160>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d144      	bne.n	800149a <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001410:	4b52      	ldr	r3, [pc, #328]	; (800155c <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001412:	4f53      	ldr	r7, [pc, #332]	; (8001560 <HAL_SPI_MspInit+0x168>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001414:	2500      	movs	r5, #0
 8001416:	9500      	str	r5, [sp, #0]
 8001418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800141a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800141e:	645a      	str	r2, [r3, #68]	; 0x44
 8001420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001422:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	9501      	str	r5, [sp, #4]
 800142c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800142e:	f042 0201 	orr.w	r2, r2, #1
 8001432:	631a      	str	r2, [r3, #48]	; 0x30
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	20f0      	movs	r0, #240	; 0xf0
 8001440:	2302      	movs	r3, #2
 8001442:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001446:	2403      	movs	r4, #3
 8001448:	2305      	movs	r3, #5
 800144a:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	4845      	ldr	r0, [pc, #276]	; (8001564 <HAL_SPI_MspInit+0x16c>)
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001450:	4c45      	ldr	r4, [pc, #276]	; (8001568 <HAL_SPI_MspInit+0x170>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	a907      	add	r1, sp, #28
 8001454:	f000 fe1e 	bl	8002094 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001458:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800145c:	e9c4 7300 	strd	r7, r3, [r4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001460:	2340      	movs	r3, #64	; 0x40
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001462:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001466:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001468:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800146c:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001470:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001474:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001478:	f000 fc7e 	bl	8001d78 <HAL_DMA_Init>
 800147c:	b108      	cbz	r0, 8001482 <HAL_SPI_MspInit+0x8a>
    {
      Error_Handler();
 800147e:	f7ff ff53 	bl	8001328 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001486:	64b4      	str	r4, [r6, #72]	; 0x48
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001488:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800148a:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800148c:	f000 fc0a 	bl	8001ca4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001490:	2023      	movs	r0, #35	; 0x23
 8001492:	f000 fc39 	bl	8001d08 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001496:	b00d      	add	sp, #52	; 0x34
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(spiHandle->Instance==SPI2)
 800149a:	4a34      	ldr	r2, [pc, #208]	; (800156c <HAL_SPI_MspInit+0x174>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d123      	bne.n	80014e8 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014a0:	4b2e      	ldr	r3, [pc, #184]	; (800155c <HAL_SPI_MspInit+0x164>)
 80014a2:	2100      	movs	r1, #0
 80014a4:	9102      	str	r1, [sp, #8]
 80014a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014ac:	641a      	str	r2, [r3, #64]	; 0x40
 80014ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80014b4:	9202      	str	r2, [sp, #8]
 80014b6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	9103      	str	r1, [sp, #12]
 80014ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014bc:	f042 0202 	orr.w	r2, r2, #2
 80014c0:	631a      	str	r2, [r3, #48]	; 0x30
 80014c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	9303      	str	r3, [sp, #12]
 80014ca:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80014d0:	2302      	movs	r3, #2
 80014d2:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014d6:	2103      	movs	r1, #3
 80014d8:	2305      	movs	r3, #5
 80014da:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014de:	4824      	ldr	r0, [pc, #144]	; (8001570 <HAL_SPI_MspInit+0x178>)
 80014e0:	a907      	add	r1, sp, #28
 80014e2:	f000 fdd7 	bl	8002094 <HAL_GPIO_Init>
}
 80014e6:	e7d6      	b.n	8001496 <HAL_SPI_MspInit+0x9e>
  else if(spiHandle->Instance==SPI3)
 80014e8:	4a22      	ldr	r2, [pc, #136]	; (8001574 <HAL_SPI_MspInit+0x17c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d1d3      	bne.n	8001496 <HAL_SPI_MspInit+0x9e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014ee:	4b1b      	ldr	r3, [pc, #108]	; (800155c <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014f0:	481c      	ldr	r0, [pc, #112]	; (8001564 <HAL_SPI_MspInit+0x16c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014f2:	2400      	movs	r4, #0
 80014f4:	9404      	str	r4, [sp, #16]
 80014f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014fc:	641a      	str	r2, [r3, #64]	; 0x40
 80014fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001500:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8001504:	9204      	str	r2, [sp, #16]
 8001506:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001508:	9405      	str	r4, [sp, #20]
 800150a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800150c:	f042 0201 	orr.w	r2, r2, #1
 8001510:	631a      	str	r2, [r3, #48]	; 0x30
 8001512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001514:	f002 0201 	and.w	r2, r2, #1
 8001518:	9205      	str	r2, [sp, #20]
 800151a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151c:	9406      	str	r4, [sp, #24]
 800151e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001520:	f042 0202 	orr.w	r2, r2, #2
 8001524:	631a      	str	r2, [r3, #48]	; 0x30
 8001526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	9306      	str	r3, [sp, #24]
 800152e:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2702      	movs	r7, #2
 8001532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001536:	2603      	movs	r6, #3
 8001538:	2506      	movs	r5, #6
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 800153a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001540:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 8001544:	f000 fda6 	bl	8002094 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_CLK_Pin|TP_MISO_Pin|TP_MOSI_Pin;
 8001548:	2338      	movs	r3, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154e:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001552:	950b      	str	r5, [sp, #44]	; 0x2c
 8001554:	e7c3      	b.n	80014de <HAL_SPI_MspInit+0xe6>
 8001556:	bf00      	nop
 8001558:	40013000 	.word	0x40013000
 800155c:	40023800 	.word	0x40023800
 8001560:	40026440 	.word	0x40026440
 8001564:	40020000 	.word	0x40020000
 8001568:	20000240 	.word	0x20000240
 800156c:	40003800 	.word	0x40003800
 8001570:	40020400 	.word	0x40020400
 8001574:	40003c00 	.word	0x40003c00

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <HAL_MspInit+0x34>)
 800157c:	2100      	movs	r1, #0
 800157e:	9100      	str	r1, [sp, #0]
 8001580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001586:	645a      	str	r2, [r3, #68]	; 0x44
 8001588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800158a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800158e:	9200      	str	r2, [sp, #0]
 8001590:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	9101      	str	r1, [sp, #4]
 8001594:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001596:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800159a:	641a      	str	r2, [r3, #64]	; 0x40
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a6:	b002      	add	sp, #8
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800

080015b0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <NMI_Handler>

080015b2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <HardFault_Handler>

080015b4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <MemManage_Handler>

080015b6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <BusFault_Handler>

080015b8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	e7fe      	b.n	80015b8 <UsageFault_Handler>

080015ba <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ba:	4770      	bx	lr

080015bc <DebugMon_Handler>:
 80015bc:	4770      	bx	lr

080015be <PendSV_Handler>:
 80015be:	4770      	bx	lr

080015c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c0:	f000 b9f8 	b.w	80019b4 <HAL_IncTick>

080015c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80015c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015c6:	4804      	ldr	r0, [pc, #16]	; (80015d8 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80015c8:	f001 fb58 	bl	8002c7c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80015cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim10);
 80015d0:	4802      	ldr	r0, [pc, #8]	; (80015dc <TIM1_UP_TIM10_IRQHandler+0x18>)
 80015d2:	f001 bb53 	b.w	8002c7c <HAL_TIM_IRQHandler>
 80015d6:	bf00      	nop
 80015d8:	200003ac 	.word	0x200003ac
 80015dc:	200003f4 	.word	0x200003f4

080015e0 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80015e0:	4801      	ldr	r0, [pc, #4]	; (80015e8 <SPI1_IRQHandler+0x8>)
 80015e2:	f001 ba4d 	b.w	8002a80 <HAL_SPI_IRQHandler>
 80015e6:	bf00      	nop
 80015e8:	200002a0 	.word	0x200002a0

080015ec <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015ec:	4801      	ldr	r0, [pc, #4]	; (80015f4 <USART1_IRQHandler+0x8>)
 80015ee:	f001 be5d 	b.w	80032ac <HAL_UART_IRQHandler>
 80015f2:	bf00      	nop
 80015f4:	2000049c 	.word	0x2000049c

080015f8 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80015f8:	4801      	ldr	r0, [pc, #4]	; (8001600 <DMA2_Stream2_IRQHandler+0x8>)
 80015fa:	f000 bc8d 	b.w	8001f18 <HAL_DMA_IRQHandler>
 80015fe:	bf00      	nop
 8001600:	20000240 	.word	0x20000240

08001604 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001604:	4801      	ldr	r0, [pc, #4]	; (800160c <DMA2_Stream7_IRQHandler+0x8>)
 8001606:	f000 bc87 	b.w	8001f18 <HAL_DMA_IRQHandler>
 800160a:	bf00      	nop
 800160c:	2000043c 	.word	0x2000043c

08001610 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001610:	2001      	movs	r0, #1
 8001612:	4770      	bx	lr

08001614 <_kill>:

int _kill(int pid, int sig)
{
 8001614:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001616:	f003 fc2f 	bl	8004e78 <__errno>
 800161a:	2316      	movs	r3, #22
 800161c:	6003      	str	r3, [r0, #0]
  return -1;
}
 800161e:	f04f 30ff 	mov.w	r0, #4294967295
 8001622:	bd08      	pop	{r3, pc}

08001624 <_exit>:

void _exit (int status)
{
 8001624:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001626:	f003 fc27 	bl	8004e78 <__errno>
 800162a:	2316      	movs	r3, #22
 800162c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800162e:	e7fe      	b.n	800162e <_exit+0xa>

08001630 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001630:	b570      	push	{r4, r5, r6, lr}
 8001632:	460d      	mov	r5, r1
 8001634:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001636:	460e      	mov	r6, r1
 8001638:	1b73      	subs	r3, r6, r5
 800163a:	429c      	cmp	r4, r3
 800163c:	dc01      	bgt.n	8001642 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800163e:	4620      	mov	r0, r4
 8001640:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001642:	f3af 8000 	nop.w
 8001646:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164a:	e7f5      	b.n	8001638 <_read+0x8>

0800164c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800164c:	b570      	push	{r4, r5, r6, lr}
 800164e:	460d      	mov	r5, r1
 8001650:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001652:	460e      	mov	r6, r1
 8001654:	1b73      	subs	r3, r6, r5
 8001656:	429c      	cmp	r4, r3
 8001658:	dc01      	bgt.n	800165e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800165a:	4620      	mov	r0, r4
 800165c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800165e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001662:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001666:	e7f5      	b.n	8001654 <_write+0x8>

08001668 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001668:	f04f 30ff 	mov.w	r0, #4294967295
 800166c:	4770      	bx	lr

0800166e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800166e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001672:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001674:	2000      	movs	r0, #0
 8001676:	4770      	bx	lr

08001678 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001678:	2001      	movs	r0, #1
 800167a:	4770      	bx	lr

0800167c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800167c:	2000      	movs	r0, #0
 800167e:	4770      	bx	lr

08001680 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001680:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <_sbrk+0x30>)
 8001682:	6811      	ldr	r1, [r2, #0]
{
 8001684:	b510      	push	{r4, lr}
 8001686:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001688:	b909      	cbnz	r1, 800168e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800168a:	490a      	ldr	r1, [pc, #40]	; (80016b4 <_sbrk+0x34>)
 800168c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168e:	6810      	ldr	r0, [r2, #0]
 8001690:	4909      	ldr	r1, [pc, #36]	; (80016b8 <_sbrk+0x38>)
 8001692:	4c0a      	ldr	r4, [pc, #40]	; (80016bc <_sbrk+0x3c>)
 8001694:	4403      	add	r3, r0
 8001696:	1b09      	subs	r1, r1, r4
 8001698:	428b      	cmp	r3, r1
 800169a:	d906      	bls.n	80016aa <_sbrk+0x2a>
  {
    errno = ENOMEM;
 800169c:	f003 fbec 	bl	8004e78 <__errno>
 80016a0:	230c      	movs	r3, #12
 80016a2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80016a4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80016a8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80016aa:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80016ac:	e7fc      	b.n	80016a8 <_sbrk+0x28>
 80016ae:	bf00      	nop
 80016b0:	200003a8 	.word	0x200003a8
 80016b4:	20000638 	.word	0x20000638
 80016b8:	20020000 	.word	0x20020000
 80016bc:	00000400 	.word	0x00000400

080016c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016c0:	4a03      	ldr	r2, [pc, #12]	; (80016d0 <SystemInit+0x10>)
 80016c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80016c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016ca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d6:	2210      	movs	r2, #16
 80016d8:	2100      	movs	r1, #0
 80016da:	a802      	add	r0, sp, #8
 80016dc:	f003 fb79 	bl	8004dd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016e0:	4815      	ldr	r0, [pc, #84]	; (8001738 <MX_TIM1_Init+0x64>)
  htim1.Init.Prescaler = 80-1;
 80016e2:	4916      	ldr	r1, [pc, #88]	; (800173c <MX_TIM1_Init+0x68>)
 80016e4:	224f      	movs	r2, #79	; 0x4f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e6:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 80-1;
 80016e8:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 1000;
 80016ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f4:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f8:	6083      	str	r3, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 80016fa:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001700:	f001 fbac 	bl	8002e5c <HAL_TIM_Base_Init>
 8001704:	b108      	cbz	r0, 800170a <MX_TIM1_Init+0x36>
  {
    Error_Handler();
 8001706:	f7ff fe0f 	bl	8001328 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800170a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800170e:	480a      	ldr	r0, [pc, #40]	; (8001738 <MX_TIM1_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001710:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001712:	a902      	add	r1, sp, #8
 8001714:	f001 fbd8 	bl	8002ec8 <HAL_TIM_ConfigClockSource>
 8001718:	b108      	cbz	r0, 800171e <MX_TIM1_Init+0x4a>
  {
    Error_Handler();
 800171a:	f7ff fe05 	bl	8001328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001720:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_TIM1_Init+0x64>)
 8001722:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001724:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001728:	f001 fc68 	bl	8002ffc <HAL_TIMEx_MasterConfigSynchronization>
 800172c:	b108      	cbz	r0, 8001732 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800172e:	f7ff fdfb 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001732:	b007      	add	sp, #28
 8001734:	f85d fb04 	ldr.w	pc, [sp], #4
 8001738:	200003ac 	.word	0x200003ac
 800173c:	40010000 	.word	0x40010000

08001740 <MX_TIM10_Init>:
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001740:	480a      	ldr	r0, [pc, #40]	; (800176c <MX_TIM10_Init+0x2c>)
  htim10.Init.Prescaler = 80-1;
 8001742:	4a0b      	ldr	r2, [pc, #44]	; (8001770 <MX_TIM10_Init+0x30>)
{
 8001744:	b508      	push	{r3, lr}
  htim10.Init.Prescaler = 80-1;
 8001746:	234f      	movs	r3, #79	; 0x4f
 8001748:	e9c0 2300 	strd	r2, r3, [r0]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.Period = 1000-1;
 800174c:	2300      	movs	r3, #0
 800174e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001752:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001756:	6103      	str	r3, [r0, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800175c:	f001 fb7e 	bl	8002e5c <HAL_TIM_Base_Init>
 8001760:	b118      	cbz	r0, 800176a <MX_TIM10_Init+0x2a>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001762:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001766:	f7ff bddf 	b.w	8001328 <Error_Handler>
}
 800176a:	bd08      	pop	{r3, pc}
 800176c:	200003f4 	.word	0x200003f4
 8001770:	40014400 	.word	0x40014400

08001774 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001774:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM1)
 8001776:	6803      	ldr	r3, [r0, #0]
 8001778:	4a15      	ldr	r2, [pc, #84]	; (80017d0 <HAL_TIM_Base_MspInit+0x5c>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d115      	bne.n	80017aa <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_TIM_Base_MspInit+0x60>)
 8001780:	2200      	movs	r2, #0
 8001782:	9200      	str	r2, [sp, #0]
 8001784:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001786:	f041 0101 	orr.w	r1, r1, #1
 800178a:	6459      	str	r1, [r3, #68]	; 0x44
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001796:	4611      	mov	r1, r2
 8001798:	2019      	movs	r0, #25
 800179a:	f000 fa83 	bl	8001ca4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800179e:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80017a0:	b003      	add	sp, #12
 80017a2:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80017a6:	f000 baaf 	b.w	8001d08 <HAL_NVIC_EnableIRQ>
  else if(tim_baseHandle->Instance==TIM10)
 80017aa:	4a0b      	ldr	r2, [pc, #44]	; (80017d8 <HAL_TIM_Base_MspInit+0x64>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d10c      	bne.n	80017ca <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <HAL_TIM_Base_MspInit+0x60>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	9201      	str	r2, [sp, #4]
 80017b6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80017b8:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80017bc:	6459      	str	r1, [r3, #68]	; 0x44
 80017be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	9b01      	ldr	r3, [sp, #4]
 80017c8:	e7e5      	b.n	8001796 <HAL_TIM_Base_MspInit+0x22>
}
 80017ca:	b003      	add	sp, #12
 80017cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80017d0:	40010000 	.word	0x40010000
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40014400 	.word	0x40014400

080017dc <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017dc:	480b      	ldr	r0, [pc, #44]	; (800180c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80017de:	4a0c      	ldr	r2, [pc, #48]	; (8001810 <MX_USART1_UART_Init+0x34>)
{
 80017e0:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 80017e2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80017e6:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017ec:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017ee:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017f6:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017fa:	f001 fcc3 	bl	8003184 <HAL_UART_Init>
 80017fe:	b118      	cbz	r0, 8001808 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001800:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001804:	f7ff bd90 	b.w	8001328 <Error_Handler>
}
 8001808:	bd08      	pop	{r3, pc}
 800180a:	bf00      	nop
 800180c:	2000049c 	.word	0x2000049c
 8001810:	40011000 	.word	0x40011000

08001814 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001814:	b570      	push	{r4, r5, r6, lr}
 8001816:	4606      	mov	r6, r0
 8001818:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	2214      	movs	r2, #20
 800181c:	2100      	movs	r1, #0
 800181e:	a803      	add	r0, sp, #12
 8001820:	f003 fad7 	bl	8004dd2 <memset>
  if(uartHandle->Instance==USART1)
 8001824:	6832      	ldr	r2, [r6, #0]
 8001826:	4b25      	ldr	r3, [pc, #148]	; (80018bc <HAL_UART_MspInit+0xa8>)
 8001828:	429a      	cmp	r2, r3
 800182a:	d144      	bne.n	80018b6 <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800182c:	2500      	movs	r5, #0
 800182e:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8001832:	9501      	str	r5, [sp, #4]
 8001834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	4822      	ldr	r0, [pc, #136]	; (80018c0 <HAL_UART_MspInit+0xac>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001838:	4c22      	ldr	r4, [pc, #136]	; (80018c4 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800183a:	f042 0210 	orr.w	r2, r2, #16
 800183e:	645a      	str	r2, [r3, #68]	; 0x44
 8001840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001842:	f002 0210 	and.w	r2, r2, #16
 8001846:	9201      	str	r2, [sp, #4]
 8001848:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	9502      	str	r5, [sp, #8]
 800184c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800184e:	f042 0201 	orr.w	r2, r2, #1
 8001852:	631a      	str	r2, [r3, #48]	; 0x30
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	9302      	str	r3, [sp, #8]
 800185c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001862:	2302      	movs	r3, #2
 8001864:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001868:	2103      	movs	r1, #3
 800186a:	2307      	movs	r3, #7
 800186c:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	a903      	add	r1, sp, #12
 8001872:	f000 fc0f 	bl	8002094 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001876:	4814      	ldr	r0, [pc, #80]	; (80018c8 <HAL_UART_MspInit+0xb4>)
 8001878:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800187c:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001880:	2340      	movs	r3, #64	; 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001882:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001886:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001888:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800188c:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001890:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001894:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001898:	f000 fa6e 	bl	8001d78 <HAL_DMA_Init>
 800189c:	b108      	cbz	r0, 80018a2 <HAL_UART_MspInit+0x8e>
    {
      Error_Handler();
 800189e:	f7ff fd43 	bl	8001328 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018a2:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80018a4:	6374      	str	r4, [r6, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018a6:	2025      	movs	r0, #37	; 0x25
 80018a8:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80018aa:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018ac:	f000 f9fa 	bl	8001ca4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018b0:	2025      	movs	r0, #37	; 0x25
 80018b2:	f000 fa29 	bl	8001d08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80018b6:	b008      	add	sp, #32
 80018b8:	bd70      	pop	{r4, r5, r6, pc}
 80018ba:	bf00      	nop
 80018bc:	40011000 	.word	0x40011000
 80018c0:	40020000 	.word	0x40020000
 80018c4:	2000043c 	.word	0x2000043c
 80018c8:	400264b8 	.word	0x400264b8

080018cc <HAL_UART_TxCpltCallback>:
 * @param huart UART
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  // ?UART
  if (huart->Instance == USART1)
 80018cc:	6802      	ldr	r2, [r0, #0]
 80018ce:	4b03      	ldr	r3, [pc, #12]	; (80018dc <HAL_UART_TxCpltCallback+0x10>)
 80018d0:	429a      	cmp	r2, r3
  {
    usart_dma_tx_over = 1;
 80018d2:	bf02      	ittt	eq
 80018d4:	4b02      	ldreq	r3, [pc, #8]	; (80018e0 <HAL_UART_TxCpltCallback+0x14>)
 80018d6:	2201      	moveq	r2, #1
 80018d8:	701a      	strbeq	r2, [r3, #0]
  }
}
 80018da:	4770      	bx	lr
 80018dc:	40011000 	.word	0x40011000
 80018e0:	20000004 	.word	0x20000004

080018e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800191c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018e8:	480d      	ldr	r0, [pc, #52]	; (8001920 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018ea:	490e      	ldr	r1, [pc, #56]	; (8001924 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018ec:	4a0e      	ldr	r2, [pc, #56]	; (8001928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a0b      	ldr	r2, [pc, #44]	; (800192c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001900:	4c0b      	ldr	r4, [pc, #44]	; (8001930 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800190e:	f7ff fed7 	bl	80016c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001912:	f003 fab7 	bl	8004e84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001916:	f7ff fcb3 	bl	8001280 <main>
  bx  lr    
 800191a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800191c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001924:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001928:	08008d38 	.word	0x08008d38
  ldr r2, =_sbss
 800192c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001930:	20000638 	.word	0x20000638

08001934 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001934:	e7fe      	b.n	8001934 <ADC_IRQHandler>
	...

08001938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001938:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <HAL_InitTick+0x3c>)
 800193c:	781a      	ldrb	r2, [r3, #0]
 800193e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001942:	fbb3 f3f2 	udiv	r3, r3, r2
 8001946:	4a0c      	ldr	r2, [pc, #48]	; (8001978 <HAL_InitTick+0x40>)
{
 8001948:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800194a:	6810      	ldr	r0, [r2, #0]
 800194c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001950:	f000 f9e8 	bl	8001d24 <HAL_SYSTICK_Config>
 8001954:	4604      	mov	r4, r0
 8001956:	b958      	cbnz	r0, 8001970 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001958:	2d0f      	cmp	r5, #15
 800195a:	d809      	bhi.n	8001970 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195c:	4602      	mov	r2, r0
 800195e:	4629      	mov	r1, r5
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f000 f99e 	bl	8001ca4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001968:	4b04      	ldr	r3, [pc, #16]	; (800197c <HAL_InitTick+0x44>)
 800196a:	4620      	mov	r0, r4
 800196c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800196e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001970:	2001      	movs	r0, #1
 8001972:	e7fc      	b.n	800196e <HAL_InitTick+0x36>
 8001974:	20000005 	.word	0x20000005
 8001978:	20000000 	.word	0x20000000
 800197c:	20000008 	.word	0x20000008

08001980 <HAL_Init>:
{
 8001980:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_Init+0x30>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800198a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001992:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800199a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800199c:	2003      	movs	r0, #3
 800199e:	f000 f96f 	bl	8001c80 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80019a2:	200f      	movs	r0, #15
 80019a4:	f7ff ffc8 	bl	8001938 <HAL_InitTick>
  HAL_MspInit();
 80019a8:	f7ff fde6 	bl	8001578 <HAL_MspInit>
}
 80019ac:	2000      	movs	r0, #0
 80019ae:	bd08      	pop	{r3, pc}
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80019b4:	4a03      	ldr	r2, [pc, #12]	; (80019c4 <HAL_IncTick+0x10>)
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <HAL_IncTick+0x14>)
 80019b8:	6811      	ldr	r1, [r2, #0]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	440b      	add	r3, r1
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	200004e0 	.word	0x200004e0
 80019c8:	20000005 	.word	0x20000005

080019cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80019cc:	4b01      	ldr	r3, [pc, #4]	; (80019d4 <HAL_GetTick+0x8>)
 80019ce:	6818      	ldr	r0, [r3, #0]
}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	200004e0 	.word	0x200004e0

080019d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019d8:	b538      	push	{r3, r4, r5, lr}
 80019da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80019dc:	f7ff fff6 	bl	80019cc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019e0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80019e2:	bf1c      	itt	ne
 80019e4:	4b05      	ldrne	r3, [pc, #20]	; (80019fc <HAL_Delay+0x24>)
 80019e6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80019e8:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80019ea:	bf18      	it	ne
 80019ec:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ee:	f7ff ffed 	bl	80019cc <HAL_GetTick>
 80019f2:	1b43      	subs	r3, r0, r5
 80019f4:	42a3      	cmp	r3, r4
 80019f6:	d3fa      	bcc.n	80019ee <HAL_Delay+0x16>
  {
  }
}
 80019f8:	bd38      	pop	{r3, r4, r5, pc}
 80019fa:	bf00      	nop
 80019fc:	20000005 	.word	0x20000005

08001a00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a00:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a02:	4604      	mov	r4, r0
 8001a04:	2800      	cmp	r0, #0
 8001a06:	f000 809b 	beq.w	8001b40 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a0a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001a0c:	b925      	cbnz	r5, 8001a18 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a0e:	f7ff fb2b 	bl	8001068 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a12:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a14:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a1a:	06db      	lsls	r3, r3, #27
 8001a1c:	f100 808e 	bmi.w	8001b3c <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a26:	f023 0302 	bic.w	r3, r3, #2
 8001a2a:	f043 0302 	orr.w	r3, r3, #2
 8001a2e:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001a30:	4b44      	ldr	r3, [pc, #272]	; (8001b44 <HAL_ADC_Init+0x144>)
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001a38:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	6861      	ldr	r1, [r4, #4]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a42:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a44:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a56:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a58:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a5a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a5e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a66:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a68:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	430a      	orrs	r2, r1
 8001a74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a76:	4934      	ldr	r1, [pc, #208]	; (8001b48 <HAL_ADC_Init+0x148>)
 8001a78:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a7a:	428a      	cmp	r2, r1
 8001a7c:	d052      	beq.n	8001b24 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a7e:	6899      	ldr	r1, [r3, #8]
 8001a80:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001a84:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a86:	6899      	ldr	r1, [r3, #8]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a8c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a8e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a9a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	f022 0202 	bic.w	r2, r2, #2
 8001aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	7e21      	ldrb	r1, [r4, #24]
 8001aa8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001aac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001aae:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001ab2:	2a00      	cmp	r2, #0
 8001ab4:	d03e      	beq.n	8001b34 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ab6:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ab8:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001aba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001abe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ac6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	3901      	subs	r1, #1
 8001acc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ad0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ad4:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ad6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001ada:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ade:	3901      	subs	r1, #1
 8001ae0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001ae4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001aec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001af4:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001af8:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001afa:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001afc:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001afe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b04:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001b06:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b08:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001b0c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001b0e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001b10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b12:	f023 0303 	bic.w	r3, r3, #3
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001b22:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b32:	e7b2      	b.n	8001a9a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b3a:	e7c9      	b.n	8001ad0 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	e7ed      	b.n	8001b1c <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001b40:	2001      	movs	r0, #1
 8001b42:	e7ee      	b.n	8001b22 <HAL_ADC_Init+0x122>
 8001b44:	40012300 	.word	0x40012300
 8001b48:	0f000001 	.word	0x0f000001

08001b4c <HAL_ADC_ConfigChannel>:
{
 8001b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001b52:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d067      	beq.n	8001c2a <HAL_ADC_ConfigChannel+0xde>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b60:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b62:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b64:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b66:	2d09      	cmp	r5, #9
 8001b68:	b2ac      	uxth	r4, r5
 8001b6a:	d934      	bls.n	8001bd6 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b6c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001b70:	68df      	ldr	r7, [r3, #12]
 8001b72:	3a1e      	subs	r2, #30
 8001b74:	f04f 0c07 	mov.w	ip, #7
 8001b78:	fa0c fc02 	lsl.w	ip, ip, r2
 8001b7c:	ea27 070c 	bic.w	r7, r7, ip
 8001b80:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b82:	68df      	ldr	r7, [r3, #12]
 8001b84:	fa06 f202 	lsl.w	r2, r6, r2
 8001b88:	433a      	orrs	r2, r7
 8001b8a:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8001b8c:	6849      	ldr	r1, [r1, #4]
 8001b8e:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b90:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8001b94:	d82e      	bhi.n	8001bf4 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b96:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b98:	3a05      	subs	r2, #5
 8001b9a:	261f      	movs	r6, #31
 8001b9c:	4096      	lsls	r6, r2
 8001b9e:	ea21 0106 	bic.w	r1, r1, r6
 8001ba2:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ba4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ba6:	fa04 f202 	lsl.w	r2, r4, r2
 8001baa:	430a      	orrs	r2, r1
 8001bac:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bae:	4a2f      	ldr	r2, [pc, #188]	; (8001c6c <HAL_ADC_ConfigChannel+0x120>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d10a      	bne.n	8001bca <HAL_ADC_ConfigChannel+0x7e>
 8001bb4:	2d12      	cmp	r5, #18
 8001bb6:	d13a      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0xe2>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_ADC_ConfigChannel+0x124>)
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001bc0:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001bc8:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001bd0:	4618      	mov	r0, r3
}
 8001bd2:	b003      	add	sp, #12
 8001bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001bd6:	691a      	ldr	r2, [r3, #16]
 8001bd8:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001bdc:	2707      	movs	r7, #7
 8001bde:	fa07 f70c 	lsl.w	r7, r7, ip
 8001be2:	ea22 0207 	bic.w	r2, r2, r7
 8001be6:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001be8:	691a      	ldr	r2, [r3, #16]
 8001bea:	fa06 f60c 	lsl.w	r6, r6, ip
 8001bee:	4316      	orrs	r6, r2
 8001bf0:	611e      	str	r6, [r3, #16]
 8001bf2:	e7cb      	b.n	8001b8c <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001bf4:	290c      	cmp	r1, #12
 8001bf6:	f04f 011f 	mov.w	r1, #31
 8001bfa:	d80b      	bhi.n	8001c14 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bfc:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8001bfe:	3a23      	subs	r2, #35	; 0x23
 8001c00:	4091      	lsls	r1, r2
 8001c02:	ea26 0101 	bic.w	r1, r6, r1
 8001c06:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c08:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c0a:	fa04 f202 	lsl.w	r2, r4, r2
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	631a      	str	r2, [r3, #48]	; 0x30
 8001c12:	e7cc      	b.n	8001bae <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c14:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8001c16:	3a41      	subs	r2, #65	; 0x41
 8001c18:	4091      	lsls	r1, r2
 8001c1a:	ea26 0101 	bic.w	r1, r6, r1
 8001c1e:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c22:	4094      	lsls	r4, r2
 8001c24:	430c      	orrs	r4, r1
 8001c26:	62dc      	str	r4, [r3, #44]	; 0x2c
 8001c28:	e7c1      	b.n	8001bae <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001c2a:	2002      	movs	r0, #2
 8001c2c:	e7d1      	b.n	8001bd2 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c2e:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_ADC_ConfigChannel+0x128>)
 8001c30:	429d      	cmp	r5, r3
 8001c32:	d001      	beq.n	8001c38 <HAL_ADC_ConfigChannel+0xec>
 8001c34:	2d11      	cmp	r5, #17
 8001c36:	d1c8      	bne.n	8001bca <HAL_ADC_ConfigChannel+0x7e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_ADC_ConfigChannel+0x124>)
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001c40:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001c48:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_ADC_ConfigChannel+0x128>)
 8001c4c:	429d      	cmp	r5, r3
 8001c4e:	d1bc      	bne.n	8001bca <HAL_ADC_ConfigChannel+0x7e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c50:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <HAL_ADC_ConfigChannel+0x12c>)
 8001c52:	4a0a      	ldr	r2, [pc, #40]	; (8001c7c <HAL_ADC_ConfigChannel+0x130>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c5a:	220a      	movs	r2, #10
 8001c5c:	4353      	muls	r3, r2
        counter--;
 8001c5e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001c60:	9b01      	ldr	r3, [sp, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0b1      	beq.n	8001bca <HAL_ADC_ConfigChannel+0x7e>
        counter--;
 8001c66:	9b01      	ldr	r3, [sp, #4]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	e7f8      	b.n	8001c5e <HAL_ADC_ConfigChannel+0x112>
 8001c6c:	40012000 	.word	0x40012000
 8001c70:	40012300 	.word	0x40012300
 8001c74:	10000012 	.word	0x10000012
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	000f4240 	.word	0x000f4240

08001c80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c80:	4907      	ldr	r1, [pc, #28]	; (8001ca0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001c82:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c84:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c88:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c8a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c8c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c90:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001c9c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca4:	4b16      	ldr	r3, [pc, #88]	; (8001d00 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca6:	b530      	push	{r4, r5, lr}
 8001ca8:	68dc      	ldr	r4, [r3, #12]
 8001caa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cae:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cb2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	bf28      	it	cs
 8001cb8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cba:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc0:	bf8c      	ite	hi
 8001cc2:	3c03      	subhi	r4, #3
 8001cc4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc6:	fa05 f303 	lsl.w	r3, r5, r3
 8001cca:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cce:	40a5      	lsls	r5, r4
 8001cd0:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001cd6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd8:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cdc:	bfac      	ite	ge
 8001cde:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce2:	4a08      	ldrlt	r2, [pc, #32]	; (8001d04 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce8:	bfb8      	it	lt
 8001cea:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	bfaa      	itet	ge
 8001cf2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf6:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001cfc:	bd30      	pop	{r4, r5, pc}
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00
 8001d04:	e000ed14 	.word	0xe000ed14

08001d08 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d08:	2800      	cmp	r0, #0
 8001d0a:	db07      	blt.n	8001d1c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0c:	0941      	lsrs	r1, r0, #5
 8001d0e:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <HAL_NVIC_EnableIRQ+0x18>)
 8001d10:	f000 001f 	and.w	r0, r0, #31
 8001d14:	2301      	movs	r3, #1
 8001d16:	4083      	lsls	r3, r0
 8001d18:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d24:	3801      	subs	r0, #1
 8001d26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001d2a:	d20b      	bcs.n	8001d44 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d2c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d30:	4a05      	ldr	r2, [pc, #20]	; (8001d48 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d32:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d34:	21f0      	movs	r1, #240	; 0xf0
 8001d36:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d3a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d3c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d3e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d40:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d42:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001d44:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001d46:	4770      	bx	lr
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d4c:	6803      	ldr	r3, [r0, #0]
{
 8001d4e:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d54:	4c07      	ldr	r4, [pc, #28]	; (8001d74 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d5a:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8001d5e:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d60:	bf88      	it	hi
 8001d62:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d64:	2118      	movs	r1, #24
 8001d66:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d6a:	5c61      	ldrb	r1, [r4, r1]
 8001d6c:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d6e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	bd10      	pop	{r4, pc}
 8001d74:	08008648 	.word	0x08008648

08001d78 <HAL_DMA_Init>:
{
 8001d78:	b570      	push	{r4, r5, r6, lr}
 8001d7a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001d7c:	f7ff fe26 	bl	80019cc <HAL_GetTick>
 8001d80:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001d82:	2c00      	cmp	r4, #0
 8001d84:	d071      	beq.n	8001e6a <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d86:	2302      	movs	r3, #2
 8001d88:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001d8c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	f023 0301 	bic.w	r3, r3, #1
 8001d9a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d9c:	6822      	ldr	r2, [r4, #0]
 8001d9e:	6813      	ldr	r3, [r2, #0]
 8001da0:	07d8      	lsls	r0, r3, #31
 8001da2:	d42e      	bmi.n	8001e02 <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8001da4:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001da6:	4832      	ldr	r0, [pc, #200]	; (8001e70 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da8:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001daa:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dac:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001db0:	432b      	orrs	r3, r5
 8001db2:	68e5      	ldr	r5, [r4, #12]
 8001db4:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db6:	6925      	ldr	r5, [r4, #16]
 8001db8:	432b      	orrs	r3, r5
 8001dba:	6965      	ldr	r5, [r4, #20]
 8001dbc:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dbe:	69e5      	ldr	r5, [r4, #28]
 8001dc0:	430b      	orrs	r3, r1
 8001dc2:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc4:	6a25      	ldr	r5, [r4, #32]
 8001dc6:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dc8:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001dcc:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dce:	bf02      	ittt	eq
 8001dd0:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8001dd4:	4335      	orreq	r5, r6
 8001dd6:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001dd8:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8001dda:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ddc:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dde:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001de2:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001de6:	d132      	bne.n	8001e4e <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8001de8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001dea:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001dec:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001dee:	b375      	cbz	r5, 8001e4e <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001df0:	b991      	cbnz	r1, 8001e18 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 8001df2:	2801      	cmp	r0, #1
 8001df4:	d020      	beq.n	8001e38 <HAL_DMA_Init+0xc0>
 8001df6:	f030 0102 	bics.w	r1, r0, #2
 8001dfa:	d128      	bne.n	8001e4e <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dfc:	01e9      	lsls	r1, r5, #7
 8001dfe:	d526      	bpl.n	8001e4e <HAL_DMA_Init+0xd6>
 8001e00:	e01d      	b.n	8001e3e <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e02:	f7ff fde3 	bl	80019cc <HAL_GetTick>
 8001e06:	1b40      	subs	r0, r0, r5
 8001e08:	2805      	cmp	r0, #5
 8001e0a:	d9c7      	bls.n	8001d9c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e0c:	2320      	movs	r3, #32
 8001e0e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e10:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001e12:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001e16:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e18:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8001e1c:	d113      	bne.n	8001e46 <HAL_DMA_Init+0xce>
    switch (tmp)
 8001e1e:	2803      	cmp	r0, #3
 8001e20:	d815      	bhi.n	8001e4e <HAL_DMA_Init+0xd6>
 8001e22:	a101      	add	r1, pc, #4	; (adr r1, 8001e28 <HAL_DMA_Init+0xb0>)
 8001e24:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8001e28:	08001e3f 	.word	0x08001e3f
 8001e2c:	08001dfd 	.word	0x08001dfd
 8001e30:	08001e3f 	.word	0x08001e3f
 8001e34:	08001e39 	.word	0x08001e39
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e38:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001e3c:	d107      	bne.n	8001e4e <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e3e:	2340      	movs	r3, #64	; 0x40
 8001e40:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001e42:	2001      	movs	r0, #1
 8001e44:	e7e5      	b.n	8001e12 <HAL_DMA_Init+0x9a>
    switch (tmp)
 8001e46:	2802      	cmp	r0, #2
 8001e48:	d9f9      	bls.n	8001e3e <HAL_DMA_Init+0xc6>
 8001e4a:	2803      	cmp	r0, #3
 8001e4c:	d0d6      	beq.n	8001dfc <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 8001e4e:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e50:	4620      	mov	r0, r4
 8001e52:	f7ff ff7b 	bl	8001d4c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e56:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001e58:	233f      	movs	r3, #63	; 0x3f
 8001e5a:	4093      	lsls	r3, r2
 8001e5c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e5e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001e60:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e62:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001e64:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001e68:	e7d5      	b.n	8001e16 <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	e7d3      	b.n	8001e16 <HAL_DMA_Init+0x9e>
 8001e6e:	bf00      	nop
 8001e70:	f010803f 	.word	0xf010803f

08001e74 <HAL_DMA_Abort>:
{
 8001e74:	b570      	push	{r4, r5, r6, lr}
 8001e76:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e78:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001e7a:	f7ff fda7 	bl	80019cc <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e7e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001e82:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8001e84:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e86:	d006      	beq.n	8001e96 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001e94:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	f022 0216 	bic.w	r2, r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ea6:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ea8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001eaa:	b90a      	cbnz	r2, 8001eb0 <HAL_DMA_Abort+0x3c>
 8001eac:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001eae:	b11a      	cbz	r2, 8001eb8 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	f022 0208 	bic.w	r2, r2, #8
 8001eb6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ec0:	6823      	ldr	r3, [r4, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f013 0301 	ands.w	r3, r3, #1
 8001ec8:	d108      	bne.n	8001edc <HAL_DMA_Abort+0x68>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eca:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001ecc:	223f      	movs	r2, #63	; 0x3f
 8001ece:	408a      	lsls	r2, r1
 8001ed0:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  return HAL_OK;
 8001ed8:	4618      	mov	r0, r3
 8001eda:	e7d8      	b.n	8001e8e <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001edc:	f7ff fd76 	bl	80019cc <HAL_GetTick>
 8001ee0:	1b40      	subs	r0, r0, r5
 8001ee2:	2805      	cmp	r0, #5
 8001ee4:	d9ec      	bls.n	8001ec0 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ee6:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ee8:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001eea:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eec:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001ef0:	e7cd      	b.n	8001e8e <HAL_DMA_Abort+0x1a>

08001ef2 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ef2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d003      	beq.n	8001f02 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001efe:	2001      	movs	r0, #1
 8001f00:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001f02:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f04:	2305      	movs	r3, #5
 8001f06:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001f0a:	6813      	ldr	r3, [r2, #0]
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001f12:	2000      	movs	r0, #0
}
 8001f14:	4770      	bx	lr
	...

08001f18 <HAL_DMA_IRQHandler>:
{
 8001f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f1e:	4b5c      	ldr	r3, [pc, #368]	; (8002090 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f20:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f22:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f24:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001f26:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f28:	2208      	movs	r2, #8
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	4232      	tst	r2, r6
{
 8001f2e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f30:	d00c      	beq.n	8001f4c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f32:	6801      	ldr	r1, [r0, #0]
 8001f34:	6808      	ldr	r0, [r1, #0]
 8001f36:	0740      	lsls	r0, r0, #29
 8001f38:	d508      	bpl.n	8001f4c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f3a:	6808      	ldr	r0, [r1, #0]
 8001f3c:	f020 0004 	bic.w	r0, r0, #4
 8001f40:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f42:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f44:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	409a      	lsls	r2, r3
 8001f50:	4232      	tst	r2, r6
 8001f52:	d008      	beq.n	8001f66 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f54:	6821      	ldr	r1, [r4, #0]
 8001f56:	6949      	ldr	r1, [r1, #20]
 8001f58:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f5a:	bf41      	itttt	mi
 8001f5c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f5e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001f60:	f042 0202 	orrmi.w	r2, r2, #2
 8001f64:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f66:	2204      	movs	r2, #4
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	4232      	tst	r2, r6
 8001f6c:	d008      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f6e:	6821      	ldr	r1, [r4, #0]
 8001f70:	6809      	ldr	r1, [r1, #0]
 8001f72:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f74:	bf41      	itttt	mi
 8001f76:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f78:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001f7a:	f042 0204 	orrmi.w	r2, r2, #4
 8001f7e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f80:	2210      	movs	r2, #16
 8001f82:	409a      	lsls	r2, r3
 8001f84:	4232      	tst	r2, r6
 8001f86:	d010      	beq.n	8001faa <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f88:	6823      	ldr	r3, [r4, #0]
 8001f8a:	6819      	ldr	r1, [r3, #0]
 8001f8c:	0709      	lsls	r1, r1, #28
 8001f8e:	d50c      	bpl.n	8001faa <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f90:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	0350      	lsls	r0, r2, #13
 8001f96:	d537      	bpl.n	8002008 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	0319      	lsls	r1, r3, #12
 8001f9c:	d401      	bmi.n	8001fa2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001f9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fa0:	e000      	b.n	8001fa4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fa2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001fa4:	b10b      	cbz	r3, 8001faa <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001fa6:	4620      	mov	r0, r4
 8001fa8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001faa:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001fac:	2220      	movs	r2, #32
 8001fae:	408a      	lsls	r2, r1
 8001fb0:	4232      	tst	r2, r6
 8001fb2:	d03a      	beq.n	800202a <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	6818      	ldr	r0, [r3, #0]
 8001fb8:	06c6      	lsls	r6, r0, #27
 8001fba:	d536      	bpl.n	800202a <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fbc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fbe:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001fc2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fc4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fc6:	d127      	bne.n	8002018 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fc8:	f022 0216 	bic.w	r2, r2, #22
 8001fcc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fd4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fd6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001fd8:	b90a      	cbnz	r2, 8001fde <HAL_DMA_IRQHandler+0xc6>
 8001fda:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001fdc:	b11a      	cbz	r2, 8001fe6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	f022 0208 	bic.w	r2, r2, #8
 8001fe4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fe6:	233f      	movs	r3, #63	; 0x3f
 8001fe8:	408b      	lsls	r3, r1
 8001fea:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001fec:	2301      	movs	r3, #1
 8001fee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001ff8:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d045      	beq.n	800208a <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8001ffe:	4620      	mov	r0, r4
}
 8002000:	b003      	add	sp, #12
 8002002:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002006:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800200c:	bf5e      	ittt	pl
 800200e:	681a      	ldrpl	r2, [r3, #0]
 8002010:	f022 0208 	bicpl.w	r2, r2, #8
 8002014:	601a      	strpl	r2, [r3, #0]
 8002016:	e7c2      	b.n	8001f9e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002018:	0350      	lsls	r0, r2, #13
 800201a:	d527      	bpl.n	800206c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0319      	lsls	r1, r3, #12
 8002020:	d431      	bmi.n	8002086 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8002022:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8002024:	b10b      	cbz	r3, 800202a <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8002026:	4620      	mov	r0, r4
 8002028:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800202a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800202c:	b36b      	cbz	r3, 800208a <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800202e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002030:	07da      	lsls	r2, r3, #31
 8002032:	d519      	bpl.n	8002068 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8002034:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002036:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800203a:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 800203e:	2305      	movs	r3, #5
 8002040:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002044:	6813      	ldr	r3, [r2, #0]
 8002046:	f023 0301 	bic.w	r3, r3, #1
 800204a:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800204c:	9b01      	ldr	r3, [sp, #4]
 800204e:	3301      	adds	r3, #1
 8002050:	42bb      	cmp	r3, r7
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	d802      	bhi.n	800205c <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002056:	6813      	ldr	r3, [r2, #0]
 8002058:	07db      	lsls	r3, r3, #31
 800205a:	d4f7      	bmi.n	800204c <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 800205c:	2301      	movs	r3, #1
 800205e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002062:	2300      	movs	r3, #0
 8002064:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002068:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800206a:	e7c6      	b.n	8001ffa <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002072:	d108      	bne.n	8002086 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002074:	6819      	ldr	r1, [r3, #0]
 8002076:	f021 0110 	bic.w	r1, r1, #16
 800207a:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800207c:	2301      	movs	r3, #1
 800207e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002082:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002086:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002088:	e7cc      	b.n	8002024 <HAL_DMA_IRQHandler+0x10c>
}
 800208a:	b003      	add	sp, #12
 800208c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800208e:	bf00      	nop
 8002090:	20000000 	.word	0x20000000

08002094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002094:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002098:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8002220 <HAL_GPIO_Init+0x18c>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800209c:	4a5e      	ldr	r2, [pc, #376]	; (8002218 <HAL_GPIO_Init+0x184>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800209e:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a0:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 80020a2:	2401      	movs	r4, #1
 80020a4:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a6:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 80020aa:	43ac      	bics	r4, r5
 80020ac:	f040 80a5 	bne.w	80021fa <HAL_GPIO_Init+0x166>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b0:	684d      	ldr	r5, [r1, #4]
 80020b2:	f005 0403 	and.w	r4, r5, #3
 80020b6:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020ba:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020bc:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020be:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020c2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020c4:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020c8:	d834      	bhi.n	8002134 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 80020ca:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020cc:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020d0:	68cf      	ldr	r7, [r1, #12]
 80020d2:	fa07 f708 	lsl.w	r7, r7, r8
 80020d6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80020da:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80020dc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020de:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020e2:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80020e6:	409f      	lsls	r7, r3
 80020e8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80020ec:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80020ee:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020f0:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f4:	688f      	ldr	r7, [r1, #8]
 80020f6:	fa07 f708 	lsl.w	r7, r7, r8
 80020fa:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fe:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8002100:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002102:	d119      	bne.n	8002138 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8002104:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002108:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800210c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002110:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002114:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002118:	f04f 0e0f 	mov.w	lr, #15
 800211c:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002120:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002124:	690f      	ldr	r7, [r1, #16]
 8002126:	fa07 f70b 	lsl.w	r7, r7, fp
 800212a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800212e:	f8ca 7020 	str.w	r7, [sl, #32]
 8002132:	e001      	b.n	8002138 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002134:	2c03      	cmp	r4, #3
 8002136:	d1da      	bne.n	80020ee <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8002138:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800213a:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800213e:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002140:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002142:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002146:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002148:	d057      	beq.n	80021fa <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214a:	f04f 0a00 	mov.w	sl, #0
 800214e:	f8cd a004 	str.w	sl, [sp, #4]
 8002152:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002156:	4c31      	ldr	r4, [pc, #196]	; (800221c <HAL_GPIO_Init+0x188>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002158:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800215c:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002160:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002164:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002168:	9601      	str	r6, [sp, #4]
 800216a:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800216c:	f023 0603 	bic.w	r6, r3, #3
 8002170:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002174:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002178:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800217c:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002180:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002184:	270f      	movs	r7, #15
 8002186:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800218a:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800218c:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002190:	d03a      	beq.n	8002208 <HAL_GPIO_Init+0x174>
 8002192:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002196:	42a0      	cmp	r0, r4
 8002198:	d038      	beq.n	800220c <HAL_GPIO_Init+0x178>
 800219a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800219e:	42a0      	cmp	r0, r4
 80021a0:	d036      	beq.n	8002210 <HAL_GPIO_Init+0x17c>
 80021a2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021a6:	42a0      	cmp	r0, r4
 80021a8:	d034      	beq.n	8002214 <HAL_GPIO_Init+0x180>
 80021aa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021ae:	42a0      	cmp	r0, r4
 80021b0:	bf0c      	ite	eq
 80021b2:	2404      	moveq	r4, #4
 80021b4:	2407      	movne	r4, #7
 80021b6:	fa04 f40e 	lsl.w	r4, r4, lr
 80021ba:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021bc:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 80021be:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80021c0:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021c4:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 80021c6:	bf54      	ite	pl
 80021c8:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021ca:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 80021ce:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 80021d0:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021d2:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 80021d4:	bf54      	ite	pl
 80021d6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021d8:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 80021dc:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 80021de:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021e0:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 80021e2:	bf54      	ite	pl
 80021e4:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021e6:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 80021ea:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021ec:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ee:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 80021f0:	bf54      	ite	pl
 80021f2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021f4:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 80021f8:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	3301      	adds	r3, #1
 80021fc:	2b10      	cmp	r3, #16
 80021fe:	f47f af4f 	bne.w	80020a0 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8002202:	b003      	add	sp, #12
 8002204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002208:	4654      	mov	r4, sl
 800220a:	e7d4      	b.n	80021b6 <HAL_GPIO_Init+0x122>
 800220c:	2401      	movs	r4, #1
 800220e:	e7d2      	b.n	80021b6 <HAL_GPIO_Init+0x122>
 8002210:	2402      	movs	r4, #2
 8002212:	e7d0      	b.n	80021b6 <HAL_GPIO_Init+0x122>
 8002214:	2403      	movs	r4, #3
 8002216:	e7ce      	b.n	80021b6 <HAL_GPIO_Init+0x122>
 8002218:	40013c00 	.word	0x40013c00
 800221c:	40020000 	.word	0x40020000
 8002220:	40023800 	.word	0x40023800

08002224 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002224:	b10a      	cbz	r2, 800222a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002226:	6181      	str	r1, [r0, #24]
  }
}
 8002228:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222a:	0409      	lsls	r1, r1, #16
 800222c:	e7fb      	b.n	8002226 <HAL_GPIO_WritePin+0x2>

0800222e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800222e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002230:	ea01 0203 	and.w	r2, r1, r3
 8002234:	ea21 0103 	bic.w	r1, r1, r3
 8002238:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800223c:	6181      	str	r1, [r0, #24]
}
 800223e:	4770      	bx	lr

08002240 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002240:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002244:	4604      	mov	r4, r0
 8002246:	b340      	cbz	r0, 800229a <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002248:	6803      	ldr	r3, [r0, #0]
 800224a:	07dd      	lsls	r5, r3, #31
 800224c:	d410      	bmi.n	8002270 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224e:	6823      	ldr	r3, [r4, #0]
 8002250:	0798      	lsls	r0, r3, #30
 8002252:	d45b      	bmi.n	800230c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002254:	6823      	ldr	r3, [r4, #0]
 8002256:	071a      	lsls	r2, r3, #28
 8002258:	f100 809d 	bmi.w	8002396 <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	075b      	lsls	r3, r3, #29
 8002260:	f100 80bd 	bmi.w	80023de <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002264:	69a0      	ldr	r0, [r4, #24]
 8002266:	2800      	cmp	r0, #0
 8002268:	f040 8124 	bne.w	80024b4 <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800226c:	2000      	movs	r0, #0
 800226e:	e02c      	b.n	80022ca <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002270:	4b8d      	ldr	r3, [pc, #564]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	f002 020c 	and.w	r2, r2, #12
 8002278:	2a04      	cmp	r2, #4
 800227a:	d007      	beq.n	800228c <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002282:	2a08      	cmp	r2, #8
 8002284:	d10b      	bne.n	800229e <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	0259      	lsls	r1, r3, #9
 800228a:	d508      	bpl.n	800229e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800228c:	4b86      	ldr	r3, [pc, #536]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	039a      	lsls	r2, r3, #14
 8002292:	d5dc      	bpl.n	800224e <HAL_RCC_OscConfig+0xe>
 8002294:	6863      	ldr	r3, [r4, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1d9      	bne.n	800224e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 800229a:	2001      	movs	r0, #1
 800229c:	e015      	b.n	80022ca <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800229e:	6863      	ldr	r3, [r4, #4]
 80022a0:	4d81      	ldr	r5, [pc, #516]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 80022a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022a6:	d113      	bne.n	80022d0 <HAL_RCC_OscConfig+0x90>
 80022a8:	682b      	ldr	r3, [r5, #0]
 80022aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80022b0:	f7ff fb8c 	bl	80019cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b4:	4e7c      	ldr	r6, [pc, #496]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80022b6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b8:	6833      	ldr	r3, [r6, #0]
 80022ba:	039b      	lsls	r3, r3, #14
 80022bc:	d4c7      	bmi.n	800224e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022be:	f7ff fb85 	bl	80019cc <HAL_GetTick>
 80022c2:	1b40      	subs	r0, r0, r5
 80022c4:	2864      	cmp	r0, #100	; 0x64
 80022c6:	d9f7      	bls.n	80022b8 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80022c8:	2003      	movs	r0, #3
}
 80022ca:	b002      	add	sp, #8
 80022cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d4:	d104      	bne.n	80022e0 <HAL_RCC_OscConfig+0xa0>
 80022d6:	682b      	ldr	r3, [r5, #0]
 80022d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022dc:	602b      	str	r3, [r5, #0]
 80022de:	e7e3      	b.n	80022a8 <HAL_RCC_OscConfig+0x68>
 80022e0:	682a      	ldr	r2, [r5, #0]
 80022e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022e6:	602a      	str	r2, [r5, #0]
 80022e8:	682a      	ldr	r2, [r5, #0]
 80022ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022ee:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1dd      	bne.n	80022b0 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 80022f4:	f7ff fb6a 	bl	80019cc <HAL_GetTick>
 80022f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	682b      	ldr	r3, [r5, #0]
 80022fc:	039f      	lsls	r7, r3, #14
 80022fe:	d5a6      	bpl.n	800224e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002300:	f7ff fb64 	bl	80019cc <HAL_GetTick>
 8002304:	1b80      	subs	r0, r0, r6
 8002306:	2864      	cmp	r0, #100	; 0x64
 8002308:	d9f7      	bls.n	80022fa <HAL_RCC_OscConfig+0xba>
 800230a:	e7dd      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800230c:	4b66      	ldr	r3, [pc, #408]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	f012 0f0c 	tst.w	r2, #12
 8002314:	d007      	beq.n	8002326 <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800231c:	2a08      	cmp	r2, #8
 800231e:	d111      	bne.n	8002344 <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	025e      	lsls	r6, r3, #9
 8002324:	d40e      	bmi.n	8002344 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002326:	4a60      	ldr	r2, [pc, #384]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	079d      	lsls	r5, r3, #30
 800232c:	d502      	bpl.n	8002334 <HAL_RCC_OscConfig+0xf4>
 800232e:	68e3      	ldr	r3, [r4, #12]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d1b2      	bne.n	800229a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	6813      	ldr	r3, [r2, #0]
 8002336:	6921      	ldr	r1, [r4, #16]
 8002338:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800233c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002340:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002342:	e787      	b.n	8002254 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002344:	68e2      	ldr	r2, [r4, #12]
 8002346:	4b59      	ldr	r3, [pc, #356]	; (80024ac <HAL_RCC_OscConfig+0x26c>)
 8002348:	b1b2      	cbz	r2, 8002378 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 800234a:	2201      	movs	r2, #1
 800234c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800234e:	f7ff fb3d 	bl	80019cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002352:	4d55      	ldr	r5, [pc, #340]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002354:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002356:	682b      	ldr	r3, [r5, #0]
 8002358:	0798      	lsls	r0, r3, #30
 800235a:	d507      	bpl.n	800236c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235c:	682b      	ldr	r3, [r5, #0]
 800235e:	6922      	ldr	r2, [r4, #16]
 8002360:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002364:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002368:	602b      	str	r3, [r5, #0]
 800236a:	e773      	b.n	8002254 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800236c:	f7ff fb2e 	bl	80019cc <HAL_GetTick>
 8002370:	1b80      	subs	r0, r0, r6
 8002372:	2802      	cmp	r0, #2
 8002374:	d9ef      	bls.n	8002356 <HAL_RCC_OscConfig+0x116>
 8002376:	e7a7      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8002378:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800237a:	f7ff fb27 	bl	80019cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237e:	4e4a      	ldr	r6, [pc, #296]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002380:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002382:	6833      	ldr	r3, [r6, #0]
 8002384:	0799      	lsls	r1, r3, #30
 8002386:	f57f af65 	bpl.w	8002254 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800238a:	f7ff fb1f 	bl	80019cc <HAL_GetTick>
 800238e:	1b40      	subs	r0, r0, r5
 8002390:	2802      	cmp	r0, #2
 8002392:	d9f6      	bls.n	8002382 <HAL_RCC_OscConfig+0x142>
 8002394:	e798      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002396:	6962      	ldr	r2, [r4, #20]
 8002398:	4b44      	ldr	r3, [pc, #272]	; (80024ac <HAL_RCC_OscConfig+0x26c>)
 800239a:	b182      	cbz	r2, 80023be <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800239c:	2201      	movs	r2, #1
 800239e:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80023a2:	f7ff fb13 	bl	80019cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	4e40      	ldr	r6, [pc, #256]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80023a8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023aa:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80023ac:	079f      	lsls	r7, r3, #30
 80023ae:	f53f af55 	bmi.w	800225c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023b2:	f7ff fb0b 	bl	80019cc <HAL_GetTick>
 80023b6:	1b40      	subs	r0, r0, r5
 80023b8:	2802      	cmp	r0, #2
 80023ba:	d9f6      	bls.n	80023aa <HAL_RCC_OscConfig+0x16a>
 80023bc:	e784      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80023be:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80023c2:	f7ff fb03 	bl	80019cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c6:	4e38      	ldr	r6, [pc, #224]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80023c8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ca:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80023cc:	0798      	lsls	r0, r3, #30
 80023ce:	f57f af45 	bpl.w	800225c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023d2:	f7ff fafb 	bl	80019cc <HAL_GetTick>
 80023d6:	1b40      	subs	r0, r0, r5
 80023d8:	2802      	cmp	r0, #2
 80023da:	d9f6      	bls.n	80023ca <HAL_RCC_OscConfig+0x18a>
 80023dc:	e774      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023de:	4b32      	ldr	r3, [pc, #200]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 80023e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023e2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80023e6:	d128      	bne.n	800243a <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e8:	9201      	str	r2, [sp, #4]
 80023ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40
 80023f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80023fc:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fe:	4d2c      	ldr	r5, [pc, #176]	; (80024b0 <HAL_RCC_OscConfig+0x270>)
 8002400:	682b      	ldr	r3, [r5, #0]
 8002402:	05d9      	lsls	r1, r3, #23
 8002404:	d51b      	bpl.n	800243e <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002406:	68a3      	ldr	r3, [r4, #8]
 8002408:	4d27      	ldr	r5, [pc, #156]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 800240a:	2b01      	cmp	r3, #1
 800240c:	d127      	bne.n	800245e <HAL_RCC_OscConfig+0x21e>
 800240e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002416:	f7ff fad9 	bl	80019cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4e23      	ldr	r6, [pc, #140]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 800241c:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800241e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002422:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002424:	079b      	lsls	r3, r3, #30
 8002426:	d539      	bpl.n	800249c <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 8002428:	2f00      	cmp	r7, #0
 800242a:	f43f af1b 	beq.w	8002264 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800242e:	4a1e      	ldr	r2, [pc, #120]	; (80024a8 <HAL_RCC_OscConfig+0x268>)
 8002430:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002432:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002436:	6413      	str	r3, [r2, #64]	; 0x40
 8002438:	e714      	b.n	8002264 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800243a:	2700      	movs	r7, #0
 800243c:	e7df      	b.n	80023fe <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243e:	682b      	ldr	r3, [r5, #0]
 8002440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002444:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002446:	f7ff fac1 	bl	80019cc <HAL_GetTick>
 800244a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	682b      	ldr	r3, [r5, #0]
 800244e:	05da      	lsls	r2, r3, #23
 8002450:	d4d9      	bmi.n	8002406 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002452:	f7ff fabb 	bl	80019cc <HAL_GetTick>
 8002456:	1b80      	subs	r0, r0, r6
 8002458:	2802      	cmp	r0, #2
 800245a:	d9f7      	bls.n	800244c <HAL_RCC_OscConfig+0x20c>
 800245c:	e734      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800245e:	2b05      	cmp	r3, #5
 8002460:	d104      	bne.n	800246c <HAL_RCC_OscConfig+0x22c>
 8002462:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	672b      	str	r3, [r5, #112]	; 0x70
 800246a:	e7d0      	b.n	800240e <HAL_RCC_OscConfig+0x1ce>
 800246c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800246e:	f022 0201 	bic.w	r2, r2, #1
 8002472:	672a      	str	r2, [r5, #112]	; 0x70
 8002474:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002476:	f022 0204 	bic.w	r2, r2, #4
 800247a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1ca      	bne.n	8002416 <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8002480:	f7ff faa4 	bl	80019cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002484:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002488:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800248a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800248c:	0798      	lsls	r0, r3, #30
 800248e:	d5cb      	bpl.n	8002428 <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7ff fa9c 	bl	80019cc <HAL_GetTick>
 8002494:	1b80      	subs	r0, r0, r6
 8002496:	4540      	cmp	r0, r8
 8002498:	d9f7      	bls.n	800248a <HAL_RCC_OscConfig+0x24a>
 800249a:	e715      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800249c:	f7ff fa96 	bl	80019cc <HAL_GetTick>
 80024a0:	1b40      	subs	r0, r0, r5
 80024a2:	4540      	cmp	r0, r8
 80024a4:	d9bd      	bls.n	8002422 <HAL_RCC_OscConfig+0x1e2>
 80024a6:	e70f      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
 80024a8:	40023800 	.word	0x40023800
 80024ac:	42470000 	.word	0x42470000
 80024b0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024b4:	4d36      	ldr	r5, [pc, #216]	; (8002590 <HAL_RCC_OscConfig+0x350>)
 80024b6:	68ab      	ldr	r3, [r5, #8]
 80024b8:	f003 030c 	and.w	r3, r3, #12
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d03d      	beq.n	800253c <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024c0:	4b34      	ldr	r3, [pc, #208]	; (8002594 <HAL_RCC_OscConfig+0x354>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80024c6:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024c8:	d12b      	bne.n	8002522 <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 80024ca:	f7ff fa7f 	bl	80019cc <HAL_GetTick>
 80024ce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d0:	682b      	ldr	r3, [r5, #0]
 80024d2:	0199      	lsls	r1, r3, #6
 80024d4:	d41f      	bmi.n	8002516 <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024d6:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80024da:	4313      	orrs	r3, r2
 80024dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80024de:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80024e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80024e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80024e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80024ea:	0852      	lsrs	r2, r2, #1
 80024ec:	3a01      	subs	r2, #1
 80024ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80024f2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80024f4:	4b27      	ldr	r3, [pc, #156]	; (8002594 <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f6:	4d26      	ldr	r5, [pc, #152]	; (8002590 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 80024f8:	2201      	movs	r2, #1
 80024fa:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80024fc:	f7ff fa66 	bl	80019cc <HAL_GetTick>
 8002500:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	019a      	lsls	r2, r3, #6
 8002506:	f53f aeb1 	bmi.w	800226c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250a:	f7ff fa5f 	bl	80019cc <HAL_GetTick>
 800250e:	1b00      	subs	r0, r0, r4
 8002510:	2802      	cmp	r0, #2
 8002512:	d9f6      	bls.n	8002502 <HAL_RCC_OscConfig+0x2c2>
 8002514:	e6d8      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002516:	f7ff fa59 	bl	80019cc <HAL_GetTick>
 800251a:	1b80      	subs	r0, r0, r6
 800251c:	2802      	cmp	r0, #2
 800251e:	d9d7      	bls.n	80024d0 <HAL_RCC_OscConfig+0x290>
 8002520:	e6d2      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8002522:	f7ff fa53 	bl	80019cc <HAL_GetTick>
 8002526:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002528:	682b      	ldr	r3, [r5, #0]
 800252a:	019b      	lsls	r3, r3, #6
 800252c:	f57f ae9e 	bpl.w	800226c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002530:	f7ff fa4c 	bl	80019cc <HAL_GetTick>
 8002534:	1b00      	subs	r0, r0, r4
 8002536:	2802      	cmp	r0, #2
 8002538:	d9f6      	bls.n	8002528 <HAL_RCC_OscConfig+0x2e8>
 800253a:	e6c5      	b.n	80022c8 <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800253c:	2801      	cmp	r0, #1
 800253e:	f43f aec4 	beq.w	80022ca <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 8002542:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002544:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800254a:	4291      	cmp	r1, r2
 800254c:	f47f aea5 	bne.w	800229a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002550:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002552:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002556:	428a      	cmp	r2, r1
 8002558:	f47f ae9f 	bne.w	800229a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800255c:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800255e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002562:	401a      	ands	r2, r3
 8002564:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002568:	f47f ae97 	bne.w	800229a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800256c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800256e:	0852      	lsrs	r2, r2, #1
 8002570:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002574:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002576:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800257a:	f47f ae8e 	bne.w	800229a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800257e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002580:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002584:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002588:	f43f ae70 	beq.w	800226c <HAL_RCC_OscConfig+0x2c>
 800258c:	e685      	b.n	800229a <HAL_RCC_OscConfig+0x5a>
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800
 8002594:	42470000 	.word	0x42470000

08002598 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002598:	4913      	ldr	r1, [pc, #76]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800259a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800259c:	688b      	ldr	r3, [r1, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d01c      	beq.n	80025e0 <HAL_RCC_GetSysClockFreq+0x48>
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d11c      	bne.n	80025e4 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025aa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025ac:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ae:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025b0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025b4:	bf14      	ite	ne
 80025b6:	480d      	ldrne	r0, [pc, #52]	; (80025ec <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025b8:	480d      	ldreq	r0, [pc, #52]	; (80025f0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ba:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80025be:	bf18      	it	ne
 80025c0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025c2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c6:	fba1 0100 	umull	r0, r1, r1, r0
 80025ca:	f7fe fb65 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025ce:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x50>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80025d6:	3301      	adds	r3, #1
 80025d8:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80025da:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80025de:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025e0:	4802      	ldr	r0, [pc, #8]	; (80025ec <HAL_RCC_GetSysClockFreq+0x54>)
 80025e2:	e7fc      	b.n	80025de <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 80025e6:	e7fa      	b.n	80025de <HAL_RCC_GetSysClockFreq+0x46>
 80025e8:	40023800 	.word	0x40023800
 80025ec:	01312d00 	.word	0x01312d00
 80025f0:	00f42400 	.word	0x00f42400

080025f4 <HAL_RCC_ClockConfig>:
{
 80025f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025f8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80025fa:	4604      	mov	r4, r0
 80025fc:	b910      	cbnz	r0, 8002604 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80025fe:	2001      	movs	r0, #1
}
 8002600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002604:	4b43      	ldr	r3, [pc, #268]	; (8002714 <HAL_RCC_ClockConfig+0x120>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	f002 0207 	and.w	r2, r2, #7
 800260c:	428a      	cmp	r2, r1
 800260e:	d328      	bcc.n	8002662 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002610:	6821      	ldr	r1, [r4, #0]
 8002612:	078f      	lsls	r7, r1, #30
 8002614:	d42d      	bmi.n	8002672 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002616:	07c8      	lsls	r0, r1, #31
 8002618:	d440      	bmi.n	800269c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800261a:	4b3e      	ldr	r3, [pc, #248]	; (8002714 <HAL_RCC_ClockConfig+0x120>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	f002 0207 	and.w	r2, r2, #7
 8002622:	42aa      	cmp	r2, r5
 8002624:	d865      	bhi.n	80026f2 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002626:	6822      	ldr	r2, [r4, #0]
 8002628:	0751      	lsls	r1, r2, #29
 800262a:	d46b      	bmi.n	8002704 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800262c:	0713      	lsls	r3, r2, #28
 800262e:	d507      	bpl.n	8002640 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002630:	4a39      	ldr	r2, [pc, #228]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 8002632:	6921      	ldr	r1, [r4, #16]
 8002634:	6893      	ldr	r3, [r2, #8]
 8002636:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800263a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800263e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002640:	f7ff ffaa 	bl	8002598 <HAL_RCC_GetSysClockFreq>
 8002644:	4b34      	ldr	r3, [pc, #208]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 8002646:	4a35      	ldr	r2, [pc, #212]	; (800271c <HAL_RCC_ClockConfig+0x128>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800264e:	5cd3      	ldrb	r3, [r2, r3]
 8002650:	40d8      	lsrs	r0, r3
 8002652:	4b33      	ldr	r3, [pc, #204]	; (8002720 <HAL_RCC_ClockConfig+0x12c>)
 8002654:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002656:	4b33      	ldr	r3, [pc, #204]	; (8002724 <HAL_RCC_ClockConfig+0x130>)
 8002658:	6818      	ldr	r0, [r3, #0]
 800265a:	f7ff f96d 	bl	8001938 <HAL_InitTick>
  return HAL_OK;
 800265e:	2000      	movs	r0, #0
 8002660:	e7ce      	b.n	8002600 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002662:	b2ca      	uxtb	r2, r1
 8002664:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	428b      	cmp	r3, r1
 800266e:	d1c6      	bne.n	80025fe <HAL_RCC_ClockConfig+0xa>
 8002670:	e7ce      	b.n	8002610 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002672:	4b29      	ldr	r3, [pc, #164]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 8002674:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002678:	bf1e      	ittt	ne
 800267a:	689a      	ldrne	r2, [r3, #8]
 800267c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002680:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002682:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002684:	bf42      	ittt	mi
 8002686:	689a      	ldrmi	r2, [r3, #8]
 8002688:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800268c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	68a0      	ldr	r0, [r4, #8]
 8002692:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002696:	4302      	orrs	r2, r0
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	e7bc      	b.n	8002616 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800269c:	6862      	ldr	r2, [r4, #4]
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 80026a0:	2a01      	cmp	r2, #1
 80026a2:	d11c      	bne.n	80026de <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026aa:	d0a8      	beq.n	80025fe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ac:	4e1a      	ldr	r6, [pc, #104]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 80026ae:	68b3      	ldr	r3, [r6, #8]
 80026b0:	f023 0303 	bic.w	r3, r3, #3
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80026b8:	f7ff f988 	bl	80019cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026bc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80026c0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c2:	68b3      	ldr	r3, [r6, #8]
 80026c4:	6862      	ldr	r2, [r4, #4]
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80026ce:	d0a4      	beq.n	800261a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d0:	f7ff f97c 	bl	80019cc <HAL_GetTick>
 80026d4:	1bc0      	subs	r0, r0, r7
 80026d6:	4540      	cmp	r0, r8
 80026d8:	d9f3      	bls.n	80026c2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80026da:	2003      	movs	r0, #3
 80026dc:	e790      	b.n	8002600 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026de:	1e91      	subs	r1, r2, #2
 80026e0:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e2:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026e4:	d802      	bhi.n	80026ec <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80026ea:	e7de      	b.n	80026aa <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ec:	f013 0f02 	tst.w	r3, #2
 80026f0:	e7db      	b.n	80026aa <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	b2ea      	uxtb	r2, r5
 80026f4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	42ab      	cmp	r3, r5
 80026fe:	f47f af7e 	bne.w	80025fe <HAL_RCC_ClockConfig+0xa>
 8002702:	e790      	b.n	8002626 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002704:	4904      	ldr	r1, [pc, #16]	; (8002718 <HAL_RCC_ClockConfig+0x124>)
 8002706:	68e0      	ldr	r0, [r4, #12]
 8002708:	688b      	ldr	r3, [r1, #8]
 800270a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800270e:	4303      	orrs	r3, r0
 8002710:	608b      	str	r3, [r1, #8]
 8002712:	e78b      	b.n	800262c <HAL_RCC_ClockConfig+0x38>
 8002714:	40023c00 	.word	0x40023c00
 8002718:	40023800 	.word	0x40023800
 800271c:	08008630 	.word	0x08008630
 8002720:	20000000 	.word	0x20000000
 8002724:	20000008 	.word	0x20000008

08002728 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002728:	4b04      	ldr	r3, [pc, #16]	; (800273c <HAL_RCC_GetPCLK1Freq+0x14>)
 800272a:	4a05      	ldr	r2, [pc, #20]	; (8002740 <HAL_RCC_GetPCLK1Freq+0x18>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002732:	5cd3      	ldrb	r3, [r2, r3]
 8002734:	4a03      	ldr	r2, [pc, #12]	; (8002744 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002736:	6810      	ldr	r0, [r2, #0]
}
 8002738:	40d8      	lsrs	r0, r3
 800273a:	4770      	bx	lr
 800273c:	40023800 	.word	0x40023800
 8002740:	08008640 	.word	0x08008640
 8002744:	20000000 	.word	0x20000000

08002748 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002748:	4b04      	ldr	r3, [pc, #16]	; (800275c <HAL_RCC_GetPCLK2Freq+0x14>)
 800274a:	4a05      	ldr	r2, [pc, #20]	; (8002760 <HAL_RCC_GetPCLK2Freq+0x18>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002752:	5cd3      	ldrb	r3, [r2, r3]
 8002754:	4a03      	ldr	r2, [pc, #12]	; (8002764 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002756:	6810      	ldr	r0, [r2, #0]
}
 8002758:	40d8      	lsrs	r0, r3
 800275a:	4770      	bx	lr
 800275c:	40023800 	.word	0x40023800
 8002760:	08008640 	.word	0x08008640
 8002764:	20000000 	.word	0x20000000

08002768 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002768:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800276c:	461c      	mov	r4, r3
 800276e:	4616      	mov	r6, r2
 8002770:	460f      	mov	r7, r1
 8002772:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002774:	f7ff f92a 	bl	80019cc <HAL_GetTick>
 8002778:	4434      	add	r4, r6
 800277a:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 800277c:	f7ff f926 	bl	80019cc <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002780:	4b23      	ldr	r3, [pc, #140]	; (8002810 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 8002788:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800278a:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800278c:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 800278e:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002790:	6893      	ldr	r3, [r2, #8]
 8002792:	ea37 0303 	bics.w	r3, r7, r3
 8002796:	d001      	beq.n	800279c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8002798:	2000      	movs	r0, #0
 800279a:	e02e      	b.n	80027fa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 800279c:	1c73      	adds	r3, r6, #1
 800279e:	d0f7      	beq.n	8002790 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027a0:	f7ff f914 	bl	80019cc <HAL_GetTick>
 80027a4:	eba0 0008 	sub.w	r0, r0, r8
 80027a8:	42a0      	cmp	r0, r4
 80027aa:	d329      	bcc.n	8002800 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027ac:	682b      	ldr	r3, [r5, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80027b4:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027b6:	686a      	ldr	r2, [r5, #4]
 80027b8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80027bc:	d10a      	bne.n	80027d4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 80027be:	68aa      	ldr	r2, [r5, #8]
 80027c0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80027c4:	d002      	beq.n	80027cc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027c6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80027ca:	d103      	bne.n	80027d4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027d2:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027d4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80027d6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80027da:	d107      	bne.n	80027ec <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027ea:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80027f2:	2300      	movs	r3, #0
 80027f4:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 80027f8:	2003      	movs	r0, #3
}
 80027fa:	b002      	add	sp, #8
 80027fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (count == 0U)
 8002800:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8002802:	2b00      	cmp	r3, #0
      count--;
 8002804:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8002806:	bf08      	it	eq
 8002808:	2400      	moveq	r4, #0
      count--;
 800280a:	3b01      	subs	r3, #1
 800280c:	e7be      	b.n	800278c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 800280e:	bf00      	nop
 8002810:	20000000 	.word	0x20000000

08002814 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002814:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002816:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002818:	4a12      	ldr	r2, [pc, #72]	; (8002864 <SPI_EndRxTxTransaction+0x50>)
 800281a:	6815      	ldr	r5, [r2, #0]
 800281c:	4a12      	ldr	r2, [pc, #72]	; (8002868 <SPI_EndRxTxTransaction+0x54>)
 800281e:	fbb5 f5f2 	udiv	r5, r5, r2
 8002822:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002826:	4355      	muls	r5, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002828:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800282a:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800282c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002830:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002832:	d10b      	bne.n	800284c <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002834:	460a      	mov	r2, r1
 8002836:	2180      	movs	r1, #128	; 0x80
 8002838:	f7ff ff96 	bl	8002768 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800283c:	b178      	cbz	r0, 800285e <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800283e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002840:	f043 0320 	orr.w	r3, r3, #32
 8002844:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002846:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 8002848:	b003      	add	sp, #12
 800284a:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 800284c:	9b01      	ldr	r3, [sp, #4]
 800284e:	b133      	cbz	r3, 800285e <SPI_EndRxTxTransaction+0x4a>
      count--;
 8002850:	9b01      	ldr	r3, [sp, #4]
 8002852:	3b01      	subs	r3, #1
 8002854:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	061b      	lsls	r3, r3, #24
 800285c:	d4f6      	bmi.n	800284c <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 800285e:	2000      	movs	r0, #0
 8002860:	e7f2      	b.n	8002848 <SPI_EndRxTxTransaction+0x34>
 8002862:	bf00      	nop
 8002864:	20000000 	.word	0x20000000
 8002868:	016e3600 	.word	0x016e3600

0800286c <HAL_SPI_Init>:
{
 800286c:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800286e:	4604      	mov	r4, r0
 8002870:	2800      	cmp	r0, #0
 8002872:	d055      	beq.n	8002920 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002874:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002876:	2b00      	cmp	r3, #0
 8002878:	d14e      	bne.n	8002918 <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800287a:	6842      	ldr	r2, [r0, #4]
 800287c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002880:	d000      	beq.n	8002884 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002882:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002884:	2300      	movs	r3, #0
 8002886:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002888:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800288c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002890:	b923      	cbnz	r3, 800289c <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8002892:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002896:	4620      	mov	r0, r4
 8002898:	f7fe fdae 	bl	80013f8 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800289c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800289e:	68a0      	ldr	r0, [r4, #8]
 80028a0:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80028a2:	2302      	movs	r3, #2
 80028a4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80028a8:	680b      	ldr	r3, [r1, #0]
 80028aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ae:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b0:	6863      	ldr	r3, [r4, #4]
 80028b2:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80028b6:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80028ba:	4303      	orrs	r3, r0
 80028bc:	68e0      	ldr	r0, [r4, #12]
 80028be:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80028c2:	4303      	orrs	r3, r0
 80028c4:	6920      	ldr	r0, [r4, #16]
 80028c6:	f000 0002 	and.w	r0, r0, #2
 80028ca:	4303      	orrs	r3, r0
 80028cc:	6960      	ldr	r0, [r4, #20]
 80028ce:	f000 0001 	and.w	r0, r0, #1
 80028d2:	4303      	orrs	r3, r0
 80028d4:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80028d8:	4303      	orrs	r3, r0
 80028da:	69e0      	ldr	r0, [r4, #28]
 80028dc:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80028e0:	4303      	orrs	r3, r0
 80028e2:	6a20      	ldr	r0, [r4, #32]
 80028e4:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80028e8:	4303      	orrs	r3, r0
 80028ea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80028ec:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80028f0:	4303      	orrs	r3, r0
 80028f2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80028f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028f6:	0c12      	lsrs	r2, r2, #16
 80028f8:	f003 0310 	and.w	r3, r3, #16
 80028fc:	f002 0204 	and.w	r2, r2, #4
 8002900:	431a      	orrs	r2, r3
 8002902:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002904:	69cb      	ldr	r3, [r1, #28]
 8002906:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800290a:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800290c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800290e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002910:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002912:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002916:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002918:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800291a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800291e:	e7b1      	b.n	8002884 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002920:	2001      	movs	r0, #1
 8002922:	e7f8      	b.n	8002916 <HAL_SPI_Init+0xaa>

08002924 <HAL_SPI_Transmit>:
{
 8002924:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002928:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 800292a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800292e:	2b01      	cmp	r3, #1
{
 8002930:	4604      	mov	r4, r0
 8002932:	460d      	mov	r5, r1
 8002934:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002936:	f000 80a0 	beq.w	8002a7a <HAL_SPI_Transmit+0x156>
 800293a:	2301      	movs	r3, #1
 800293c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002940:	f7ff f844 	bl	80019cc <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002944:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002948:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800294a:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800294c:	b2d8      	uxtb	r0, r3
 800294e:	f040 8092 	bne.w	8002a76 <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8002952:	2d00      	cmp	r5, #0
 8002954:	d061      	beq.n	8002a1a <HAL_SPI_Transmit+0xf6>
 8002956:	f1b8 0f00 	cmp.w	r8, #0
 800295a:	d05e      	beq.n	8002a1a <HAL_SPI_Transmit+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800295c:	2303      	movs	r3, #3
 800295e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002962:	2300      	movs	r3, #0
 8002964:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8002966:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800296a:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800296e:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002970:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002972:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002974:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8002976:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002978:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800297a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 800297e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002982:	d107      	bne.n	8002994 <HAL_SPI_Transmit+0x70>
    __HAL_SPI_DISABLE(hspi);
 8002984:	6833      	ldr	r3, [r6, #0]
 8002986:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800298a:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 800298c:	6833      	ldr	r3, [r6, #0]
 800298e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002992:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002994:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002996:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002998:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800299a:	bf5e      	ittt	pl
 800299c:	6833      	ldrpl	r3, [r6, #0]
 800299e:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80029a2:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029a4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029a8:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029aa:	d13f      	bne.n	8002a2c <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029ac:	b113      	cbz	r3, 80029b4 <HAL_SPI_Transmit+0x90>
 80029ae:	f1b8 0f01 	cmp.w	r8, #1
 80029b2:	d107      	bne.n	80029c4 <HAL_SPI_Transmit+0xa0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029b4:	f835 3b02 	ldrh.w	r3, [r5], #2
 80029b8:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ba:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80029bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80029c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	b9a3      	cbnz	r3, 80029f4 <HAL_SPI_Transmit+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029ca:	464a      	mov	r2, r9
 80029cc:	4639      	mov	r1, r7
 80029ce:	4620      	mov	r0, r4
 80029d0:	f7ff ff20 	bl	8002814 <SPI_EndRxTxTransaction>
 80029d4:	2800      	cmp	r0, #0
 80029d6:	d14b      	bne.n	8002a70 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029d8:	68a3      	ldr	r3, [r4, #8]
 80029da:	b933      	cbnz	r3, 80029ea <HAL_SPI_Transmit+0xc6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029dc:	9301      	str	r3, [sp, #4]
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	9201      	str	r2, [sp, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80029ec:	3800      	subs	r0, #0
 80029ee:	bf18      	it	ne
 80029f0:	2001      	movne	r0, #1
error:
 80029f2:	e012      	b.n	8002a1a <HAL_SPI_Transmit+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029f4:	6822      	ldr	r2, [r4, #0]
 80029f6:	6893      	ldr	r3, [r2, #8]
 80029f8:	0798      	lsls	r0, r3, #30
 80029fa:	d505      	bpl.n	8002a08 <HAL_SPI_Transmit+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029fe:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002a02:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a04:	6323      	str	r3, [r4, #48]	; 0x30
 8002a06:	e7d9      	b.n	80029bc <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a08:	f7fe ffe0 	bl	80019cc <HAL_GetTick>
 8002a0c:	eba0 0009 	sub.w	r0, r0, r9
 8002a10:	42b8      	cmp	r0, r7
 8002a12:	d3d7      	bcc.n	80029c4 <HAL_SPI_Transmit+0xa0>
 8002a14:	1c79      	adds	r1, r7, #1
 8002a16:	d0d5      	beq.n	80029c4 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 8002a18:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002a20:	2300      	movs	r3, #0
 8002a22:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002a26:	b003      	add	sp, #12
 8002a28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a2c:	b113      	cbz	r3, 8002a34 <HAL_SPI_Transmit+0x110>
 8002a2e:	f1b8 0f01 	cmp.w	r8, #1
 8002a32:	d108      	bne.n	8002a46 <HAL_SPI_Transmit+0x122>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a34:	782b      	ldrb	r3, [r5, #0]
 8002a36:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a38:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002a3e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002a46:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0bd      	beq.n	80029ca <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a4e:	6823      	ldr	r3, [r4, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	0792      	lsls	r2, r2, #30
 8002a54:	d503      	bpl.n	8002a5e <HAL_SPI_Transmit+0x13a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a56:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002a58:	7812      	ldrb	r2, [r2, #0]
 8002a5a:	731a      	strb	r2, [r3, #12]
 8002a5c:	e7ec      	b.n	8002a38 <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a5e:	f7fe ffb5 	bl	80019cc <HAL_GetTick>
 8002a62:	eba0 0009 	sub.w	r0, r0, r9
 8002a66:	42b8      	cmp	r0, r7
 8002a68:	d3ed      	bcc.n	8002a46 <HAL_SPI_Transmit+0x122>
 8002a6a:	1c7b      	adds	r3, r7, #1
 8002a6c:	d0eb      	beq.n	8002a46 <HAL_SPI_Transmit+0x122>
 8002a6e:	e7d3      	b.n	8002a18 <HAL_SPI_Transmit+0xf4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a70:	2320      	movs	r3, #32
 8002a72:	6563      	str	r3, [r4, #84]	; 0x54
 8002a74:	e7b0      	b.n	80029d8 <HAL_SPI_Transmit+0xb4>
    errorcode = HAL_BUSY;
 8002a76:	2002      	movs	r0, #2
 8002a78:	e7cf      	b.n	8002a1a <HAL_SPI_Transmit+0xf6>
  __HAL_LOCK(hspi);
 8002a7a:	2002      	movs	r0, #2
 8002a7c:	e7d3      	b.n	8002a26 <HAL_SPI_Transmit+0x102>

08002a7e <HAL_SPI_ErrorCallback>:
 8002a7e:	4770      	bx	lr

08002a80 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8002a80:	6803      	ldr	r3, [r0, #0]
{
 8002a82:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002a84:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002a86:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a88:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8002a8c:	2d01      	cmp	r5, #1
{
 8002a8e:	b085      	sub	sp, #20
 8002a90:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a92:	d106      	bne.n	8002aa2 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a94:	064d      	lsls	r5, r1, #25
 8002a96:	d504      	bpl.n	8002aa2 <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 8002a98:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8002a9a:	b005      	add	sp, #20
 8002a9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 8002aa0:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002aa2:	0795      	lsls	r5, r2, #30
 8002aa4:	d504      	bpl.n	8002ab0 <HAL_SPI_IRQHandler+0x30>
 8002aa6:	0608      	lsls	r0, r1, #24
 8002aa8:	d502      	bpl.n	8002ab0 <HAL_SPI_IRQHandler+0x30>
    hspi->TxISR(hspi);
 8002aaa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002aac:	4620      	mov	r0, r4
 8002aae:	e7f4      	b.n	8002a9a <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002ab0:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8002ab4:	d059      	beq.n	8002b6a <HAL_SPI_IRQHandler+0xea>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002ab6:	068d      	lsls	r5, r1, #26
 8002ab8:	d557      	bpl.n	8002b6a <HAL_SPI_IRQHandler+0xea>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002aba:	0650      	lsls	r0, r2, #25
 8002abc:	d50f      	bpl.n	8002ade <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002abe:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002ac2:	2803      	cmp	r0, #3
 8002ac4:	f04f 0500 	mov.w	r5, #0
 8002ac8:	d049      	beq.n	8002b5e <HAL_SPI_IRQHandler+0xde>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002aca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002acc:	f040 0004 	orr.w	r0, r0, #4
 8002ad0:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ad2:	9500      	str	r5, [sp, #0]
 8002ad4:	68d8      	ldr	r0, [r3, #12]
 8002ad6:	9000      	str	r0, [sp, #0]
 8002ad8:	6898      	ldr	r0, [r3, #8]
 8002ada:	9000      	str	r0, [sp, #0]
 8002adc:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002ade:	0695      	lsls	r5, r2, #26
 8002ae0:	d50c      	bpl.n	8002afc <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002ae2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ae4:	f040 0001 	orr.w	r0, r0, #1
 8002ae8:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002aea:	2000      	movs	r0, #0
 8002aec:	9002      	str	r0, [sp, #8]
 8002aee:	6898      	ldr	r0, [r3, #8]
 8002af0:	9002      	str	r0, [sp, #8]
 8002af2:	6818      	ldr	r0, [r3, #0]
 8002af4:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002af8:	6018      	str	r0, [r3, #0]
 8002afa:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002afc:	05d0      	lsls	r0, r2, #23
 8002afe:	d508      	bpl.n	8002b12 <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002b00:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002b02:	f042 0208 	orr.w	r2, r2, #8
 8002b06:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002b08:	2200      	movs	r2, #0
 8002b0a:	9203      	str	r2, [sp, #12]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	9203      	str	r2, [sp, #12]
 8002b10:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b12:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002b14:	b34a      	cbz	r2, 8002b6a <HAL_SPI_IRQHandler+0xea>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002b1c:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002b24:	078a      	lsls	r2, r1, #30
 8002b26:	d022      	beq.n	8002b6e <HAL_SPI_IRQHandler+0xee>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002b28:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002b2a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002b2c:	f022 0203 	bic.w	r2, r2, #3
 8002b30:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002b32:	b140      	cbz	r0, 8002b46 <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002b34:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <HAL_SPI_IRQHandler+0xf8>)
 8002b36:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002b38:	f7ff f9db 	bl	8001ef2 <HAL_DMA_Abort_IT>
 8002b3c:	b118      	cbz	r0, 8002b46 <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002b3e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b44:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002b46:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002b48:	b178      	cbz	r0, 8002b6a <HAL_SPI_IRQHandler+0xea>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <HAL_SPI_IRQHandler+0xf8>)
 8002b4c:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002b4e:	f7ff f9d0 	bl	8001ef2 <HAL_DMA_Abort_IT>
 8002b52:	b150      	cbz	r0, 8002b6a <HAL_SPI_IRQHandler+0xea>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002b54:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b5a:	6563      	str	r3, [r4, #84]	; 0x54
 8002b5c:	e005      	b.n	8002b6a <HAL_SPI_IRQHandler+0xea>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b5e:	9501      	str	r5, [sp, #4]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	9201      	str	r2, [sp, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	9301      	str	r3, [sp, #4]
 8002b68:	9b01      	ldr	r3, [sp, #4]
}
 8002b6a:	b005      	add	sp, #20
 8002b6c:	bd30      	pop	{r4, r5, pc}
        HAL_SPI_ErrorCallback(hspi);
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f7ff ff85 	bl	8002a7e <HAL_SPI_ErrorCallback>
 8002b74:	e7f9      	b.n	8002b6a <HAL_SPI_IRQHandler+0xea>
 8002b76:	bf00      	nop
 8002b78:	08002b7d 	.word	0x08002b7d

08002b7c <SPI_DMAAbortOnError>:
{
 8002b7c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b7e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002b84:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002b86:	f7ff ff7a 	bl	8002a7e <HAL_SPI_ErrorCallback>
}
 8002b8a:	bd08      	pop	{r3, pc}

08002b8c <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b8c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d124      	bne.n	8002bde <HAL_TIM_Base_Start+0x52>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b94:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b96:	4a13      	ldr	r2, [pc, #76]	; (8002be4 <HAL_TIM_Base_Start+0x58>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002b98:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b9c:	6803      	ldr	r3, [r0, #0]
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d012      	beq.n	8002bc8 <HAL_TIM_Base_Start+0x3c>
 8002ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba6:	d00f      	beq.n	8002bc8 <HAL_TIM_Base_Start+0x3c>
 8002ba8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d00b      	beq.n	8002bc8 <HAL_TIM_Base_Start+0x3c>
 8002bb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d007      	beq.n	8002bc8 <HAL_TIM_Base_Start+0x3c>
 8002bb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d003      	beq.n	8002bc8 <HAL_TIM_Base_Start+0x3c>
 8002bc0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d104      	bne.n	8002bd2 <HAL_TIM_Base_Start+0x46>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bce:	2a06      	cmp	r2, #6
 8002bd0:	d003      	beq.n	8002bda <HAL_TIM_Base_Start+0x4e>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	f042 0201 	orr.w	r2, r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bda:	2000      	movs	r0, #0
}
 8002bdc:	4770      	bx	lr
    return HAL_ERROR;
 8002bde:	2001      	movs	r0, #1
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40010000 	.word	0x40010000

08002be8 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002be8:	6803      	ldr	r3, [r0, #0]
 8002bea:	6a19      	ldr	r1, [r3, #32]
 8002bec:	f241 1211 	movw	r2, #4369	; 0x1111
 8002bf0:	4211      	tst	r1, r2
 8002bf2:	d108      	bne.n	8002c06 <HAL_TIM_Base_Stop+0x1e>
 8002bf4:	6a19      	ldr	r1, [r3, #32]
 8002bf6:	f240 4244 	movw	r2, #1092	; 0x444
 8002bfa:	4211      	tst	r1, r2
 8002bfc:	bf02      	ittt	eq
 8002bfe:	681a      	ldreq	r2, [r3, #0]
 8002c00:	f022 0201 	biceq.w	r2, r2, #1
 8002c04:	601a      	streq	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c06:	2301      	movs	r3, #1
 8002c08:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002c0c:	2000      	movs	r0, #0
 8002c0e:	4770      	bx	lr

08002c10 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c10:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d128      	bne.n	8002c6a <HAL_TIM_Base_Start_IT+0x5a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c1e:	6803      	ldr	r3, [r0, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	f042 0201 	orr.w	r2, r2, #1
 8002c26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c28:	4a11      	ldr	r2, [pc, #68]	; (8002c70 <HAL_TIM_Base_Start_IT+0x60>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d012      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x44>
 8002c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c32:	d00f      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x44>
 8002c34:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00b      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x44>
 8002c3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d007      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x44>
 8002c44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d003      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x44>
 8002c4c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_Base_Start_IT+0x4e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c5a:	2a06      	cmp	r2, #6
 8002c5c:	d003      	beq.n	8002c66 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	f042 0201 	orr.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2000      	movs	r0, #0
}
 8002c68:	4770      	bx	lr
    return HAL_ERROR;
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40010000 	.word	0x40010000

08002c74 <HAL_TIM_OC_DelayElapsedCallback>:
 8002c74:	4770      	bx	lr

08002c76 <HAL_TIM_IC_CaptureCallback>:
 8002c76:	4770      	bx	lr

08002c78 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002c78:	4770      	bx	lr

08002c7a <HAL_TIM_TriggerCallback>:
 8002c7a:	4770      	bx	lr

08002c7c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c7c:	6803      	ldr	r3, [r0, #0]
 8002c7e:	691a      	ldr	r2, [r3, #16]
 8002c80:	0791      	lsls	r1, r2, #30
{
 8002c82:	b510      	push	{r4, lr}
 8002c84:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c86:	d50e      	bpl.n	8002ca6 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	0792      	lsls	r2, r2, #30
 8002c8c:	d50b      	bpl.n	8002ca6 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c8e:	f06f 0202 	mvn.w	r2, #2
 8002c92:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c94:	2201      	movs	r2, #1
 8002c96:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	079b      	lsls	r3, r3, #30
 8002c9c:	d077      	beq.n	8002d8e <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c9e:	f7ff ffea 	bl	8002c76 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	691a      	ldr	r2, [r3, #16]
 8002caa:	0750      	lsls	r0, r2, #29
 8002cac:	d510      	bpl.n	8002cd0 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	0751      	lsls	r1, r2, #29
 8002cb2:	d50d      	bpl.n	8002cd0 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cb4:	f06f 0204 	mvn.w	r2, #4
 8002cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cba:	2202      	movs	r2, #2
 8002cbc:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cc6:	d068      	beq.n	8002d9a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc8:	f7ff ffd5 	bl	8002c76 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	0712      	lsls	r2, r2, #28
 8002cd6:	d50f      	bpl.n	8002cf8 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	0710      	lsls	r0, r2, #28
 8002cdc:	d50c      	bpl.n	8002cf8 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cde:	f06f 0208 	mvn.w	r2, #8
 8002ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cec:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cee:	d05a      	beq.n	8002da6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cf0:	f7ff ffc1 	bl	8002c76 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	06d2      	lsls	r2, r2, #27
 8002cfe:	d510      	bpl.n	8002d22 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	06d0      	lsls	r0, r2, #27
 8002d04:	d50d      	bpl.n	8002d22 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d06:	f06f 0210 	mvn.w	r2, #16
 8002d0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0c:	2208      	movs	r2, #8
 8002d0e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d16:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d18:	d04b      	beq.n	8002db2 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002d1a:	f7ff ffac 	bl	8002c76 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d22:	6823      	ldr	r3, [r4, #0]
 8002d24:	691a      	ldr	r2, [r3, #16]
 8002d26:	07d1      	lsls	r1, r2, #31
 8002d28:	d508      	bpl.n	8002d3c <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	07d2      	lsls	r2, r2, #31
 8002d2e:	d505      	bpl.n	8002d3c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d30:	f06f 0201 	mvn.w	r2, #1
 8002d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d36:	4620      	mov	r0, r4
 8002d38:	f7fe fad8 	bl	80012ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	691a      	ldr	r2, [r3, #16]
 8002d40:	0610      	lsls	r0, r2, #24
 8002d42:	d508      	bpl.n	8002d56 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	0611      	lsls	r1, r2, #24
 8002d48:	d505      	bpl.n	8002d56 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d50:	4620      	mov	r0, r4
 8002d52:	f000 f98a 	bl	800306a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d56:	6823      	ldr	r3, [r4, #0]
 8002d58:	691a      	ldr	r2, [r3, #16]
 8002d5a:	0652      	lsls	r2, r2, #25
 8002d5c:	d508      	bpl.n	8002d70 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	0650      	lsls	r0, r2, #25
 8002d62:	d505      	bpl.n	8002d70 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	f7ff ff85 	bl	8002c7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	691a      	ldr	r2, [r3, #16]
 8002d74:	0691      	lsls	r1, r2, #26
 8002d76:	d522      	bpl.n	8002dbe <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	0692      	lsls	r2, r2, #26
 8002d7c:	d51f      	bpl.n	8002dbe <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d7e:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d82:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d84:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002d8a:	f000 b96d 	b.w	8003068 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8e:	f7ff ff71 	bl	8002c74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d92:	4620      	mov	r0, r4
 8002d94:	f7ff ff70 	bl	8002c78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d98:	e783      	b.n	8002ca2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d9a:	f7ff ff6b 	bl	8002c74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d9e:	4620      	mov	r0, r4
 8002da0:	f7ff ff6a 	bl	8002c78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002da4:	e792      	b.n	8002ccc <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da6:	f7ff ff65 	bl	8002c74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002daa:	4620      	mov	r0, r4
 8002dac:	f7ff ff64 	bl	8002c78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002db0:	e7a0      	b.n	8002cf4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002db2:	f7ff ff5f 	bl	8002c74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db6:	4620      	mov	r0, r4
 8002db8:	f7ff ff5e 	bl	8002c78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002dbc:	e7af      	b.n	8002d1e <HAL_TIM_IRQHandler+0xa2>
}
 8002dbe:	bd10      	pop	{r4, pc}

08002dc0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dc0:	4a24      	ldr	r2, [pc, #144]	; (8002e54 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8002dc2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dc4:	4290      	cmp	r0, r2
 8002dc6:	d00e      	beq.n	8002de6 <TIM_Base_SetConfig+0x26>
 8002dc8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002dcc:	d00b      	beq.n	8002de6 <TIM_Base_SetConfig+0x26>
 8002dce:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002dd2:	4290      	cmp	r0, r2
 8002dd4:	d007      	beq.n	8002de6 <TIM_Base_SetConfig+0x26>
 8002dd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dda:	4290      	cmp	r0, r2
 8002ddc:	d003      	beq.n	8002de6 <TIM_Base_SetConfig+0x26>
 8002dde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002de2:	4290      	cmp	r0, r2
 8002de4:	d115      	bne.n	8002e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002de6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002dec:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dee:	4a19      	ldr	r2, [pc, #100]	; (8002e54 <TIM_Base_SetConfig+0x94>)
 8002df0:	4290      	cmp	r0, r2
 8002df2:	d019      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002df4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002df8:	d016      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002dfa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002dfe:	4290      	cmp	r0, r2
 8002e00:	d012      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002e02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e06:	4290      	cmp	r0, r2
 8002e08:	d00e      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002e0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e0e:	4290      	cmp	r0, r2
 8002e10:	d00a      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002e12:	4a11      	ldr	r2, [pc, #68]	; (8002e58 <TIM_Base_SetConfig+0x98>)
 8002e14:	4290      	cmp	r0, r2
 8002e16:	d007      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002e18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e1c:	4290      	cmp	r0, r2
 8002e1e:	d003      	beq.n	8002e28 <TIM_Base_SetConfig+0x68>
 8002e20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e24:	4290      	cmp	r0, r2
 8002e26:	d103      	bne.n	8002e30 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e28:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e2e:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e30:	694a      	ldr	r2, [r1, #20]
 8002e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e36:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002e38:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e3a:	688b      	ldr	r3, [r1, #8]
 8002e3c:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e3e:	680b      	ldr	r3, [r1, #0]
 8002e40:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e42:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <TIM_Base_SetConfig+0x94>)
 8002e44:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e46:	bf04      	itt	eq
 8002e48:	690b      	ldreq	r3, [r1, #16]
 8002e4a:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	6143      	str	r3, [r0, #20]
}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40014000 	.word	0x40014000

08002e5c <HAL_TIM_Base_Init>:
{
 8002e5c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002e5e:	4604      	mov	r4, r0
 8002e60:	b330      	cbz	r0, 8002eb0 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e6a:	b91b      	cbnz	r3, 8002e74 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e6c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e70:	f7fe fc80 	bl	8001774 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e76:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e7c:	1d21      	adds	r1, r4, #4
 8002e7e:	f7ff ff9f 	bl	8002dc0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e82:	2301      	movs	r3, #1
 8002e84:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8002e88:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e8a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002e8e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002e92:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002e96:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e9a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ea2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002ea6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002eaa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002eae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	e7fc      	b.n	8002eae <HAL_TIM_Base_Init+0x52>

08002eb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002eb4:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002eb6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eb8:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eba:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ebe:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002ec2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ec4:	6083      	str	r3, [r0, #8]
}
 8002ec6:	bd10      	pop	{r4, pc}

08002ec8 <HAL_TIM_ConfigClockSource>:
{
 8002ec8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002eca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002ece:	2b01      	cmp	r3, #1
{
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002ed6:	f000 808e 	beq.w	8002ff6 <HAL_TIM_ConfigClockSource+0x12e>
 8002eda:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002edc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002ee0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002ee4:	6800      	ldr	r0, [r0, #0]
 8002ee6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ee8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002ef0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002ef2:	680b      	ldr	r3, [r1, #0]
 8002ef4:	2b60      	cmp	r3, #96	; 0x60
 8002ef6:	d04f      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0xd0>
 8002ef8:	d832      	bhi.n	8002f60 <HAL_TIM_ConfigClockSource+0x98>
 8002efa:	2b40      	cmp	r3, #64	; 0x40
 8002efc:	d064      	beq.n	8002fc8 <HAL_TIM_ConfigClockSource+0x100>
 8002efe:	d816      	bhi.n	8002f2e <HAL_TIM_ConfigClockSource+0x66>
 8002f00:	2b20      	cmp	r3, #32
 8002f02:	d00d      	beq.n	8002f20 <HAL_TIM_ConfigClockSource+0x58>
 8002f04:	d80a      	bhi.n	8002f1c <HAL_TIM_ConfigClockSource+0x54>
 8002f06:	f033 0110 	bics.w	r1, r3, #16
 8002f0a:	d009      	beq.n	8002f20 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002f12:	2300      	movs	r3, #0
 8002f14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002f18:	4610      	mov	r0, r2
 8002f1a:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8002f1c:	2b30      	cmp	r3, #48	; 0x30
 8002f1e:	d1f5      	bne.n	8002f0c <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8002f20:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f043 0307 	orr.w	r3, r3, #7
 8002f2c:	e028      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002f2e:	2b50      	cmp	r3, #80	; 0x50
 8002f30:	d1ec      	bne.n	8002f0c <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f32:	684a      	ldr	r2, [r1, #4]
 8002f34:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002f36:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f38:	6a03      	ldr	r3, [r0, #32]
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f40:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f42:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f4a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002f4e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002f50:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f52:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f54:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f5a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002f5e:	e00f      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f64:	d00d      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0xba>
 8002f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f6a:	d00c      	beq.n	8002f86 <HAL_TIM_ConfigClockSource+0xbe>
 8002f6c:	2b70      	cmp	r3, #112	; 0x70
 8002f6e:	d1cd      	bne.n	8002f0c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f70:	68cb      	ldr	r3, [r1, #12]
 8002f72:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f76:	f7ff ff9d 	bl	8002eb4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f7a:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 8002f80:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f82:	2200      	movs	r2, #0
 8002f84:	e7c2      	b.n	8002f0c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f86:	68cb      	ldr	r3, [r1, #12]
 8002f88:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f8c:	f7ff ff92 	bl	8002eb4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f90:	6883      	ldr	r3, [r0, #8]
 8002f92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f96:	e7f3      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0xb8>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f98:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f9a:	684d      	ldr	r5, [r1, #4]
 8002f9c:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f9e:	f023 0310 	bic.w	r3, r3, #16
 8002fa2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fa4:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002fa6:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fa8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fb0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fb4:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002fb8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fba:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002fbc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fc2:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002fc6:	e7db      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0xb8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc8:	684a      	ldr	r2, [r1, #4]
 8002fca:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002fcc:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fce:	6a03      	ldr	r3, [r0, #32]
 8002fd0:	f023 0301 	bic.w	r3, r3, #1
 8002fd4:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fd6:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fd8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fdc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fe0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002fe4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002fe6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fe8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002fea:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ff0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002ff4:	e7c4      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	e78e      	b.n	8002f18 <HAL_TIM_ConfigClockSource+0x50>
	...

08002ffc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ffc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ffe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003002:	2b01      	cmp	r3, #1
 8003004:	f04f 0302 	mov.w	r3, #2
 8003008:	d02a      	beq.n	8003060 <HAL_TIMEx_MasterConfigSynchronization+0x64>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800300a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800300e:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003010:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8003012:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003014:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003016:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800301a:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800301c:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301e:	4c11      	ldr	r4, [pc, #68]	; (8003064 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8003020:	42a3      	cmp	r3, r4
 8003022:	d012      	beq.n	800304a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003028:	d00f      	beq.n	800304a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800302a:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 800302e:	42a3      	cmp	r3, r4
 8003030:	d00b      	beq.n	800304a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003032:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003036:	42a3      	cmp	r3, r4
 8003038:	d007      	beq.n	800304a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800303a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800303e:	42a3      	cmp	r3, r4
 8003040:	d003      	beq.n	800304a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003042:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8003046:	42a3      	cmp	r3, r4
 8003048:	d104      	bne.n	8003054 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800304a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800304c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003050:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003052:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003054:	2301      	movs	r3, #1
 8003056:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800305a:	2300      	movs	r3, #0
 800305c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003060:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003062:	bd30      	pop	{r4, r5, pc}
 8003064:	40010000 	.word	0x40010000

08003068 <HAL_TIMEx_CommutCallback>:
 8003068:	4770      	bx	lr

0800306a <HAL_TIMEx_BreakCallback>:
 800306a:	4770      	bx	lr

0800306c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800306c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	f102 030c 	add.w	r3, r2, #12
 8003072:	e853 3f00 	ldrex	r3, [r3]
 8003076:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800307a:	320c      	adds	r2, #12
 800307c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003080:	6802      	ldr	r2, [r0, #0]
 8003082:	2900      	cmp	r1, #0
 8003084:	d1f2      	bne.n	800306c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003086:	f102 0314 	add.w	r3, r2, #20
 800308a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800308e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003092:	f102 0c14 	add.w	ip, r2, #20
 8003096:	e84c 3100 	strex	r1, r3, [ip]
 800309a:	2900      	cmp	r1, #0
 800309c:	d1f3      	bne.n	8003086 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800309e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10b      	bne.n	80030bc <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a4:	f102 030c 	add.w	r3, r2, #12
 80030a8:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b0:	f102 0c0c 	add.w	ip, r2, #12
 80030b4:	e84c 3100 	strex	r1, r3, [ip]
 80030b8:	2900      	cmp	r1, #0
 80030ba:	d1f3      	bne.n	80030a4 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030bc:	2320      	movs	r3, #32
 80030be:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030c2:	2300      	movs	r3, #0
 80030c4:	6303      	str	r3, [r0, #48]	; 0x30
}
 80030c6:	4770      	bx	lr

080030c8 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c8:	6802      	ldr	r2, [r0, #0]
 80030ca:	68c1      	ldr	r1, [r0, #12]
 80030cc:	6913      	ldr	r3, [r2, #16]
 80030ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030d2:	430b      	orrs	r3, r1
{
 80030d4:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030d6:	6113      	str	r3, [r2, #16]
{
 80030d8:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030da:	6883      	ldr	r3, [r0, #8]
 80030dc:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80030de:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030e0:	4303      	orrs	r3, r0
 80030e2:	6968      	ldr	r0, [r5, #20]
 80030e4:	4303      	orrs	r3, r0
 80030e6:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 80030e8:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80030ec:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030f0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80030f2:	430b      	orrs	r3, r1
 80030f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030f6:	6953      	ldr	r3, [r2, #20]
 80030f8:	69a9      	ldr	r1, [r5, #24]
 80030fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030fe:	430b      	orrs	r3, r1
 8003100:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003102:	4b1f      	ldr	r3, [pc, #124]	; (8003180 <UART_SetConfig+0xb8>)
 8003104:	429a      	cmp	r2, r3
 8003106:	d003      	beq.n	8003110 <UART_SetConfig+0x48>
 8003108:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800310c:	429a      	cmp	r2, r3
 800310e:	d123      	bne.n	8003158 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fb1a 	bl	8002748 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003114:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003116:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800311c:	e9d5 4600 	ldrd	r4, r6, [r5]
 8003120:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003124:	d11b      	bne.n	800315e <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003126:	19b2      	adds	r2, r6, r6
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	415b      	adcs	r3, r3
 800312e:	f7fd fdb3 	bl	8000c98 <__aeabi_uldivmod>
 8003132:	2264      	movs	r2, #100	; 0x64
 8003134:	fbb0 f1f2 	udiv	r1, r0, r2
 8003138:	fb02 0311 	mls	r3, r2, r1, r0
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	3332      	adds	r3, #50	; 0x32
 8003140:	fbb3 f3f2 	udiv	r3, r3, r2
 8003144:	f003 0207 	and.w	r2, r3, #7
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800314e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003152:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003154:	60a3      	str	r3, [r4, #8]
  }
}
 8003156:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8003158:	f7ff fae6 	bl	8002728 <HAL_RCC_GetPCLK1Freq>
 800315c:	e7da      	b.n	8003114 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800315e:	00b2      	lsls	r2, r6, #2
 8003160:	0fb3      	lsrs	r3, r6, #30
 8003162:	f7fd fd99 	bl	8000c98 <__aeabi_uldivmod>
 8003166:	2264      	movs	r2, #100	; 0x64
 8003168:	fbb0 f1f2 	udiv	r1, r0, r2
 800316c:	fb02 0311 	mls	r3, r2, r1, r0
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	3332      	adds	r3, #50	; 0x32
 8003174:	fbb3 f3f2 	udiv	r3, r3, r2
 8003178:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800317c:	e7ea      	b.n	8003154 <UART_SetConfig+0x8c>
 800317e:	bf00      	nop
 8003180:	40011000 	.word	0x40011000

08003184 <HAL_UART_Init>:
{
 8003184:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003186:	4604      	mov	r4, r0
 8003188:	b340      	cbz	r0, 80031dc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800318a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800318e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003192:	b91b      	cbnz	r3, 800319c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003194:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003198:	f7fe fb3c 	bl	8001814 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800319c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800319e:	2324      	movs	r3, #36	; 0x24
 80031a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 80031a4:	68d3      	ldr	r3, [r2, #12]
 80031a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031aa:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80031ac:	4620      	mov	r0, r4
 80031ae:	f7ff ff8b 	bl	80030c8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	691a      	ldr	r2, [r3, #16]
 80031b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031c2:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031ca:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031cc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80031ce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d0:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031d6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80031da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80031dc:	2001      	movs	r0, #1
 80031de:	e7fc      	b.n	80031da <HAL_UART_Init+0x56>

080031e0 <HAL_UART_RxCpltCallback>:
 80031e0:	4770      	bx	lr

080031e2 <HAL_UART_ErrorCallback>:
 80031e2:	4770      	bx	lr

080031e4 <UART_DMAAbortOnError>:
{
 80031e4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031e6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031ec:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80031ee:	f7ff fff8 	bl	80031e2 <HAL_UART_ErrorCallback>
}
 80031f2:	bd08      	pop	{r3, pc}

080031f4 <HAL_UARTEx_RxEventCallback>:
}
 80031f4:	4770      	bx	lr

080031f6 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031f6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80031fa:	2b22      	cmp	r3, #34	; 0x22
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80031fc:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031fe:	d141      	bne.n	8003284 <UART_Receive_IT.isra.0+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003200:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003202:	6a83      	ldr	r3, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003204:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003206:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800320a:	d13e      	bne.n	800328a <UART_Receive_IT.isra.0+0x94>
 800320c:	6901      	ldr	r1, [r0, #16]
 800320e:	2900      	cmp	r1, #0
 8003210:	d13e      	bne.n	8003290 <UART_Receive_IT.isra.0+0x9a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003212:	6852      	ldr	r2, [r2, #4]
 8003214:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003218:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 800321c:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800321e:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003220:	3b01      	subs	r3, #1
 8003222:	b29b      	uxth	r3, r3
 8003224:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003226:	2b00      	cmp	r3, #0
 8003228:	d12c      	bne.n	8003284 <UART_Receive_IT.isra.0+0x8e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800322a:	6802      	ldr	r2, [r0, #0]
 800322c:	68d1      	ldr	r1, [r2, #12]
 800322e:	f021 0120 	bic.w	r1, r1, #32
 8003232:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003234:	68d1      	ldr	r1, [r2, #12]
 8003236:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800323a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800323c:	6951      	ldr	r1, [r2, #20]
 800323e:	f021 0101 	bic.w	r1, r1, #1
 8003242:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003244:	2220      	movs	r2, #32
 8003246:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800324a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800324c:	2a01      	cmp	r2, #1
 800324e:	6802      	ldr	r2, [r0, #0]
 8003250:	d128      	bne.n	80032a4 <UART_Receive_IT.isra.0+0xae>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003252:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	f102 030c 	add.w	r3, r2, #12
 8003258:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003260:	f102 0c0c 	add.w	ip, r2, #12
 8003264:	e84c 3100 	strex	r1, r3, [ip]
 8003268:	2900      	cmp	r1, #0
 800326a:	d1f3      	bne.n	8003254 <UART_Receive_IT.isra.0+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800326c:	6813      	ldr	r3, [r2, #0]
 800326e:	06db      	lsls	r3, r3, #27
 8003270:	d505      	bpl.n	800327e <UART_Receive_IT.isra.0+0x88>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003272:	9101      	str	r1, [sp, #4]
 8003274:	6813      	ldr	r3, [r2, #0]
 8003276:	9301      	str	r3, [sp, #4]
 8003278:	6853      	ldr	r3, [r2, #4]
 800327a:	9301      	str	r3, [sp, #4]
 800327c:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800327e:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003280:	f7ff ffb8 	bl	80031f4 <HAL_UARTEx_RxEventCallback>
}
 8003284:	b003      	add	sp, #12
 8003286:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800328a:	b939      	cbnz	r1, 800329c <UART_Receive_IT.isra.0+0xa6>
 800328c:	6901      	ldr	r1, [r0, #16]
 800328e:	b929      	cbnz	r1, 800329c <UART_Receive_IT.isra.0+0xa6>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003290:	6852      	ldr	r2, [r2, #4]
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8003296:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003298:	3301      	adds	r3, #1
 800329a:	e7bf      	b.n	800321c <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800329c:	6852      	ldr	r2, [r2, #4]
 800329e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032a2:	e7f7      	b.n	8003294 <UART_Receive_IT.isra.0+0x9e>
        HAL_UART_RxCpltCallback(huart);
 80032a4:	f7ff ff9c 	bl	80031e0 <HAL_UART_RxCpltCallback>
 80032a8:	e7ec      	b.n	8003284 <UART_Receive_IT.isra.0+0x8e>
	...

080032ac <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032ac:	6803      	ldr	r3, [r0, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
{
 80032b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (errorflags == RESET)
 80032b2:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032b4:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032b6:	695d      	ldr	r5, [r3, #20]
{
 80032b8:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80032ba:	d108      	bne.n	80032ce <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032bc:	0696      	lsls	r6, r2, #26
 80032be:	d568      	bpl.n	8003392 <HAL_UART_IRQHandler+0xe6>
 80032c0:	068d      	lsls	r5, r1, #26
 80032c2:	d566      	bpl.n	8003392 <HAL_UART_IRQHandler+0xe6>
}
 80032c4:	b002      	add	sp, #8
 80032c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80032ca:	f7ff bf94 	b.w	80031f6 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80032ce:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032d2:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80032d6:	4305      	orrs	r5, r0
 80032d8:	d05b      	beq.n	8003392 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032da:	07d6      	lsls	r6, r2, #31
 80032dc:	d505      	bpl.n	80032ea <HAL_UART_IRQHandler+0x3e>
 80032de:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032e0:	bf42      	ittt	mi
 80032e2:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 80032e4:	f043 0301 	orrmi.w	r3, r3, #1
 80032e8:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032ea:	0753      	lsls	r3, r2, #29
 80032ec:	d504      	bpl.n	80032f8 <HAL_UART_IRQHandler+0x4c>
 80032ee:	b118      	cbz	r0, 80032f8 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80032f2:	f043 0302 	orr.w	r3, r3, #2
 80032f6:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032f8:	0796      	lsls	r6, r2, #30
 80032fa:	d504      	bpl.n	8003306 <HAL_UART_IRQHandler+0x5a>
 80032fc:	b118      	cbz	r0, 8003306 <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003306:	0715      	lsls	r5, r2, #28
 8003308:	d507      	bpl.n	800331a <HAL_UART_IRQHandler+0x6e>
 800330a:	f001 0320 	and.w	r3, r1, #32
 800330e:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003310:	bf1e      	ittt	ne
 8003312:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8003314:	f043 0308 	orrne.w	r3, r3, #8
 8003318:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800331a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800331c:	2b00      	cmp	r3, #0
 800331e:	d032      	beq.n	8003386 <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003320:	0692      	lsls	r2, r2, #26
 8003322:	d504      	bpl.n	800332e <HAL_UART_IRQHandler+0x82>
 8003324:	068b      	lsls	r3, r1, #26
 8003326:	d502      	bpl.n	800332e <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 8003328:	4620      	mov	r0, r4
 800332a:	f7ff ff64 	bl	80031f6 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800332e:	6826      	ldr	r6, [r4, #0]
 8003330:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003332:	6c22      	ldr	r2, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003334:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003338:	f002 0208 	and.w	r2, r2, #8
 800333c:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8003340:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003342:	d022      	beq.n	800338a <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8003344:	f7ff fe92 	bl	800306c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003348:	6973      	ldr	r3, [r6, #20]
 800334a:	065e      	lsls	r6, r3, #25
 800334c:	d518      	bpl.n	8003380 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800334e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003350:	f102 0314 	add.w	r3, r2, #20
 8003354:	e853 3f00 	ldrex	r3, [r3]
 8003358:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335c:	3214      	adds	r2, #20
 800335e:	e842 3100 	strex	r1, r3, [r2]
 8003362:	2900      	cmp	r1, #0
 8003364:	d1f3      	bne.n	800334e <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 8003366:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003368:	b150      	cbz	r0, 8003380 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800336a:	4b72      	ldr	r3, [pc, #456]	; (8003534 <HAL_UART_IRQHandler+0x288>)
 800336c:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800336e:	f7fe fdc0 	bl	8001ef2 <HAL_DMA_Abort_IT>
 8003372:	b140      	cbz	r0, 8003386 <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003374:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003376:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8003378:	b002      	add	sp, #8
 800337a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800337e:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003380:	4620      	mov	r0, r4
 8003382:	f7ff ff2e 	bl	80031e2 <HAL_UART_ErrorCallback>
}
 8003386:	b002      	add	sp, #8
 8003388:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800338a:	f7ff ff2a 	bl	80031e2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338e:	6425      	str	r5, [r4, #64]	; 0x40
 8003390:	e7f9      	b.n	8003386 <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003392:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003394:	2801      	cmp	r0, #1
 8003396:	f040 8091 	bne.w	80034bc <HAL_UART_IRQHandler+0x210>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800339a:	06d5      	lsls	r5, r2, #27
 800339c:	f140 808e 	bpl.w	80034bc <HAL_UART_IRQHandler+0x210>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033a0:	06c8      	lsls	r0, r1, #27
 80033a2:	f140 808b 	bpl.w	80034bc <HAL_UART_IRQHandler+0x210>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033a6:	2200      	movs	r2, #0
 80033a8:	9201      	str	r2, [sp, #4]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	9201      	str	r2, [sp, #4]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	9201      	str	r2, [sp, #4]
 80033b2:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	0652      	lsls	r2, r2, #25
 80033b8:	d54c      	bpl.n	8003454 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80033bc:	680a      	ldr	r2, [r1, #0]
 80033be:	6852      	ldr	r2, [r2, #4]
 80033c0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80033c2:	2a00      	cmp	r2, #0
 80033c4:	d0df      	beq.n	8003386 <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033c6:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80033c8:	4290      	cmp	r0, r2
 80033ca:	d9dc      	bls.n	8003386 <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80033cc:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033ce:	69ca      	ldr	r2, [r1, #28]
 80033d0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80033d4:	d036      	beq.n	8003444 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d6:	f103 020c 	add.w	r2, r3, #12
 80033da:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e2:	f103 000c 	add.w	r0, r3, #12
 80033e6:	e840 2100 	strex	r1, r2, [r0]
 80033ea:	2900      	cmp	r1, #0
 80033ec:	d1f3      	bne.n	80033d6 <HAL_UART_IRQHandler+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ee:	f103 0214 	add.w	r2, r3, #20
 80033f2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fa:	f103 0014 	add.w	r0, r3, #20
 80033fe:	e840 2100 	strex	r1, r2, [r0]
 8003402:	2900      	cmp	r1, #0
 8003404:	d1f3      	bne.n	80033ee <HAL_UART_IRQHandler+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003406:	f103 0214 	add.w	r2, r3, #20
 800340a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800340e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003412:	f103 0014 	add.w	r0, r3, #20
 8003416:	e840 2100 	strex	r1, r2, [r0]
 800341a:	2900      	cmp	r1, #0
 800341c:	d1f3      	bne.n	8003406 <HAL_UART_IRQHandler+0x15a>
          huart->RxState = HAL_UART_STATE_READY;
 800341e:	2220      	movs	r2, #32
 8003420:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003424:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003426:	f103 020c 	add.w	r2, r3, #12
 800342a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800342e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003432:	f103 000c 	add.w	r0, r3, #12
 8003436:	e840 2100 	strex	r1, r2, [r0]
 800343a:	2900      	cmp	r1, #0
 800343c:	d1f3      	bne.n	8003426 <HAL_UART_IRQHandler+0x17a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800343e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003440:	f7fe fd18 	bl	8001e74 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003444:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003446:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003448:	1ac9      	subs	r1, r1, r3
 800344a:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800344c:	4620      	mov	r0, r4
 800344e:	f7ff fed1 	bl	80031f4 <HAL_UARTEx_RxEventCallback>
 8003452:	e798      	b.n	8003386 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003454:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 8003456:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003458:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
      if ((huart->RxXferCount > 0U)
 800345a:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800345c:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 800345e:	2800      	cmp	r0, #0
 8003460:	d091      	beq.n	8003386 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003462:	1a89      	subs	r1, r1, r2
 8003464:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003466:	2900      	cmp	r1, #0
 8003468:	d08d      	beq.n	8003386 <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346a:	f103 020c 	add.w	r2, r3, #12
 800346e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003472:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003476:	f103 050c 	add.w	r5, r3, #12
 800347a:	e845 2000 	strex	r0, r2, [r5]
 800347e:	2800      	cmp	r0, #0
 8003480:	d1f3      	bne.n	800346a <HAL_UART_IRQHandler+0x1be>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003482:	f103 0214 	add.w	r2, r3, #20
 8003486:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800348a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348e:	f103 0514 	add.w	r5, r3, #20
 8003492:	e845 2000 	strex	r0, r2, [r5]
 8003496:	2800      	cmp	r0, #0
 8003498:	d1f3      	bne.n	8003482 <HAL_UART_IRQHandler+0x1d6>
        huart->RxState = HAL_UART_STATE_READY;
 800349a:	2220      	movs	r2, #32
 800349c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a0:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a2:	f103 020c 	add.w	r2, r3, #12
 80034a6:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034aa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ae:	f103 050c 	add.w	r5, r3, #12
 80034b2:	e845 2000 	strex	r0, r2, [r5]
 80034b6:	2800      	cmp	r0, #0
 80034b8:	d1f3      	bne.n	80034a2 <HAL_UART_IRQHandler+0x1f6>
 80034ba:	e7c7      	b.n	800344c <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034bc:	0616      	lsls	r6, r2, #24
 80034be:	d528      	bpl.n	8003512 <HAL_UART_IRQHandler+0x266>
 80034c0:	060d      	lsls	r5, r1, #24
 80034c2:	d526      	bpl.n	8003512 <HAL_UART_IRQHandler+0x266>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034c4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80034c8:	2a21      	cmp	r2, #33	; 0x21
 80034ca:	f47f af5c 	bne.w	8003386 <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ce:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80034d0:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80034d6:	d117      	bne.n	8003508 <HAL_UART_IRQHandler+0x25c>
 80034d8:	6921      	ldr	r1, [r4, #16]
 80034da:	b9a9      	cbnz	r1, 8003508 <HAL_UART_IRQHandler+0x25c>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034dc:	f832 1b02 	ldrh.w	r1, [r2], #2
 80034e0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80034e4:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034e6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80034e8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80034ea:	3a01      	subs	r2, #1
 80034ec:	b292      	uxth	r2, r2
 80034ee:	84e2      	strh	r2, [r4, #38]	; 0x26
 80034f0:	2a00      	cmp	r2, #0
 80034f2:	f47f af48 	bne.w	8003386 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034fc:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003504:	60da      	str	r2, [r3, #12]
 8003506:	e73e      	b.n	8003386 <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003508:	1c51      	adds	r1, r2, #1
 800350a:	6221      	str	r1, [r4, #32]
 800350c:	7812      	ldrb	r2, [r2, #0]
 800350e:	605a      	str	r2, [r3, #4]
 8003510:	e7ea      	b.n	80034e8 <HAL_UART_IRQHandler+0x23c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003512:	0650      	lsls	r0, r2, #25
 8003514:	f57f af37 	bpl.w	8003386 <HAL_UART_IRQHandler+0xda>
 8003518:	064a      	lsls	r2, r1, #25
 800351a:	f57f af34 	bpl.w	8003386 <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800351e:	68da      	ldr	r2, [r3, #12]
 8003520:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003524:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003526:	2320      	movs	r3, #32
 8003528:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 800352c:	4620      	mov	r0, r4
 800352e:	f7fe f9cd 	bl	80018cc <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003532:	e728      	b.n	8003386 <HAL_UART_IRQHandler+0xda>
 8003534:	080031e5 	.word	0x080031e5

08003538 <lv_tick_inc>:
 * You have to call this function periodically
 * @param tick_period the call period of this function in milliseconds
 */
void LV_ATTRIBUTE_TICK_INC lv_tick_inc(uint32_t tick_period)
{
    tick_irq_flag = 0;
 8003538:	4b03      	ldr	r3, [pc, #12]	; (8003548 <lv_tick_inc+0x10>)
 800353a:	2200      	movs	r2, #0
 800353c:	701a      	strb	r2, [r3, #0]
    sys_time += tick_period;
 800353e:	4a03      	ldr	r2, [pc, #12]	; (800354c <lv_tick_inc+0x14>)
 8003540:	6813      	ldr	r3, [r2, #0]
 8003542:	4418      	add	r0, r3
 8003544:	6010      	str	r0, [r2, #0]
}
 8003546:	4770      	bx	lr
 8003548:	200004e8 	.word	0x200004e8
 800354c:	200004e4 	.word	0x200004e4

08003550 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8003550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
		
    if (function_char < ' ') {
 8003554:	281f      	cmp	r0, #31
{
 8003556:	b087      	sub	sp, #28
        Character = 0;
    } else {
        function_char -= 32;
 8003558:	bf84      	itt	hi
 800355a:	3820      	subhi	r0, #32
 800355c:	b2c0      	uxtbhi	r0, r0
{
 800355e:	9303      	str	r3, [sp, #12]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
		{
		temp[k] = font[function_char][k];
 8003560:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003564:	4b25      	ldr	r3, [pc, #148]	; (80035fc <ILI9341_Draw_Char+0xac>)
{
 8003566:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
		temp[k] = font[function_char][k];
 800356a:	eb03 0540 	add.w	r5, r3, r0, lsl #1
 800356e:	f853 0010 	ldr.w	r0, [r3, r0, lsl #1]
 8003572:	9004      	str	r0, [sp, #16]
 8003574:	88ab      	ldrh	r3, [r5, #4]
 8003576:	f8ad 3014 	strh.w	r3, [sp, #20]
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800357a:	b296      	uxth	r6, r2
 800357c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8003580:	b28d      	uxth	r5, r1
 8003582:	00e3      	lsls	r3, r4, #3
 8003584:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 8003588:	9100      	str	r1, [sp, #0]
 800358a:	0052      	lsls	r2, r2, #1
 800358c:	b29b      	uxth	r3, r3
 800358e:	b292      	uxth	r2, r2
 8003590:	4631      	mov	r1, r6
 8003592:	4628      	mov	r0, r5
 8003594:	f000 fb44 	bl	8003c20 <ILI9341_Draw_Rectangle>
 8003598:	46aa      	mov	sl, r5
 800359a:	2700      	movs	r7, #0
    for (j=0; j<CHAR_WIDTH; j++) {
        for (i=0; i<CHAR_HEIGHT; i++) {
            if (temp[j] & (1<<i)) {			
							if(Size == 1)
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800359c:	eb05 0b07 	add.w	fp, r5, r7
{
 80035a0:	46b1      	mov	r9, r6
 80035a2:	f04f 0800 	mov.w	r8, #0
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80035a6:	fa1f fb8b 	uxth.w	fp, fp
            if (temp[j] & (1<<i)) {			
 80035aa:	ab04      	add	r3, sp, #16
 80035ac:	5ddb      	ldrb	r3, [r3, r7]
 80035ae:	fa43 f308 	asr.w	r3, r3, r8
 80035b2:	07db      	lsls	r3, r3, #31
 80035b4:	d508      	bpl.n	80035c8 <ILI9341_Draw_Char+0x78>
							if(Size == 1)
 80035b6:	2c01      	cmp	r4, #1
 80035b8:	d117      	bne.n	80035ea <ILI9341_Draw_Char+0x9a>
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80035ba:	eb06 0108 	add.w	r1, r6, r8
 80035be:	9a03      	ldr	r2, [sp, #12]
 80035c0:	b289      	uxth	r1, r1
 80035c2:	4658      	mov	r0, fp
 80035c4:	f000 fa7c 	bl	8003ac0 <ILI9341_Draw_Pixel>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80035c8:	f108 0801 	add.w	r8, r8, #1
 80035cc:	44a1      	add	r9, r4
 80035ce:	f1b8 0f08 	cmp.w	r8, #8
 80035d2:	fa1f f989 	uxth.w	r9, r9
 80035d6:	d1e8      	bne.n	80035aa <ILI9341_Draw_Char+0x5a>
    for (j=0; j<CHAR_WIDTH; j++) {
 80035d8:	3701      	adds	r7, #1
 80035da:	44a2      	add	sl, r4
 80035dc:	2f06      	cmp	r7, #6
 80035de:	fa1f fa8a 	uxth.w	sl, sl
 80035e2:	d1db      	bne.n	800359c <ILI9341_Draw_Char+0x4c>
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
							}
            }						
        }
    }
}
 80035e4:	b007      	add	sp, #28
 80035e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80035ea:	9b03      	ldr	r3, [sp, #12]
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	4622      	mov	r2, r4
 80035f0:	4623      	mov	r3, r4
 80035f2:	4649      	mov	r1, r9
 80035f4:	4650      	mov	r0, sl
 80035f6:	f000 fb13 	bl	8003c20 <ILI9341_Draw_Rectangle>
 80035fa:	e7e5      	b.n	80035c8 <ILI9341_Draw_Char+0x78>
 80035fc:	08008650 	.word	0x08008650

08003600 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8003600:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003604:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 8003608:	f8bd 902c 	ldrh.w	r9, [sp, #44]	; 0x2c
    while (*Text) {
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
        X += CHAR_WIDTH*Size;
 800360c:	eb08 0548 	add.w	r5, r8, r8, lsl #1
 8003610:	006d      	lsls	r5, r5, #1
{
 8003612:	460c      	mov	r4, r1
 8003614:	4617      	mov	r7, r2
 8003616:	469a      	mov	sl, r3
        X += CHAR_WIDTH*Size;
 8003618:	b2ed      	uxtb	r5, r5
 800361a:	1e46      	subs	r6, r0, #1
    while (*Text) {
 800361c:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 8003620:	b910      	cbnz	r0, 8003628 <ILI9341_Draw_Text+0x28>
    }
}
 8003622:	b002      	add	sp, #8
 8003624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003628:	4621      	mov	r1, r4
 800362a:	e9cd 8900 	strd	r8, r9, [sp]
 800362e:	4653      	mov	r3, sl
 8003630:	463a      	mov	r2, r7
        X += CHAR_WIDTH*Size;
 8003632:	442c      	add	r4, r5
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003634:	f7ff ff8c 	bl	8003550 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8003638:	b2e4      	uxtb	r4, r4
 800363a:	e7ef      	b.n	800361c <ILI9341_Draw_Text+0x1c>

0800363c <ILI9341_SPI_Init>:

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800363c:	4802      	ldr	r0, [pc, #8]	; (8003648 <ILI9341_SPI_Init+0xc>)
 800363e:	2200      	movs	r2, #0
 8003640:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003644:	f7fe bdee 	b.w	8002224 <HAL_GPIO_WritePin>
 8003648:	40020400 	.word	0x40020400

0800364c <ILI9341_SPI_Send>:
}

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 800364c:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 800364e:	2301      	movs	r3, #1
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8003650:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 8003654:	461a      	mov	r2, r3
 8003656:	f10d 0107 	add.w	r1, sp, #7
 800365a:	4803      	ldr	r0, [pc, #12]	; (8003668 <ILI9341_SPI_Send+0x1c>)
 800365c:	f7ff f962 	bl	8002924 <HAL_SPI_Transmit>
}
 8003660:	b003      	add	sp, #12
 8003662:	f85d fb04 	ldr.w	pc, [sp], #4
 8003666:	bf00      	nop
 8003668:	200002f8 	.word	0x200002f8

0800366c <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 800366c:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800366e:	4c0c      	ldr	r4, [pc, #48]	; (80036a0 <ILI9341_Write_Command+0x34>)
void ILI9341_Write_Command(uint8_t Command) {
 8003670:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003672:	2200      	movs	r2, #0
 8003674:	4620      	mov	r0, r4
 8003676:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800367a:	f7fe fdd3 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800367e:	2200      	movs	r2, #0
 8003680:	2104      	movs	r1, #4
 8003682:	4620      	mov	r0, r4
 8003684:	f7fe fdce 	bl	8002224 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8003688:	4628      	mov	r0, r5
 800368a:	f7ff ffdf 	bl	800364c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800368e:	4620      	mov	r0, r4
 8003690:	2201      	movs	r2, #1
}
 8003692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369a:	f7fe bdc3 	b.w	8002224 <HAL_GPIO_WritePin>
 800369e:	bf00      	nop
 80036a0:	40020400 	.word	0x40020400

080036a4 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 80036a4:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80036a6:	4c0c      	ldr	r4, [pc, #48]	; (80036d8 <ILI9341_Write_Data+0x34>)
void ILI9341_Write_Data(uint8_t Data) {
 80036a8:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80036aa:	2201      	movs	r2, #1
 80036ac:	4620      	mov	r0, r4
 80036ae:	2104      	movs	r1, #4
 80036b0:	f7fe fdb8 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80036b4:	2200      	movs	r2, #0
 80036b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036ba:	4620      	mov	r0, r4
 80036bc:	f7fe fdb2 	bl	8002224 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 80036c0:	4628      	mov	r0, r5
 80036c2:	f7ff ffc3 	bl	800364c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80036c6:	4620      	mov	r0, r4
 80036c8:	2201      	movs	r2, #1
}
 80036ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80036ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036d2:	f7fe bda7 	b.w	8002224 <HAL_GPIO_WritePin>
 80036d6:	bf00      	nop
 80036d8:	40020400 	.word	0x40020400

080036dc <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80036dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036de:	4607      	mov	r7, r0
	ILI9341_Write_Command(0x2A);
 80036e0:	202a      	movs	r0, #42	; 0x2a
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80036e2:	460d      	mov	r5, r1
 80036e4:	4616      	mov	r6, r2
 80036e6:	461c      	mov	r4, r3
	ILI9341_Write_Command(0x2A);
 80036e8:	f7ff ffc0 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 80036ec:	0a38      	lsrs	r0, r7, #8
 80036ee:	f7ff ffd9 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 80036f2:	b2f8      	uxtb	r0, r7
 80036f4:	f7ff ffd6 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 80036f8:	0a30      	lsrs	r0, r6, #8
 80036fa:	f7ff ffd3 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 80036fe:	b2f0      	uxtb	r0, r6
 8003700:	f7ff ffd0 	bl	80036a4 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8003704:	202b      	movs	r0, #43	; 0x2b
 8003706:	f7ff ffb1 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 800370a:	0a28      	lsrs	r0, r5, #8
 800370c:	f7ff ffca 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8003710:	b2e8      	uxtb	r0, r5
 8003712:	f7ff ffc7 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8003716:	0a20      	lsrs	r0, r4, #8
 8003718:	f7ff ffc4 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 800371c:	b2e0      	uxtb	r0, r4
 800371e:	f7ff ffc1 	bl	80036a4 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
}
 8003722:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Write_Command(0x2C);
 8003726:	202c      	movs	r0, #44	; 0x2c
 8003728:	f7ff bfa0 	b.w	800366c <ILI9341_Write_Command>

0800372c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 800372c:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800372e:	4c0c      	ldr	r4, [pc, #48]	; (8003760 <ILI9341_Reset+0x34>)
 8003730:	2200      	movs	r2, #0
 8003732:	2102      	movs	r1, #2
 8003734:	4620      	mov	r0, r4
 8003736:	f7fe fd75 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800373a:	20c8      	movs	r0, #200	; 0xc8
 800373c:	f7fe f94c 	bl	80019d8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003740:	2200      	movs	r2, #0
 8003742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003746:	4620      	mov	r0, r4
 8003748:	f7fe fd6c 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800374c:	20c8      	movs	r0, #200	; 0xc8
 800374e:	f7fe f943 	bl	80019d8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003752:	4620      	mov	r0, r4
 8003754:	2201      	movs	r2, #1
}
 8003756:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800375a:	2102      	movs	r1, #2
 800375c:	f7fe bd62 	b.w	8002224 <HAL_GPIO_WritePin>
 8003760:	40020400 	.word	0x40020400

08003764 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 8003764:	b510      	push	{r4, lr}
 8003766:	4604      	mov	r4, r0

	uint8_t screen_rotation = Rotation;

	ILI9341_Write_Command(0x36);
 8003768:	2036      	movs	r0, #54	; 0x36
 800376a:	f7ff ff7f 	bl	800366c <ILI9341_Write_Command>
	HAL_Delay(1);
 800376e:	2001      	movs	r0, #1
 8003770:	f7fe f932 	bl	80019d8 <HAL_Delay>

	switch (screen_rotation) {
 8003774:	2c03      	cmp	r4, #3
 8003776:	d80d      	bhi.n	8003794 <ILI9341_Set_Rotation+0x30>
 8003778:	e8df f004 	tbb	[pc, r4]
 800377c:	19170d02 	.word	0x19170d02
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 8003780:	2048      	movs	r0, #72	; 0x48
		ILI9341_Write_Data(0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
		break;
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8003782:	f7ff ff8f 	bl	80036a4 <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8003786:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <ILI9341_Set_Rotation+0x50>)
 8003788:	22f0      	movs	r2, #240	; 0xf0
 800378a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 800378c:	4b0a      	ldr	r3, [pc, #40]	; (80037b8 <ILI9341_Set_Rotation+0x54>)
 800378e:	f44f 72a0 	mov.w	r2, #320	; 0x140
		break;
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
 8003792:	801a      	strh	r2, [r3, #0]
		break;
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
	}
}
 8003794:	bd10      	pop	{r4, pc}
		ILI9341_Write_Data(0x20 | 0x08);
 8003796:	2028      	movs	r0, #40	; 0x28
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8003798:	f7ff ff84 	bl	80036a4 <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 800379c:	4b05      	ldr	r3, [pc, #20]	; (80037b4 <ILI9341_Set_Rotation+0x50>)
 800379e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80037a2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80037a4:	4b04      	ldr	r3, [pc, #16]	; (80037b8 <ILI9341_Set_Rotation+0x54>)
 80037a6:	22f0      	movs	r2, #240	; 0xf0
 80037a8:	e7f3      	b.n	8003792 <ILI9341_Set_Rotation+0x2e>
		ILI9341_Write_Data(0x80 | 0x08);
 80037aa:	2088      	movs	r0, #136	; 0x88
 80037ac:	e7e9      	b.n	8003782 <ILI9341_Set_Rotation+0x1e>
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 80037ae:	20e8      	movs	r0, #232	; 0xe8
 80037b0:	e7f2      	b.n	8003798 <ILI9341_Set_Rotation+0x34>
 80037b2:	bf00      	nop
 80037b4:	2000000e 	.word	0x2000000e
 80037b8:	2000000c 	.word	0x2000000c

080037bc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80037bc:	4802      	ldr	r0, [pc, #8]	; (80037c8 <ILI9341_Enable+0xc>)
 80037be:	2201      	movs	r2, #1
 80037c0:	2102      	movs	r1, #2
 80037c2:	f7fe bd2f 	b.w	8002224 <HAL_GPIO_WritePin>
 80037c6:	bf00      	nop
 80037c8:	40020400 	.word	0x40020400

080037cc <ILI9341_Init>:
}

/*Initialize LCD display*/
void ILI9341_Init(void) {
 80037cc:	b508      	push	{r3, lr}

	ILI9341_Enable();
 80037ce:	f7ff fff5 	bl	80037bc <ILI9341_Enable>
	ILI9341_SPI_Init();
 80037d2:	f7ff ff33 	bl	800363c <ILI9341_SPI_Init>
	ILI9341_Reset();
 80037d6:	f7ff ffa9 	bl	800372c <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 80037da:	2001      	movs	r0, #1
 80037dc:	f7ff ff46 	bl	800366c <ILI9341_Write_Command>
	HAL_Delay(1000);
 80037e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80037e4:	f7fe f8f8 	bl	80019d8 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 80037e8:	20cb      	movs	r0, #203	; 0xcb
 80037ea:	f7ff ff3f 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 80037ee:	2039      	movs	r0, #57	; 0x39
 80037f0:	f7ff ff58 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 80037f4:	202c      	movs	r0, #44	; 0x2c
 80037f6:	f7ff ff55 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f7ff ff52 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8003800:	2034      	movs	r0, #52	; 0x34
 8003802:	f7ff ff4f 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8003806:	2002      	movs	r0, #2
 8003808:	f7ff ff4c 	bl	80036a4 <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 800380c:	20cf      	movs	r0, #207	; 0xcf
 800380e:	f7ff ff2d 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003812:	2000      	movs	r0, #0
 8003814:	f7ff ff46 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003818:	20c1      	movs	r0, #193	; 0xc1
 800381a:	f7ff ff43 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 800381e:	2030      	movs	r0, #48	; 0x30
 8003820:	f7ff ff40 	bl	80036a4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8003824:	20e8      	movs	r0, #232	; 0xe8
 8003826:	f7ff ff21 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 800382a:	2085      	movs	r0, #133	; 0x85
 800382c:	f7ff ff3a 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003830:	2000      	movs	r0, #0
 8003832:	f7ff ff37 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8003836:	2078      	movs	r0, #120	; 0x78
 8003838:	f7ff ff34 	bl	80036a4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 800383c:	20ea      	movs	r0, #234	; 0xea
 800383e:	f7ff ff15 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003842:	2000      	movs	r0, #0
 8003844:	f7ff ff2e 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003848:	2000      	movs	r0, #0
 800384a:	f7ff ff2b 	bl	80036a4 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 800384e:	20ed      	movs	r0, #237	; 0xed
 8003850:	f7ff ff0c 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8003854:	2064      	movs	r0, #100	; 0x64
 8003856:	f7ff ff25 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 800385a:	2003      	movs	r0, #3
 800385c:	f7ff ff22 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8003860:	2012      	movs	r0, #18
 8003862:	f7ff ff1f 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8003866:	2081      	movs	r0, #129	; 0x81
 8003868:	f7ff ff1c 	bl	80036a4 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 800386c:	20f7      	movs	r0, #247	; 0xf7
 800386e:	f7ff fefd 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8003872:	2020      	movs	r0, #32
 8003874:	f7ff ff16 	bl	80036a4 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8003878:	20c0      	movs	r0, #192	; 0xc0
 800387a:	f7ff fef7 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 800387e:	2023      	movs	r0, #35	; 0x23
 8003880:	f7ff ff10 	bl	80036a4 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8003884:	20c1      	movs	r0, #193	; 0xc1
 8003886:	f7ff fef1 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 800388a:	2010      	movs	r0, #16
 800388c:	f7ff ff0a 	bl	80036a4 <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8003890:	20c5      	movs	r0, #197	; 0xc5
 8003892:	f7ff feeb 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8003896:	203e      	movs	r0, #62	; 0x3e
 8003898:	f7ff ff04 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 800389c:	2028      	movs	r0, #40	; 0x28
 800389e:	f7ff ff01 	bl	80036a4 <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 80038a2:	20c7      	movs	r0, #199	; 0xc7
 80038a4:	f7ff fee2 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 80038a8:	2086      	movs	r0, #134	; 0x86
 80038aa:	f7ff fefb 	bl	80036a4 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 80038ae:	2036      	movs	r0, #54	; 0x36
 80038b0:	f7ff fedc 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 80038b4:	2048      	movs	r0, #72	; 0x48
 80038b6:	f7ff fef5 	bl	80036a4 <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 80038ba:	203a      	movs	r0, #58	; 0x3a
 80038bc:	f7ff fed6 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 80038c0:	2055      	movs	r0, #85	; 0x55
 80038c2:	f7ff feef 	bl	80036a4 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 80038c6:	20b1      	movs	r0, #177	; 0xb1
 80038c8:	f7ff fed0 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f7ff fee9 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 80038d2:	2018      	movs	r0, #24
 80038d4:	f7ff fee6 	bl	80036a4 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 80038d8:	20b6      	movs	r0, #182	; 0xb6
 80038da:	f7ff fec7 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 80038de:	2008      	movs	r0, #8
 80038e0:	f7ff fee0 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 80038e4:	2082      	movs	r0, #130	; 0x82
 80038e6:	f7ff fedd 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 80038ea:	2027      	movs	r0, #39	; 0x27
 80038ec:	f7ff feda 	bl	80036a4 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 80038f0:	20f2      	movs	r0, #242	; 0xf2
 80038f2:	f7ff febb 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80038f6:	2000      	movs	r0, #0
 80038f8:	f7ff fed4 	bl	80036a4 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 80038fc:	2026      	movs	r0, #38	; 0x26
 80038fe:	f7ff feb5 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8003902:	2001      	movs	r0, #1
 8003904:	f7ff fece 	bl	80036a4 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8003908:	20e0      	movs	r0, #224	; 0xe0
 800390a:	f7ff feaf 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 800390e:	200f      	movs	r0, #15
 8003910:	f7ff fec8 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003914:	2031      	movs	r0, #49	; 0x31
 8003916:	f7ff fec5 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 800391a:	202b      	movs	r0, #43	; 0x2b
 800391c:	f7ff fec2 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8003920:	200c      	movs	r0, #12
 8003922:	f7ff febf 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003926:	200e      	movs	r0, #14
 8003928:	f7ff febc 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 800392c:	2008      	movs	r0, #8
 800392e:	f7ff feb9 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8003932:	204e      	movs	r0, #78	; 0x4e
 8003934:	f7ff feb6 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8003938:	20f1      	movs	r0, #241	; 0xf1
 800393a:	f7ff feb3 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 800393e:	2037      	movs	r0, #55	; 0x37
 8003940:	f7ff feb0 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8003944:	2007      	movs	r0, #7
 8003946:	f7ff fead 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 800394a:	2010      	movs	r0, #16
 800394c:	f7ff feaa 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003950:	2003      	movs	r0, #3
 8003952:	f7ff fea7 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003956:	200e      	movs	r0, #14
 8003958:	f7ff fea4 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 800395c:	2009      	movs	r0, #9
 800395e:	f7ff fea1 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003962:	2000      	movs	r0, #0
 8003964:	f7ff fe9e 	bl	80036a4 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8003968:	20e1      	movs	r0, #225	; 0xe1
 800396a:	f7ff fe7f 	bl	800366c <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800396e:	2000      	movs	r0, #0
 8003970:	f7ff fe98 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003974:	200e      	movs	r0, #14
 8003976:	f7ff fe95 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 800397a:	2014      	movs	r0, #20
 800397c:	f7ff fe92 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003980:	2003      	movs	r0, #3
 8003982:	f7ff fe8f 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8003986:	2011      	movs	r0, #17
 8003988:	f7ff fe8c 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 800398c:	2007      	movs	r0, #7
 800398e:	f7ff fe89 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003992:	2031      	movs	r0, #49	; 0x31
 8003994:	f7ff fe86 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003998:	20c1      	movs	r0, #193	; 0xc1
 800399a:	f7ff fe83 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 800399e:	2048      	movs	r0, #72	; 0x48
 80039a0:	f7ff fe80 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 80039a4:	2008      	movs	r0, #8
 80039a6:	f7ff fe7d 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 80039aa:	200f      	movs	r0, #15
 80039ac:	f7ff fe7a 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80039b0:	200c      	movs	r0, #12
 80039b2:	f7ff fe77 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80039b6:	2031      	movs	r0, #49	; 0x31
 80039b8:	f7ff fe74 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 80039bc:	2036      	movs	r0, #54	; 0x36
 80039be:	f7ff fe71 	bl	80036a4 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 80039c2:	200f      	movs	r0, #15
 80039c4:	f7ff fe6e 	bl	80036a4 <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 80039c8:	2011      	movs	r0, #17
 80039ca:	f7ff fe4f 	bl	800366c <ILI9341_Write_Command>
	HAL_Delay(120);
 80039ce:	2078      	movs	r0, #120	; 0x78
 80039d0:	f7fe f802 	bl	80019d8 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 80039d4:	2029      	movs	r0, #41	; 0x29
 80039d6:	f7ff fe49 	bl	800366c <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
}
 80039da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80039de:	2000      	movs	r0, #0
 80039e0:	f7ff bec0 	b.w	8003764 <ILI9341_Set_Rotation>

080039e4 <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80039e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
	if ((Size * 2) < BURST_MAX_SIZE) {
 80039e8:	004d      	lsls	r5, r1, #1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80039ea:	b083      	sub	sp, #12
		Buffer_Size = Size;
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 80039ec:	f5b5 7ffa 	cmp.w	r5, #500	; 0x1f4
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80039f0:	460c      	mov	r4, r1
		Buffer_Size = BURST_MAX_SIZE;
 80039f2:	bf38      	it	cc
 80039f4:	460c      	movcc	r4, r1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	4606      	mov	r6, r0
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80039fa:	f04f 0201 	mov.w	r2, #1
 80039fe:	4821      	ldr	r0, [pc, #132]	; (8003a84 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003a00:	f04f 0104 	mov.w	r1, #4
		Buffer_Size = BURST_MAX_SIZE;
 8003a04:	bf28      	it	cs
 8003a06:	f44f 74fa 	movcs.w	r4, #500	; 0x1f4
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003a0a:	f7fe fc0b 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003a0e:	481d      	ldr	r0, [pc, #116]	; (8003a84 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a16:	f7fe fc05 	bl	8002224 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
	;
	unsigned char burst_buffer[Buffer_Size];
 8003a1a:	1de3      	adds	r3, r4, #7
 8003a1c:	f023 0307 	bic.w	r3, r3, #7
 8003a20:	ebad 0d03 	sub.w	sp, sp, r3
	unsigned char chifted = Colour >> 8;
 8003a24:	0a32      	lsrs	r2, r6, #8
	unsigned char burst_buffer[Buffer_Size];
 8003a26:	4669      	mov	r1, sp
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003a28:	2300      	movs	r3, #0
		burst_buffer[j] = chifted;
		burst_buffer[j + 1] = Colour;
 8003a2a:	f10d 0001 	add.w	r0, sp, #1
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003a2e:	429c      	cmp	r4, r3
 8003a30:	d815      	bhi.n	8003a5e <ILI9341_Draw_Colour_Burst+0x7a>
	}

	uint32_t Sending_Size = Size * 2;
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003a32:	fbb5 f6f4 	udiv	r6, r5, r4

	if (Sending_in_Block != 0) {
 8003a36:	42a5      	cmp	r5, r4
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003a38:	fb04 5816 	mls	r8, r4, r6, r5
	if (Sending_in_Block != 0) {
 8003a3c:	d213      	bcs.n	8003a66 <ILI9341_Draw_Colour_Burst+0x82>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003a3e:	230a      	movs	r3, #10
 8003a40:	fa1f f288 	uxth.w	r2, r8
 8003a44:	4810      	ldr	r0, [pc, #64]	; (8003a88 <ILI9341_Draw_Colour_Burst+0xa4>)
 8003a46:	f7fe ff6d 	bl	8002924 <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003a4a:	480e      	ldr	r0, [pc, #56]	; (8003a84 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a52:	f7fe fbe7 	bl	8002224 <HAL_GPIO_WritePin>
}
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		burst_buffer[j] = chifted;
 8003a5e:	54ca      	strb	r2, [r1, r3]
		burst_buffer[j + 1] = Colour;
 8003a60:	54c6      	strb	r6, [r0, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003a62:	3302      	adds	r3, #2
 8003a64:	e7e3      	b.n	8003a2e <ILI9341_Draw_Colour_Burst+0x4a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003a66:	f8df 9020 	ldr.w	r9, [pc, #32]	; 8003a88 <ILI9341_Draw_Colour_Burst+0xa4>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003a6a:	2500      	movs	r5, #0
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003a6c:	b2a4      	uxth	r4, r4
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003a6e:	42b5      	cmp	r5, r6
 8003a70:	d0e5      	beq.n	8003a3e <ILI9341_Draw_Colour_Burst+0x5a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003a72:	230a      	movs	r3, #10
 8003a74:	4622      	mov	r2, r4
 8003a76:	4648      	mov	r0, r9
 8003a78:	6079      	str	r1, [r7, #4]
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003a7a:	3501      	adds	r5, #1
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003a7c:	f7fe ff52 	bl	8002924 <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	e7f4      	b.n	8003a6e <ILI9341_Draw_Colour_Burst+0x8a>
 8003a84:	40020400 	.word	0x40020400
 8003a88:	200002f8 	.word	0x200002f8

08003a8c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003a8c:	b570      	push	{r4, r5, r6, lr}
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003a8e:	4e0a      	ldr	r6, [pc, #40]	; (8003ab8 <ILI9341_Fill_Screen+0x2c>)
 8003a90:	4d0a      	ldr	r5, [pc, #40]	; (8003abc <ILI9341_Fill_Screen+0x30>)
 8003a92:	8832      	ldrh	r2, [r6, #0]
 8003a94:	882b      	ldrh	r3, [r5, #0]
 8003a96:	2100      	movs	r1, #0
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003a98:	4604      	mov	r4, r0
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	4608      	mov	r0, r1
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	f7ff fe1c 	bl	80036dc <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003aa4:	8833      	ldrh	r3, [r6, #0]
 8003aa6:	8829      	ldrh	r1, [r5, #0]
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	b289      	uxth	r1, r1
 8003aac:	4620      	mov	r0, r4
 8003aae:	4359      	muls	r1, r3
}
 8003ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003ab4:	f7ff bf96 	b.w	80039e4 <ILI9341_Draw_Colour_Burst>
 8003ab8:	2000000e 	.word	0x2000000e
 8003abc:	2000000c 	.word	0x2000000c

08003ac0 <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003ac0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003ac2:	4b53      	ldr	r3, [pc, #332]	; (8003c10 <ILI9341_Draw_Pixel+0x150>)
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	4283      	cmp	r3, r0
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003aca:	4605      	mov	r5, r0
 8003acc:	460c      	mov	r4, r1
 8003ace:	4616      	mov	r6, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003ad0:	f240 809c 	bls.w	8003c0c <ILI9341_Draw_Pixel+0x14c>
 8003ad4:	4b4f      	ldr	r3, [pc, #316]	; (8003c14 <ILI9341_Draw_Pixel+0x154>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	428b      	cmp	r3, r1
 8003adc:	f240 8096 	bls.w	8003c0c <ILI9341_Draw_Pixel+0x14c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003ae0:	484d      	ldr	r0, [pc, #308]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2104      	movs	r1, #4
 8003ae6:	f7fe fb9d 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003aea:	2200      	movs	r2, #0
 8003aec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003af0:	4849      	ldr	r0, [pc, #292]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003af2:	f7fe fb97 	bl	8002224 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8003af6:	202a      	movs	r0, #42	; 0x2a
 8003af8:	f7ff fda8 	bl	800364c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003afc:	4846      	ldr	r0, [pc, #280]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	2104      	movs	r1, #4
 8003b02:	f7fe fb8f 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003b06:	4844      	ldr	r0, [pc, #272]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b0e:	f7fe fb89 	bl	8002224 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003b12:	4841      	ldr	r0, [pc, #260]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b1a:	f7fe fb83 	bl	8002224 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003b1e:	ba6b      	rev16	r3, r5
 8003b20:	3501      	adds	r5, #1
 8003b22:	f8ad 3008 	strh.w	r3, [sp, #8]
 8003b26:	122b      	asrs	r3, r5, #8
 8003b28:	f88d 300a 	strb.w	r3, [sp, #10]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	2301      	movs	r3, #1
 8003b30:	a902      	add	r1, sp, #8
 8003b32:	483a      	ldr	r0, [pc, #232]	; (8003c1c <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003b34:	f88d 500b 	strb.w	r5, [sp, #11]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003b38:	f7fe fef4 	bl	8002924 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003b3c:	4836      	ldr	r0, [pc, #216]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b44:	f7fe fb6e 	bl	8002224 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003b48:	4833      	ldr	r0, [pc, #204]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2104      	movs	r1, #4
 8003b4e:	f7fe fb69 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003b52:	2200      	movs	r2, #0
 8003b54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b58:	482f      	ldr	r0, [pc, #188]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b5a:	f7fe fb63 	bl	8002224 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8003b5e:	202b      	movs	r0, #43	; 0x2b
 8003b60:	f7ff fd74 	bl	800364c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003b64:	482c      	ldr	r0, [pc, #176]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b66:	2201      	movs	r2, #1
 8003b68:	2104      	movs	r1, #4
 8003b6a:	f7fe fb5b 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003b6e:	482a      	ldr	r0, [pc, #168]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b76:	f7fe fb55 	bl	8002224 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003b7a:	4827      	ldr	r0, [pc, #156]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b82:	f7fe fb4f 	bl	8002224 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003b86:	ba63      	rev16	r3, r4
 8003b88:	3401      	adds	r4, #1
 8003b8a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003b8e:	1223      	asrs	r3, r4, #8
 8003b90:	f88d 300e 	strb.w	r3, [sp, #14]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003b94:	2204      	movs	r2, #4
 8003b96:	2301      	movs	r3, #1
 8003b98:	a903      	add	r1, sp, #12
 8003b9a:	4820      	ldr	r0, [pc, #128]	; (8003c1c <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003b9c:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003ba0:	f7fe fec0 	bl	8002924 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003ba4:	481c      	ldr	r0, [pc, #112]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bac:	f7fe fb3a 	bl	8002224 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003bb0:	4819      	ldr	r0, [pc, #100]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	2104      	movs	r1, #4
 8003bb6:	f7fe fb35 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bc0:	4815      	ldr	r0, [pc, #84]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003bc2:	f7fe fb2f 	bl	8002224 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8003bc6:	202c      	movs	r0, #44	; 0x2c
 8003bc8:	f7ff fd40 	bl	800364c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003bcc:	4812      	ldr	r0, [pc, #72]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003bce:	2201      	movs	r2, #1
 8003bd0:	2104      	movs	r1, #4
 8003bd2:	f7fe fb27 	bl	8002224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003bd6:	4810      	ldr	r0, [pc, #64]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bde:	f7fe fb21 	bl	8002224 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003be2:	480d      	ldr	r0, [pc, #52]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bea:	f7fe fb1b 	bl	8002224 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003bee:	ba76      	rev16	r6, r6
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	a901      	add	r1, sp, #4
 8003bf4:	4809      	ldr	r0, [pc, #36]	; (8003c1c <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003bf6:	f8ad 6004 	strh.w	r6, [sp, #4]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	f7fe fe92 	bl	8002924 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c00:	4805      	ldr	r0, [pc, #20]	; (8003c18 <ILI9341_Draw_Pixel+0x158>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c08:	f7fe fb0c 	bl	8002224 <HAL_GPIO_WritePin>

}
 8003c0c:	b004      	add	sp, #16
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
 8003c10:	2000000e 	.word	0x2000000e
 8003c14:	2000000c 	.word	0x2000000c
 8003c18:	40020400 	.word	0x40020400
 8003c1c:	200002f8 	.word	0x200002f8

08003c20 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8003c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c22:	4615      	mov	r5, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003c24:	4a18      	ldr	r2, [pc, #96]	; (8003c88 <ILI9341_Draw_Rectangle+0x68>)
		uint16_t Height, uint16_t Colour) {
 8003c26:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8003c2a:	461c      	mov	r4, r3
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003c2c:	8813      	ldrh	r3, [r2, #0]
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	4283      	cmp	r3, r0
 8003c32:	d927      	bls.n	8003c84 <ILI9341_Draw_Rectangle+0x64>
 8003c34:	4b15      	ldr	r3, [pc, #84]	; (8003c8c <ILI9341_Draw_Rectangle+0x6c>)
 8003c36:	881f      	ldrh	r7, [r3, #0]
 8003c38:	b2bf      	uxth	r7, r7
 8003c3a:	428f      	cmp	r7, r1
 8003c3c:	d922      	bls.n	8003c84 <ILI9341_Draw_Rectangle+0x64>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8003c3e:	8817      	ldrh	r7, [r2, #0]
 8003c40:	eb00 0c05 	add.w	ip, r0, r5
 8003c44:	b2bf      	uxth	r7, r7
 8003c46:	45bc      	cmp	ip, r7
		Width = LCD_WIDTH - X;
 8003c48:	bfc8      	it	gt
 8003c4a:	8815      	ldrhgt	r5, [r2, #0]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003c4c:	881a      	ldrh	r2, [r3, #0]
		Width = LCD_WIDTH - X;
 8003c4e:	bfc8      	it	gt
 8003c50:	1a2d      	subgt	r5, r5, r0
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003c52:	eb01 0704 	add.w	r7, r1, r4
 8003c56:	b292      	uxth	r2, r2
		Width = LCD_WIDTH - X;
 8003c58:	bfc8      	it	gt
 8003c5a:	b2ad      	uxthgt	r5, r5
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003c5c:	4297      	cmp	r7, r2
		Height = LCD_HEIGHT - Y;
 8003c5e:	bfc2      	ittt	gt
 8003c60:	881c      	ldrhgt	r4, [r3, #0]
 8003c62:	1a64      	subgt	r4, r4, r1
 8003c64:	b2a4      	uxthgt	r4, r4
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8003c66:	1e4b      	subs	r3, r1, #1
 8003c68:	1e42      	subs	r2, r0, #1
 8003c6a:	4423      	add	r3, r4
 8003c6c:	442a      	add	r2, r5
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	b292      	uxth	r2, r2
 8003c72:	f7ff fd33 	bl	80036dc <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003c76:	fb05 f104 	mul.w	r1, r5, r4
 8003c7a:	4630      	mov	r0, r6
}
 8003c7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003c80:	f7ff beb0 	b.w	80039e4 <ILI9341_Draw_Colour_Burst>
}
 8003c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c86:	bf00      	nop
 8003c88:	2000000e 	.word	0x2000000e
 8003c8c:	2000000c 	.word	0x2000000c

08003c90 <PERFORMANCE_TEST>:
static uint16_t y ;

char Temp_Buffer_text[40];

//----------------------------------------------------------PERFORMANCE TEST
void PERFORMANCE_TEST() {
 8003c90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c94:	ed2d 8b02 	vpush	{d8}
#include "tim.h"

	ILI9341_Fill_Screen(WHITE);
 8003c98:	f64f 70ff 	movw	r0, #65535	; 0xffff
void PERFORMANCE_TEST() {
 8003c9c:	b08b      	sub	sp, #44	; 0x2c
	ILI9341_Fill_Screen(WHITE);
 8003c9e:	f7ff fef5 	bl	8003a8c <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003ca2:	2003      	movs	r0, #3
 8003ca4:	f7ff fd5e 	bl	8003764 <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003ca8:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003cac:	220a      	movs	r2, #10
 8003cae:	2301      	movs	r3, #1
 8003cb0:	4611      	mov	r1, r2
 8003cb2:	e9cd 3400 	strd	r3, r4, [sp]
 8003cb6:	4860      	ldr	r0, [pc, #384]	; (8003e38 <PERFORMANCE_TEST+0x1a8>)
	HAL_Delay(2000);
	ILI9341_Fill_Screen(WHITE);

	uint32_t Timer_Counter = 0;
	for (uint32_t j = 0; j < 2; j++) {
		HAL_TIM_Base_Start(&htim1);
 8003cb8:	4e60      	ldr	r6, [pc, #384]	; (8003e3c <PERFORMANCE_TEST+0x1ac>)
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f7ff fca0 	bl	8003600 <ILI9341_Draw_Text>
	HAL_Delay(2000);
 8003cc0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003cc4:	f7fd fe88 	bl	80019d8 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8003cc8:	4620      	mov	r0, r4
 8003cca:	f7ff fedf 	bl	8003a8c <ILI9341_Fill_Screen>
 8003cce:	2702      	movs	r7, #2
	uint32_t Timer_Counter = 0;
 8003cd0:	2500      	movs	r5, #0
		HAL_TIM_Base_Start(&htim1);
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	f7fe ff5a 	bl	8002b8c <HAL_TIM_Base_Start>
 8003cd8:	240a      	movs	r4, #10
		for (uint16_t i = 0; i < 10; i++) {
			ILI9341_Fill_Screen(WHITE);
 8003cda:	f64f 70ff 	movw	r0, #65535	; 0xffff
		for (uint16_t i = 0; i < 10; i++) {
 8003cde:	3c01      	subs	r4, #1
			ILI9341_Fill_Screen(WHITE);
 8003ce0:	f7ff fed4 	bl	8003a8c <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003ce4:	b2a4      	uxth	r4, r4
			ILI9341_Fill_Screen(BLACK);
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	f7ff fed0 	bl	8003a8c <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003cec:	2c00      	cmp	r4, #0
 8003cee:	d1f4      	bne.n	8003cda <PERFORMANCE_TEST+0x4a>
		}

		//20.000 per second!
		HAL_TIM_Base_Stop(&htim1);
 8003cf0:	4852      	ldr	r0, [pc, #328]	; (8003e3c <PERFORMANCE_TEST+0x1ac>)
 8003cf2:	f7fe ff79 	bl	8002be8 <HAL_TIM_Base_Stop>
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003cf6:	6833      	ldr	r3, [r6, #0]
 8003cf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003cfa:	625c      	str	r4, [r3, #36]	; 0x24
	for (uint32_t j = 0; j < 2; j++) {
 8003cfc:	2f01      	cmp	r7, #1
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003cfe:	4415      	add	r5, r2
	for (uint32_t j = 0; j < 2; j++) {
 8003d00:	f040 8091 	bne.w	8003e26 <PERFORMANCE_TEST+0x196>
	}
	Timer_Counter /= 2;

	char counter_buff[30];
	ILI9341_Fill_Screen(WHITE);
 8003d04:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003d08:	f7ff fec0 	bl	8003a8c <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003d0c:	2003      	movs	r0, #3
 8003d0e:	f7ff fd29 	bl	8003764 <ILI9341_Set_Rotation>
	sprintf(counter_buff, "Timer counter value: %d", Timer_Counter * 2);
 8003d12:	f025 0201 	bic.w	r2, r5, #1
 8003d16:	494a      	ldr	r1, [pc, #296]	; (8003e40 <PERFORMANCE_TEST+0x1b0>)
 8003d18:	a802      	add	r0, sp, #8
 8003d1a:	f000 ffdd 	bl	8004cd8 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003d1e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8003d22:	220a      	movs	r2, #10
 8003d24:	4623      	mov	r3, r4
 8003d26:	4611      	mov	r1, r2
 8003d28:	a802      	add	r0, sp, #8
 8003d2a:	e9cd 7600 	strd	r7, r6, [sp]
	Timer_Counter /= 2;
 8003d2e:	086d      	lsrs	r5, r5, #1
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003d30:	f7ff fc66 	bl	8003600 <ILI9341_Draw_Text>

	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003d34:	ee07 5a90 	vmov	s15, r5
 8003d38:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003e44 <PERFORMANCE_TEST+0x1b4>
 8003d3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003d40:	2502      	movs	r5, #2
	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003d42:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8003d46:	ee78 7a08 	vadd.f32	s15, s16, s16
 8003d4a:	ee17 0a90 	vmov	r0, s15
 8003d4e:	f7fc fc03 	bl	8000558 <__aeabi_f2d>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
 8003d56:	a802      	add	r0, sp, #8
 8003d58:	493b      	ldr	r1, [pc, #236]	; (8003e48 <PERFORMANCE_TEST+0x1b8>)
 8003d5a:	f000 ffbd 	bl	8004cd8 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003d5e:	4623      	mov	r3, r4
 8003d60:	221e      	movs	r2, #30
 8003d62:	a802      	add	r0, sp, #8
 8003d64:	9601      	str	r6, [sp, #4]
 8003d66:	9500      	str	r5, [sp, #0]
 8003d68:	210a      	movs	r1, #10
 8003d6a:	f7ff fc49 	bl	8003600 <ILI9341_Draw_Text>

	double timer_float = 20 / (((float) Timer_Counter) / 20000); //Frames per sec
 8003d6e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003d72:	eec7 7a88 	vdiv.f32	s15, s15, s16
 8003d76:	ee17 0a90 	vmov	r0, s15
 8003d7a:	f7fc fbed 	bl	8000558 <__aeabi_f2d>
 8003d7e:	4680      	mov	r8, r0
 8003d80:	4689      	mov	r9, r1

	sprintf(counter_buff, "FPS:  %.2f", timer_float);
 8003d82:	4602      	mov	r2, r0
 8003d84:	460b      	mov	r3, r1
 8003d86:	a802      	add	r0, sp, #8
 8003d88:	4930      	ldr	r1, [pc, #192]	; (8003e4c <PERFORMANCE_TEST+0x1bc>)
 8003d8a:	f000 ffa5 	bl	8004cd8 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 50, BLACK, 2, WHITE);
 8003d8e:	4623      	mov	r3, r4
 8003d90:	a802      	add	r0, sp, #8
 8003d92:	e9cd 5600 	strd	r5, r6, [sp]
 8003d96:	2232      	movs	r2, #50	; 0x32
 8003d98:	210a      	movs	r1, #10
 8003d9a:	f7ff fc31 	bl	8003600 <ILI9341_Draw_Text>
	double MB_PS = timer_float * 240 * 320 * 2 / 1000000;
 8003d9e:	4b2c      	ldr	r3, [pc, #176]	; (8003e50 <PERFORMANCE_TEST+0x1c0>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	4640      	mov	r0, r8
 8003da4:	4649      	mov	r1, r9
 8003da6:	f7fc fc2f 	bl	8000608 <__aeabi_dmul>
 8003daa:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <PERFORMANCE_TEST+0x1c4>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	f7fc fc2b 	bl	8000608 <__aeabi_dmul>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	f7fc fa71 	bl	800029c <__adddf3>
 8003dba:	a31d      	add	r3, pc, #116	; (adr r3, 8003e30 <PERFORMANCE_TEST+0x1a0>)
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	f7fc fd4c 	bl	800085c <__aeabi_ddiv>
 8003dc4:	4680      	mov	r8, r0
 8003dc6:	4689      	mov	r9, r1
	sprintf(counter_buff, "MB/S: %.2f", MB_PS);
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	a802      	add	r0, sp, #8
 8003dce:	4922      	ldr	r1, [pc, #136]	; (8003e58 <PERFORMANCE_TEST+0x1c8>)
 8003dd0:	f000 ff82 	bl	8004cd8 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 70, BLACK, 2, WHITE);
 8003dd4:	4623      	mov	r3, r4
 8003dd6:	a802      	add	r0, sp, #8
 8003dd8:	e9cd 5600 	strd	r5, r6, [sp]
 8003ddc:	2246      	movs	r2, #70	; 0x46
 8003dde:	210a      	movs	r1, #10
 8003de0:	f7ff fc0e 	bl	8003600 <ILI9341_Draw_Text>
	double SPI_utilized_percentage = (MB_PS / (6.25)) * 100; //50mbits / 8 bits
 8003de4:	4b1d      	ldr	r3, [pc, #116]	; (8003e5c <PERFORMANCE_TEST+0x1cc>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	4640      	mov	r0, r8
 8003dea:	4649      	mov	r1, r9
 8003dec:	f7fc fd36 	bl	800085c <__aeabi_ddiv>
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <PERFORMANCE_TEST+0x1d0>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	f7fc fc08 	bl	8000608 <__aeabi_dmul>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
	sprintf(counter_buff, "SPI Utilized: %.2f", SPI_utilized_percentage);
 8003dfc:	a802      	add	r0, sp, #8
 8003dfe:	4919      	ldr	r1, [pc, #100]	; (8003e64 <PERFORMANCE_TEST+0x1d4>)
 8003e00:	f000 ff6a 	bl	8004cd8 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
 8003e04:	4623      	mov	r3, r4
 8003e06:	225a      	movs	r2, #90	; 0x5a
 8003e08:	210a      	movs	r1, #10
 8003e0a:	a802      	add	r0, sp, #8
 8003e0c:	e9cd 5600 	strd	r5, r6, [sp]
 8003e10:	f7ff fbf6 	bl	8003600 <ILI9341_Draw_Text>
	HAL_Delay(10000);
 8003e14:	f242 7010 	movw	r0, #10000	; 0x2710
 8003e18:	f7fd fdde 	bl	80019d8 <HAL_Delay>

}
 8003e1c:	b00b      	add	sp, #44	; 0x2c
 8003e1e:	ecbd 8b02 	vpop	{d8}
 8003e22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e26:	2701      	movs	r7, #1
 8003e28:	e753      	b.n	8003cd2 <PERFORMANCE_TEST+0x42>
 8003e2a:	bf00      	nop
 8003e2c:	f3af 8000 	nop.w
 8003e30:	00000000 	.word	0x00000000
 8003e34:	412e8480 	.word	0x412e8480
 8003e38:	08008890 	.word	0x08008890
 8003e3c:	200003ac 	.word	0x200003ac
 8003e40:	080088ac 	.word	0x080088ac
 8003e44:	469c4000 	.word	0x469c4000
 8003e48:	080088c4 	.word	0x080088c4
 8003e4c:	080088d3 	.word	0x080088d3
 8003e50:	406e0000 	.word	0x406e0000
 8003e54:	40740000 	.word	0x40740000
 8003e58:	080088de 	.word	0x080088de
 8003e5c:	40190000 	.word	0x40190000
 8003e60:	40590000 	.word	0x40590000
 8003e64:	080088e9 	.word	0x080088e9

08003e68 <__cvt>:
 8003e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e6c:	ec55 4b10 	vmov	r4, r5, d0
 8003e70:	2d00      	cmp	r5, #0
 8003e72:	460e      	mov	r6, r1
 8003e74:	4619      	mov	r1, r3
 8003e76:	462b      	mov	r3, r5
 8003e78:	bfbb      	ittet	lt
 8003e7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003e7e:	461d      	movlt	r5, r3
 8003e80:	2300      	movge	r3, #0
 8003e82:	232d      	movlt	r3, #45	; 0x2d
 8003e84:	700b      	strb	r3, [r1, #0]
 8003e86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003e8c:	4691      	mov	r9, r2
 8003e8e:	f023 0820 	bic.w	r8, r3, #32
 8003e92:	bfbc      	itt	lt
 8003e94:	4622      	movlt	r2, r4
 8003e96:	4614      	movlt	r4, r2
 8003e98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e9c:	d005      	beq.n	8003eaa <__cvt+0x42>
 8003e9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003ea2:	d100      	bne.n	8003ea6 <__cvt+0x3e>
 8003ea4:	3601      	adds	r6, #1
 8003ea6:	2102      	movs	r1, #2
 8003ea8:	e000      	b.n	8003eac <__cvt+0x44>
 8003eaa:	2103      	movs	r1, #3
 8003eac:	ab03      	add	r3, sp, #12
 8003eae:	9301      	str	r3, [sp, #4]
 8003eb0:	ab02      	add	r3, sp, #8
 8003eb2:	9300      	str	r3, [sp, #0]
 8003eb4:	ec45 4b10 	vmov	d0, r4, r5
 8003eb8:	4653      	mov	r3, sl
 8003eba:	4632      	mov	r2, r6
 8003ebc:	f001 f8a8 	bl	8005010 <_dtoa_r>
 8003ec0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	d102      	bne.n	8003ece <__cvt+0x66>
 8003ec8:	f019 0f01 	tst.w	r9, #1
 8003ecc:	d022      	beq.n	8003f14 <__cvt+0xac>
 8003ece:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ed2:	eb07 0906 	add.w	r9, r7, r6
 8003ed6:	d110      	bne.n	8003efa <__cvt+0x92>
 8003ed8:	783b      	ldrb	r3, [r7, #0]
 8003eda:	2b30      	cmp	r3, #48	; 0x30
 8003edc:	d10a      	bne.n	8003ef4 <__cvt+0x8c>
 8003ede:	2200      	movs	r2, #0
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	4629      	mov	r1, r5
 8003ee6:	f7fc fdf7 	bl	8000ad8 <__aeabi_dcmpeq>
 8003eea:	b918      	cbnz	r0, 8003ef4 <__cvt+0x8c>
 8003eec:	f1c6 0601 	rsb	r6, r6, #1
 8003ef0:	f8ca 6000 	str.w	r6, [sl]
 8003ef4:	f8da 3000 	ldr.w	r3, [sl]
 8003ef8:	4499      	add	r9, r3
 8003efa:	2200      	movs	r2, #0
 8003efc:	2300      	movs	r3, #0
 8003efe:	4620      	mov	r0, r4
 8003f00:	4629      	mov	r1, r5
 8003f02:	f7fc fde9 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f06:	b108      	cbz	r0, 8003f0c <__cvt+0xa4>
 8003f08:	f8cd 900c 	str.w	r9, [sp, #12]
 8003f0c:	2230      	movs	r2, #48	; 0x30
 8003f0e:	9b03      	ldr	r3, [sp, #12]
 8003f10:	454b      	cmp	r3, r9
 8003f12:	d307      	bcc.n	8003f24 <__cvt+0xbc>
 8003f14:	9b03      	ldr	r3, [sp, #12]
 8003f16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f18:	1bdb      	subs	r3, r3, r7
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	b004      	add	sp, #16
 8003f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f24:	1c59      	adds	r1, r3, #1
 8003f26:	9103      	str	r1, [sp, #12]
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e7f0      	b.n	8003f0e <__cvt+0xa6>

08003f2c <__exponent>:
 8003f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2900      	cmp	r1, #0
 8003f32:	bfb8      	it	lt
 8003f34:	4249      	neglt	r1, r1
 8003f36:	f803 2b02 	strb.w	r2, [r3], #2
 8003f3a:	bfb4      	ite	lt
 8003f3c:	222d      	movlt	r2, #45	; 0x2d
 8003f3e:	222b      	movge	r2, #43	; 0x2b
 8003f40:	2909      	cmp	r1, #9
 8003f42:	7042      	strb	r2, [r0, #1]
 8003f44:	dd2a      	ble.n	8003f9c <__exponent+0x70>
 8003f46:	f10d 0207 	add.w	r2, sp, #7
 8003f4a:	4617      	mov	r7, r2
 8003f4c:	260a      	movs	r6, #10
 8003f4e:	4694      	mov	ip, r2
 8003f50:	fb91 f5f6 	sdiv	r5, r1, r6
 8003f54:	fb06 1415 	mls	r4, r6, r5, r1
 8003f58:	3430      	adds	r4, #48	; 0x30
 8003f5a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003f5e:	460c      	mov	r4, r1
 8003f60:	2c63      	cmp	r4, #99	; 0x63
 8003f62:	f102 32ff 	add.w	r2, r2, #4294967295
 8003f66:	4629      	mov	r1, r5
 8003f68:	dcf1      	bgt.n	8003f4e <__exponent+0x22>
 8003f6a:	3130      	adds	r1, #48	; 0x30
 8003f6c:	f1ac 0402 	sub.w	r4, ip, #2
 8003f70:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003f74:	1c41      	adds	r1, r0, #1
 8003f76:	4622      	mov	r2, r4
 8003f78:	42ba      	cmp	r2, r7
 8003f7a:	d30a      	bcc.n	8003f92 <__exponent+0x66>
 8003f7c:	f10d 0209 	add.w	r2, sp, #9
 8003f80:	eba2 020c 	sub.w	r2, r2, ip
 8003f84:	42bc      	cmp	r4, r7
 8003f86:	bf88      	it	hi
 8003f88:	2200      	movhi	r2, #0
 8003f8a:	4413      	add	r3, r2
 8003f8c:	1a18      	subs	r0, r3, r0
 8003f8e:	b003      	add	sp, #12
 8003f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f92:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003f96:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003f9a:	e7ed      	b.n	8003f78 <__exponent+0x4c>
 8003f9c:	2330      	movs	r3, #48	; 0x30
 8003f9e:	3130      	adds	r1, #48	; 0x30
 8003fa0:	7083      	strb	r3, [r0, #2]
 8003fa2:	70c1      	strb	r1, [r0, #3]
 8003fa4:	1d03      	adds	r3, r0, #4
 8003fa6:	e7f1      	b.n	8003f8c <__exponent+0x60>

08003fa8 <_printf_float>:
 8003fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fac:	ed2d 8b02 	vpush	{d8}
 8003fb0:	b08d      	sub	sp, #52	; 0x34
 8003fb2:	460c      	mov	r4, r1
 8003fb4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003fb8:	4616      	mov	r6, r2
 8003fba:	461f      	mov	r7, r3
 8003fbc:	4605      	mov	r5, r0
 8003fbe:	f000 ff11 	bl	8004de4 <_localeconv_r>
 8003fc2:	f8d0 a000 	ldr.w	sl, [r0]
 8003fc6:	4650      	mov	r0, sl
 8003fc8:	f7fc f95a 	bl	8000280 <strlen>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	930a      	str	r3, [sp, #40]	; 0x28
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	9305      	str	r3, [sp, #20]
 8003fd4:	f8d8 3000 	ldr.w	r3, [r8]
 8003fd8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003fdc:	3307      	adds	r3, #7
 8003fde:	f023 0307 	bic.w	r3, r3, #7
 8003fe2:	f103 0208 	add.w	r2, r3, #8
 8003fe6:	f8c8 2000 	str.w	r2, [r8]
 8003fea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003fee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003ff2:	9307      	str	r3, [sp, #28]
 8003ff4:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ff8:	ee08 0a10 	vmov	s16, r0
 8003ffc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004000:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004004:	4b9e      	ldr	r3, [pc, #632]	; (8004280 <_printf_float+0x2d8>)
 8004006:	f04f 32ff 	mov.w	r2, #4294967295
 800400a:	f7fc fd97 	bl	8000b3c <__aeabi_dcmpun>
 800400e:	bb88      	cbnz	r0, 8004074 <_printf_float+0xcc>
 8004010:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004014:	4b9a      	ldr	r3, [pc, #616]	; (8004280 <_printf_float+0x2d8>)
 8004016:	f04f 32ff 	mov.w	r2, #4294967295
 800401a:	f7fc fd71 	bl	8000b00 <__aeabi_dcmple>
 800401e:	bb48      	cbnz	r0, 8004074 <_printf_float+0xcc>
 8004020:	2200      	movs	r2, #0
 8004022:	2300      	movs	r3, #0
 8004024:	4640      	mov	r0, r8
 8004026:	4649      	mov	r1, r9
 8004028:	f7fc fd60 	bl	8000aec <__aeabi_dcmplt>
 800402c:	b110      	cbz	r0, 8004034 <_printf_float+0x8c>
 800402e:	232d      	movs	r3, #45	; 0x2d
 8004030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004034:	4a93      	ldr	r2, [pc, #588]	; (8004284 <_printf_float+0x2dc>)
 8004036:	4b94      	ldr	r3, [pc, #592]	; (8004288 <_printf_float+0x2e0>)
 8004038:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800403c:	bf94      	ite	ls
 800403e:	4690      	movls	r8, r2
 8004040:	4698      	movhi	r8, r3
 8004042:	2303      	movs	r3, #3
 8004044:	6123      	str	r3, [r4, #16]
 8004046:	9b05      	ldr	r3, [sp, #20]
 8004048:	f023 0304 	bic.w	r3, r3, #4
 800404c:	6023      	str	r3, [r4, #0]
 800404e:	f04f 0900 	mov.w	r9, #0
 8004052:	9700      	str	r7, [sp, #0]
 8004054:	4633      	mov	r3, r6
 8004056:	aa0b      	add	r2, sp, #44	; 0x2c
 8004058:	4621      	mov	r1, r4
 800405a:	4628      	mov	r0, r5
 800405c:	f000 f9da 	bl	8004414 <_printf_common>
 8004060:	3001      	adds	r0, #1
 8004062:	f040 8090 	bne.w	8004186 <_printf_float+0x1de>
 8004066:	f04f 30ff 	mov.w	r0, #4294967295
 800406a:	b00d      	add	sp, #52	; 0x34
 800406c:	ecbd 8b02 	vpop	{d8}
 8004070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004074:	4642      	mov	r2, r8
 8004076:	464b      	mov	r3, r9
 8004078:	4640      	mov	r0, r8
 800407a:	4649      	mov	r1, r9
 800407c:	f7fc fd5e 	bl	8000b3c <__aeabi_dcmpun>
 8004080:	b140      	cbz	r0, 8004094 <_printf_float+0xec>
 8004082:	464b      	mov	r3, r9
 8004084:	2b00      	cmp	r3, #0
 8004086:	bfbc      	itt	lt
 8004088:	232d      	movlt	r3, #45	; 0x2d
 800408a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800408e:	4a7f      	ldr	r2, [pc, #508]	; (800428c <_printf_float+0x2e4>)
 8004090:	4b7f      	ldr	r3, [pc, #508]	; (8004290 <_printf_float+0x2e8>)
 8004092:	e7d1      	b.n	8004038 <_printf_float+0x90>
 8004094:	6863      	ldr	r3, [r4, #4]
 8004096:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800409a:	9206      	str	r2, [sp, #24]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	d13f      	bne.n	8004120 <_printf_float+0x178>
 80040a0:	2306      	movs	r3, #6
 80040a2:	6063      	str	r3, [r4, #4]
 80040a4:	9b05      	ldr	r3, [sp, #20]
 80040a6:	6861      	ldr	r1, [r4, #4]
 80040a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80040ac:	2300      	movs	r3, #0
 80040ae:	9303      	str	r3, [sp, #12]
 80040b0:	ab0a      	add	r3, sp, #40	; 0x28
 80040b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80040b6:	ab09      	add	r3, sp, #36	; 0x24
 80040b8:	ec49 8b10 	vmov	d0, r8, r9
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	6022      	str	r2, [r4, #0]
 80040c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80040c4:	4628      	mov	r0, r5
 80040c6:	f7ff fecf 	bl	8003e68 <__cvt>
 80040ca:	9b06      	ldr	r3, [sp, #24]
 80040cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80040ce:	2b47      	cmp	r3, #71	; 0x47
 80040d0:	4680      	mov	r8, r0
 80040d2:	d108      	bne.n	80040e6 <_printf_float+0x13e>
 80040d4:	1cc8      	adds	r0, r1, #3
 80040d6:	db02      	blt.n	80040de <_printf_float+0x136>
 80040d8:	6863      	ldr	r3, [r4, #4]
 80040da:	4299      	cmp	r1, r3
 80040dc:	dd41      	ble.n	8004162 <_printf_float+0x1ba>
 80040de:	f1ab 0302 	sub.w	r3, fp, #2
 80040e2:	fa5f fb83 	uxtb.w	fp, r3
 80040e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80040ea:	d820      	bhi.n	800412e <_printf_float+0x186>
 80040ec:	3901      	subs	r1, #1
 80040ee:	465a      	mov	r2, fp
 80040f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040f4:	9109      	str	r1, [sp, #36]	; 0x24
 80040f6:	f7ff ff19 	bl	8003f2c <__exponent>
 80040fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040fc:	1813      	adds	r3, r2, r0
 80040fe:	2a01      	cmp	r2, #1
 8004100:	4681      	mov	r9, r0
 8004102:	6123      	str	r3, [r4, #16]
 8004104:	dc02      	bgt.n	800410c <_printf_float+0x164>
 8004106:	6822      	ldr	r2, [r4, #0]
 8004108:	07d2      	lsls	r2, r2, #31
 800410a:	d501      	bpl.n	8004110 <_printf_float+0x168>
 800410c:	3301      	adds	r3, #1
 800410e:	6123      	str	r3, [r4, #16]
 8004110:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004114:	2b00      	cmp	r3, #0
 8004116:	d09c      	beq.n	8004052 <_printf_float+0xaa>
 8004118:	232d      	movs	r3, #45	; 0x2d
 800411a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800411e:	e798      	b.n	8004052 <_printf_float+0xaa>
 8004120:	9a06      	ldr	r2, [sp, #24]
 8004122:	2a47      	cmp	r2, #71	; 0x47
 8004124:	d1be      	bne.n	80040a4 <_printf_float+0xfc>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1bc      	bne.n	80040a4 <_printf_float+0xfc>
 800412a:	2301      	movs	r3, #1
 800412c:	e7b9      	b.n	80040a2 <_printf_float+0xfa>
 800412e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004132:	d118      	bne.n	8004166 <_printf_float+0x1be>
 8004134:	2900      	cmp	r1, #0
 8004136:	6863      	ldr	r3, [r4, #4]
 8004138:	dd0b      	ble.n	8004152 <_printf_float+0x1aa>
 800413a:	6121      	str	r1, [r4, #16]
 800413c:	b913      	cbnz	r3, 8004144 <_printf_float+0x19c>
 800413e:	6822      	ldr	r2, [r4, #0]
 8004140:	07d0      	lsls	r0, r2, #31
 8004142:	d502      	bpl.n	800414a <_printf_float+0x1a2>
 8004144:	3301      	adds	r3, #1
 8004146:	440b      	add	r3, r1
 8004148:	6123      	str	r3, [r4, #16]
 800414a:	65a1      	str	r1, [r4, #88]	; 0x58
 800414c:	f04f 0900 	mov.w	r9, #0
 8004150:	e7de      	b.n	8004110 <_printf_float+0x168>
 8004152:	b913      	cbnz	r3, 800415a <_printf_float+0x1b2>
 8004154:	6822      	ldr	r2, [r4, #0]
 8004156:	07d2      	lsls	r2, r2, #31
 8004158:	d501      	bpl.n	800415e <_printf_float+0x1b6>
 800415a:	3302      	adds	r3, #2
 800415c:	e7f4      	b.n	8004148 <_printf_float+0x1a0>
 800415e:	2301      	movs	r3, #1
 8004160:	e7f2      	b.n	8004148 <_printf_float+0x1a0>
 8004162:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004168:	4299      	cmp	r1, r3
 800416a:	db05      	blt.n	8004178 <_printf_float+0x1d0>
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	6121      	str	r1, [r4, #16]
 8004170:	07d8      	lsls	r0, r3, #31
 8004172:	d5ea      	bpl.n	800414a <_printf_float+0x1a2>
 8004174:	1c4b      	adds	r3, r1, #1
 8004176:	e7e7      	b.n	8004148 <_printf_float+0x1a0>
 8004178:	2900      	cmp	r1, #0
 800417a:	bfd4      	ite	le
 800417c:	f1c1 0202 	rsble	r2, r1, #2
 8004180:	2201      	movgt	r2, #1
 8004182:	4413      	add	r3, r2
 8004184:	e7e0      	b.n	8004148 <_printf_float+0x1a0>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	055a      	lsls	r2, r3, #21
 800418a:	d407      	bmi.n	800419c <_printf_float+0x1f4>
 800418c:	6923      	ldr	r3, [r4, #16]
 800418e:	4642      	mov	r2, r8
 8004190:	4631      	mov	r1, r6
 8004192:	4628      	mov	r0, r5
 8004194:	47b8      	blx	r7
 8004196:	3001      	adds	r0, #1
 8004198:	d12c      	bne.n	80041f4 <_printf_float+0x24c>
 800419a:	e764      	b.n	8004066 <_printf_float+0xbe>
 800419c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80041a0:	f240 80e0 	bls.w	8004364 <_printf_float+0x3bc>
 80041a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80041a8:	2200      	movs	r2, #0
 80041aa:	2300      	movs	r3, #0
 80041ac:	f7fc fc94 	bl	8000ad8 <__aeabi_dcmpeq>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d034      	beq.n	800421e <_printf_float+0x276>
 80041b4:	4a37      	ldr	r2, [pc, #220]	; (8004294 <_printf_float+0x2ec>)
 80041b6:	2301      	movs	r3, #1
 80041b8:	4631      	mov	r1, r6
 80041ba:	4628      	mov	r0, r5
 80041bc:	47b8      	blx	r7
 80041be:	3001      	adds	r0, #1
 80041c0:	f43f af51 	beq.w	8004066 <_printf_float+0xbe>
 80041c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041c8:	429a      	cmp	r2, r3
 80041ca:	db02      	blt.n	80041d2 <_printf_float+0x22a>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	07d8      	lsls	r0, r3, #31
 80041d0:	d510      	bpl.n	80041f4 <_printf_float+0x24c>
 80041d2:	ee18 3a10 	vmov	r3, s16
 80041d6:	4652      	mov	r2, sl
 80041d8:	4631      	mov	r1, r6
 80041da:	4628      	mov	r0, r5
 80041dc:	47b8      	blx	r7
 80041de:	3001      	adds	r0, #1
 80041e0:	f43f af41 	beq.w	8004066 <_printf_float+0xbe>
 80041e4:	f04f 0800 	mov.w	r8, #0
 80041e8:	f104 091a 	add.w	r9, r4, #26
 80041ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041ee:	3b01      	subs	r3, #1
 80041f0:	4543      	cmp	r3, r8
 80041f2:	dc09      	bgt.n	8004208 <_printf_float+0x260>
 80041f4:	6823      	ldr	r3, [r4, #0]
 80041f6:	079b      	lsls	r3, r3, #30
 80041f8:	f100 8107 	bmi.w	800440a <_printf_float+0x462>
 80041fc:	68e0      	ldr	r0, [r4, #12]
 80041fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004200:	4298      	cmp	r0, r3
 8004202:	bfb8      	it	lt
 8004204:	4618      	movlt	r0, r3
 8004206:	e730      	b.n	800406a <_printf_float+0xc2>
 8004208:	2301      	movs	r3, #1
 800420a:	464a      	mov	r2, r9
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f af27 	beq.w	8004066 <_printf_float+0xbe>
 8004218:	f108 0801 	add.w	r8, r8, #1
 800421c:	e7e6      	b.n	80041ec <_printf_float+0x244>
 800421e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004220:	2b00      	cmp	r3, #0
 8004222:	dc39      	bgt.n	8004298 <_printf_float+0x2f0>
 8004224:	4a1b      	ldr	r2, [pc, #108]	; (8004294 <_printf_float+0x2ec>)
 8004226:	2301      	movs	r3, #1
 8004228:	4631      	mov	r1, r6
 800422a:	4628      	mov	r0, r5
 800422c:	47b8      	blx	r7
 800422e:	3001      	adds	r0, #1
 8004230:	f43f af19 	beq.w	8004066 <_printf_float+0xbe>
 8004234:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004238:	4313      	orrs	r3, r2
 800423a:	d102      	bne.n	8004242 <_printf_float+0x29a>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	07d9      	lsls	r1, r3, #31
 8004240:	d5d8      	bpl.n	80041f4 <_printf_float+0x24c>
 8004242:	ee18 3a10 	vmov	r3, s16
 8004246:	4652      	mov	r2, sl
 8004248:	4631      	mov	r1, r6
 800424a:	4628      	mov	r0, r5
 800424c:	47b8      	blx	r7
 800424e:	3001      	adds	r0, #1
 8004250:	f43f af09 	beq.w	8004066 <_printf_float+0xbe>
 8004254:	f04f 0900 	mov.w	r9, #0
 8004258:	f104 0a1a 	add.w	sl, r4, #26
 800425c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800425e:	425b      	negs	r3, r3
 8004260:	454b      	cmp	r3, r9
 8004262:	dc01      	bgt.n	8004268 <_printf_float+0x2c0>
 8004264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004266:	e792      	b.n	800418e <_printf_float+0x1e6>
 8004268:	2301      	movs	r3, #1
 800426a:	4652      	mov	r2, sl
 800426c:	4631      	mov	r1, r6
 800426e:	4628      	mov	r0, r5
 8004270:	47b8      	blx	r7
 8004272:	3001      	adds	r0, #1
 8004274:	f43f aef7 	beq.w	8004066 <_printf_float+0xbe>
 8004278:	f109 0901 	add.w	r9, r9, #1
 800427c:	e7ee      	b.n	800425c <_printf_float+0x2b4>
 800427e:	bf00      	nop
 8004280:	7fefffff 	.word	0x7fefffff
 8004284:	080088fc 	.word	0x080088fc
 8004288:	08008900 	.word	0x08008900
 800428c:	08008904 	.word	0x08008904
 8004290:	08008908 	.word	0x08008908
 8004294:	0800890c 	.word	0x0800890c
 8004298:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800429a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800429c:	429a      	cmp	r2, r3
 800429e:	bfa8      	it	ge
 80042a0:	461a      	movge	r2, r3
 80042a2:	2a00      	cmp	r2, #0
 80042a4:	4691      	mov	r9, r2
 80042a6:	dc37      	bgt.n	8004318 <_printf_float+0x370>
 80042a8:	f04f 0b00 	mov.w	fp, #0
 80042ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042b0:	f104 021a 	add.w	r2, r4, #26
 80042b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042b6:	9305      	str	r3, [sp, #20]
 80042b8:	eba3 0309 	sub.w	r3, r3, r9
 80042bc:	455b      	cmp	r3, fp
 80042be:	dc33      	bgt.n	8004328 <_printf_float+0x380>
 80042c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042c4:	429a      	cmp	r2, r3
 80042c6:	db3b      	blt.n	8004340 <_printf_float+0x398>
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	07da      	lsls	r2, r3, #31
 80042cc:	d438      	bmi.n	8004340 <_printf_float+0x398>
 80042ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80042d2:	eba2 0903 	sub.w	r9, r2, r3
 80042d6:	9b05      	ldr	r3, [sp, #20]
 80042d8:	1ad2      	subs	r2, r2, r3
 80042da:	4591      	cmp	r9, r2
 80042dc:	bfa8      	it	ge
 80042de:	4691      	movge	r9, r2
 80042e0:	f1b9 0f00 	cmp.w	r9, #0
 80042e4:	dc35      	bgt.n	8004352 <_printf_float+0x3aa>
 80042e6:	f04f 0800 	mov.w	r8, #0
 80042ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042ee:	f104 0a1a 	add.w	sl, r4, #26
 80042f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042f6:	1a9b      	subs	r3, r3, r2
 80042f8:	eba3 0309 	sub.w	r3, r3, r9
 80042fc:	4543      	cmp	r3, r8
 80042fe:	f77f af79 	ble.w	80041f4 <_printf_float+0x24c>
 8004302:	2301      	movs	r3, #1
 8004304:	4652      	mov	r2, sl
 8004306:	4631      	mov	r1, r6
 8004308:	4628      	mov	r0, r5
 800430a:	47b8      	blx	r7
 800430c:	3001      	adds	r0, #1
 800430e:	f43f aeaa 	beq.w	8004066 <_printf_float+0xbe>
 8004312:	f108 0801 	add.w	r8, r8, #1
 8004316:	e7ec      	b.n	80042f2 <_printf_float+0x34a>
 8004318:	4613      	mov	r3, r2
 800431a:	4631      	mov	r1, r6
 800431c:	4642      	mov	r2, r8
 800431e:	4628      	mov	r0, r5
 8004320:	47b8      	blx	r7
 8004322:	3001      	adds	r0, #1
 8004324:	d1c0      	bne.n	80042a8 <_printf_float+0x300>
 8004326:	e69e      	b.n	8004066 <_printf_float+0xbe>
 8004328:	2301      	movs	r3, #1
 800432a:	4631      	mov	r1, r6
 800432c:	4628      	mov	r0, r5
 800432e:	9205      	str	r2, [sp, #20]
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	f43f ae97 	beq.w	8004066 <_printf_float+0xbe>
 8004338:	9a05      	ldr	r2, [sp, #20]
 800433a:	f10b 0b01 	add.w	fp, fp, #1
 800433e:	e7b9      	b.n	80042b4 <_printf_float+0x30c>
 8004340:	ee18 3a10 	vmov	r3, s16
 8004344:	4652      	mov	r2, sl
 8004346:	4631      	mov	r1, r6
 8004348:	4628      	mov	r0, r5
 800434a:	47b8      	blx	r7
 800434c:	3001      	adds	r0, #1
 800434e:	d1be      	bne.n	80042ce <_printf_float+0x326>
 8004350:	e689      	b.n	8004066 <_printf_float+0xbe>
 8004352:	9a05      	ldr	r2, [sp, #20]
 8004354:	464b      	mov	r3, r9
 8004356:	4442      	add	r2, r8
 8004358:	4631      	mov	r1, r6
 800435a:	4628      	mov	r0, r5
 800435c:	47b8      	blx	r7
 800435e:	3001      	adds	r0, #1
 8004360:	d1c1      	bne.n	80042e6 <_printf_float+0x33e>
 8004362:	e680      	b.n	8004066 <_printf_float+0xbe>
 8004364:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004366:	2a01      	cmp	r2, #1
 8004368:	dc01      	bgt.n	800436e <_printf_float+0x3c6>
 800436a:	07db      	lsls	r3, r3, #31
 800436c:	d53a      	bpl.n	80043e4 <_printf_float+0x43c>
 800436e:	2301      	movs	r3, #1
 8004370:	4642      	mov	r2, r8
 8004372:	4631      	mov	r1, r6
 8004374:	4628      	mov	r0, r5
 8004376:	47b8      	blx	r7
 8004378:	3001      	adds	r0, #1
 800437a:	f43f ae74 	beq.w	8004066 <_printf_float+0xbe>
 800437e:	ee18 3a10 	vmov	r3, s16
 8004382:	4652      	mov	r2, sl
 8004384:	4631      	mov	r1, r6
 8004386:	4628      	mov	r0, r5
 8004388:	47b8      	blx	r7
 800438a:	3001      	adds	r0, #1
 800438c:	f43f ae6b 	beq.w	8004066 <_printf_float+0xbe>
 8004390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004394:	2200      	movs	r2, #0
 8004396:	2300      	movs	r3, #0
 8004398:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800439c:	f7fc fb9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80043a0:	b9d8      	cbnz	r0, 80043da <_printf_float+0x432>
 80043a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80043a6:	f108 0201 	add.w	r2, r8, #1
 80043aa:	4631      	mov	r1, r6
 80043ac:	4628      	mov	r0, r5
 80043ae:	47b8      	blx	r7
 80043b0:	3001      	adds	r0, #1
 80043b2:	d10e      	bne.n	80043d2 <_printf_float+0x42a>
 80043b4:	e657      	b.n	8004066 <_printf_float+0xbe>
 80043b6:	2301      	movs	r3, #1
 80043b8:	4652      	mov	r2, sl
 80043ba:	4631      	mov	r1, r6
 80043bc:	4628      	mov	r0, r5
 80043be:	47b8      	blx	r7
 80043c0:	3001      	adds	r0, #1
 80043c2:	f43f ae50 	beq.w	8004066 <_printf_float+0xbe>
 80043c6:	f108 0801 	add.w	r8, r8, #1
 80043ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043cc:	3b01      	subs	r3, #1
 80043ce:	4543      	cmp	r3, r8
 80043d0:	dcf1      	bgt.n	80043b6 <_printf_float+0x40e>
 80043d2:	464b      	mov	r3, r9
 80043d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043d8:	e6da      	b.n	8004190 <_printf_float+0x1e8>
 80043da:	f04f 0800 	mov.w	r8, #0
 80043de:	f104 0a1a 	add.w	sl, r4, #26
 80043e2:	e7f2      	b.n	80043ca <_printf_float+0x422>
 80043e4:	2301      	movs	r3, #1
 80043e6:	4642      	mov	r2, r8
 80043e8:	e7df      	b.n	80043aa <_printf_float+0x402>
 80043ea:	2301      	movs	r3, #1
 80043ec:	464a      	mov	r2, r9
 80043ee:	4631      	mov	r1, r6
 80043f0:	4628      	mov	r0, r5
 80043f2:	47b8      	blx	r7
 80043f4:	3001      	adds	r0, #1
 80043f6:	f43f ae36 	beq.w	8004066 <_printf_float+0xbe>
 80043fa:	f108 0801 	add.w	r8, r8, #1
 80043fe:	68e3      	ldr	r3, [r4, #12]
 8004400:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004402:	1a5b      	subs	r3, r3, r1
 8004404:	4543      	cmp	r3, r8
 8004406:	dcf0      	bgt.n	80043ea <_printf_float+0x442>
 8004408:	e6f8      	b.n	80041fc <_printf_float+0x254>
 800440a:	f04f 0800 	mov.w	r8, #0
 800440e:	f104 0919 	add.w	r9, r4, #25
 8004412:	e7f4      	b.n	80043fe <_printf_float+0x456>

08004414 <_printf_common>:
 8004414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004418:	4616      	mov	r6, r2
 800441a:	4699      	mov	r9, r3
 800441c:	688a      	ldr	r2, [r1, #8]
 800441e:	690b      	ldr	r3, [r1, #16]
 8004420:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004424:	4293      	cmp	r3, r2
 8004426:	bfb8      	it	lt
 8004428:	4613      	movlt	r3, r2
 800442a:	6033      	str	r3, [r6, #0]
 800442c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004430:	4607      	mov	r7, r0
 8004432:	460c      	mov	r4, r1
 8004434:	b10a      	cbz	r2, 800443a <_printf_common+0x26>
 8004436:	3301      	adds	r3, #1
 8004438:	6033      	str	r3, [r6, #0]
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	0699      	lsls	r1, r3, #26
 800443e:	bf42      	ittt	mi
 8004440:	6833      	ldrmi	r3, [r6, #0]
 8004442:	3302      	addmi	r3, #2
 8004444:	6033      	strmi	r3, [r6, #0]
 8004446:	6825      	ldr	r5, [r4, #0]
 8004448:	f015 0506 	ands.w	r5, r5, #6
 800444c:	d106      	bne.n	800445c <_printf_common+0x48>
 800444e:	f104 0a19 	add.w	sl, r4, #25
 8004452:	68e3      	ldr	r3, [r4, #12]
 8004454:	6832      	ldr	r2, [r6, #0]
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	42ab      	cmp	r3, r5
 800445a:	dc26      	bgt.n	80044aa <_printf_common+0x96>
 800445c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004460:	1e13      	subs	r3, r2, #0
 8004462:	6822      	ldr	r2, [r4, #0]
 8004464:	bf18      	it	ne
 8004466:	2301      	movne	r3, #1
 8004468:	0692      	lsls	r2, r2, #26
 800446a:	d42b      	bmi.n	80044c4 <_printf_common+0xb0>
 800446c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004470:	4649      	mov	r1, r9
 8004472:	4638      	mov	r0, r7
 8004474:	47c0      	blx	r8
 8004476:	3001      	adds	r0, #1
 8004478:	d01e      	beq.n	80044b8 <_printf_common+0xa4>
 800447a:	6823      	ldr	r3, [r4, #0]
 800447c:	6922      	ldr	r2, [r4, #16]
 800447e:	f003 0306 	and.w	r3, r3, #6
 8004482:	2b04      	cmp	r3, #4
 8004484:	bf02      	ittt	eq
 8004486:	68e5      	ldreq	r5, [r4, #12]
 8004488:	6833      	ldreq	r3, [r6, #0]
 800448a:	1aed      	subeq	r5, r5, r3
 800448c:	68a3      	ldr	r3, [r4, #8]
 800448e:	bf0c      	ite	eq
 8004490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004494:	2500      	movne	r5, #0
 8004496:	4293      	cmp	r3, r2
 8004498:	bfc4      	itt	gt
 800449a:	1a9b      	subgt	r3, r3, r2
 800449c:	18ed      	addgt	r5, r5, r3
 800449e:	2600      	movs	r6, #0
 80044a0:	341a      	adds	r4, #26
 80044a2:	42b5      	cmp	r5, r6
 80044a4:	d11a      	bne.n	80044dc <_printf_common+0xc8>
 80044a6:	2000      	movs	r0, #0
 80044a8:	e008      	b.n	80044bc <_printf_common+0xa8>
 80044aa:	2301      	movs	r3, #1
 80044ac:	4652      	mov	r2, sl
 80044ae:	4649      	mov	r1, r9
 80044b0:	4638      	mov	r0, r7
 80044b2:	47c0      	blx	r8
 80044b4:	3001      	adds	r0, #1
 80044b6:	d103      	bne.n	80044c0 <_printf_common+0xac>
 80044b8:	f04f 30ff 	mov.w	r0, #4294967295
 80044bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044c0:	3501      	adds	r5, #1
 80044c2:	e7c6      	b.n	8004452 <_printf_common+0x3e>
 80044c4:	18e1      	adds	r1, r4, r3
 80044c6:	1c5a      	adds	r2, r3, #1
 80044c8:	2030      	movs	r0, #48	; 0x30
 80044ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044ce:	4422      	add	r2, r4
 80044d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044d8:	3302      	adds	r3, #2
 80044da:	e7c7      	b.n	800446c <_printf_common+0x58>
 80044dc:	2301      	movs	r3, #1
 80044de:	4622      	mov	r2, r4
 80044e0:	4649      	mov	r1, r9
 80044e2:	4638      	mov	r0, r7
 80044e4:	47c0      	blx	r8
 80044e6:	3001      	adds	r0, #1
 80044e8:	d0e6      	beq.n	80044b8 <_printf_common+0xa4>
 80044ea:	3601      	adds	r6, #1
 80044ec:	e7d9      	b.n	80044a2 <_printf_common+0x8e>
	...

080044f0 <_printf_i>:
 80044f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044f4:	7e0f      	ldrb	r7, [r1, #24]
 80044f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044f8:	2f78      	cmp	r7, #120	; 0x78
 80044fa:	4691      	mov	r9, r2
 80044fc:	4680      	mov	r8, r0
 80044fe:	460c      	mov	r4, r1
 8004500:	469a      	mov	sl, r3
 8004502:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004506:	d807      	bhi.n	8004518 <_printf_i+0x28>
 8004508:	2f62      	cmp	r7, #98	; 0x62
 800450a:	d80a      	bhi.n	8004522 <_printf_i+0x32>
 800450c:	2f00      	cmp	r7, #0
 800450e:	f000 80d4 	beq.w	80046ba <_printf_i+0x1ca>
 8004512:	2f58      	cmp	r7, #88	; 0x58
 8004514:	f000 80c0 	beq.w	8004698 <_printf_i+0x1a8>
 8004518:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800451c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004520:	e03a      	b.n	8004598 <_printf_i+0xa8>
 8004522:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004526:	2b15      	cmp	r3, #21
 8004528:	d8f6      	bhi.n	8004518 <_printf_i+0x28>
 800452a:	a101      	add	r1, pc, #4	; (adr r1, 8004530 <_printf_i+0x40>)
 800452c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004530:	08004589 	.word	0x08004589
 8004534:	0800459d 	.word	0x0800459d
 8004538:	08004519 	.word	0x08004519
 800453c:	08004519 	.word	0x08004519
 8004540:	08004519 	.word	0x08004519
 8004544:	08004519 	.word	0x08004519
 8004548:	0800459d 	.word	0x0800459d
 800454c:	08004519 	.word	0x08004519
 8004550:	08004519 	.word	0x08004519
 8004554:	08004519 	.word	0x08004519
 8004558:	08004519 	.word	0x08004519
 800455c:	080046a1 	.word	0x080046a1
 8004560:	080045c9 	.word	0x080045c9
 8004564:	0800465b 	.word	0x0800465b
 8004568:	08004519 	.word	0x08004519
 800456c:	08004519 	.word	0x08004519
 8004570:	080046c3 	.word	0x080046c3
 8004574:	08004519 	.word	0x08004519
 8004578:	080045c9 	.word	0x080045c9
 800457c:	08004519 	.word	0x08004519
 8004580:	08004519 	.word	0x08004519
 8004584:	08004663 	.word	0x08004663
 8004588:	682b      	ldr	r3, [r5, #0]
 800458a:	1d1a      	adds	r2, r3, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	602a      	str	r2, [r5, #0]
 8004590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004594:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004598:	2301      	movs	r3, #1
 800459a:	e09f      	b.n	80046dc <_printf_i+0x1ec>
 800459c:	6820      	ldr	r0, [r4, #0]
 800459e:	682b      	ldr	r3, [r5, #0]
 80045a0:	0607      	lsls	r7, r0, #24
 80045a2:	f103 0104 	add.w	r1, r3, #4
 80045a6:	6029      	str	r1, [r5, #0]
 80045a8:	d501      	bpl.n	80045ae <_printf_i+0xbe>
 80045aa:	681e      	ldr	r6, [r3, #0]
 80045ac:	e003      	b.n	80045b6 <_printf_i+0xc6>
 80045ae:	0646      	lsls	r6, r0, #25
 80045b0:	d5fb      	bpl.n	80045aa <_printf_i+0xba>
 80045b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80045b6:	2e00      	cmp	r6, #0
 80045b8:	da03      	bge.n	80045c2 <_printf_i+0xd2>
 80045ba:	232d      	movs	r3, #45	; 0x2d
 80045bc:	4276      	negs	r6, r6
 80045be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045c2:	485a      	ldr	r0, [pc, #360]	; (800472c <_printf_i+0x23c>)
 80045c4:	230a      	movs	r3, #10
 80045c6:	e012      	b.n	80045ee <_printf_i+0xfe>
 80045c8:	682b      	ldr	r3, [r5, #0]
 80045ca:	6820      	ldr	r0, [r4, #0]
 80045cc:	1d19      	adds	r1, r3, #4
 80045ce:	6029      	str	r1, [r5, #0]
 80045d0:	0605      	lsls	r5, r0, #24
 80045d2:	d501      	bpl.n	80045d8 <_printf_i+0xe8>
 80045d4:	681e      	ldr	r6, [r3, #0]
 80045d6:	e002      	b.n	80045de <_printf_i+0xee>
 80045d8:	0641      	lsls	r1, r0, #25
 80045da:	d5fb      	bpl.n	80045d4 <_printf_i+0xe4>
 80045dc:	881e      	ldrh	r6, [r3, #0]
 80045de:	4853      	ldr	r0, [pc, #332]	; (800472c <_printf_i+0x23c>)
 80045e0:	2f6f      	cmp	r7, #111	; 0x6f
 80045e2:	bf0c      	ite	eq
 80045e4:	2308      	moveq	r3, #8
 80045e6:	230a      	movne	r3, #10
 80045e8:	2100      	movs	r1, #0
 80045ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045ee:	6865      	ldr	r5, [r4, #4]
 80045f0:	60a5      	str	r5, [r4, #8]
 80045f2:	2d00      	cmp	r5, #0
 80045f4:	bfa2      	ittt	ge
 80045f6:	6821      	ldrge	r1, [r4, #0]
 80045f8:	f021 0104 	bicge.w	r1, r1, #4
 80045fc:	6021      	strge	r1, [r4, #0]
 80045fe:	b90e      	cbnz	r6, 8004604 <_printf_i+0x114>
 8004600:	2d00      	cmp	r5, #0
 8004602:	d04b      	beq.n	800469c <_printf_i+0x1ac>
 8004604:	4615      	mov	r5, r2
 8004606:	fbb6 f1f3 	udiv	r1, r6, r3
 800460a:	fb03 6711 	mls	r7, r3, r1, r6
 800460e:	5dc7      	ldrb	r7, [r0, r7]
 8004610:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004614:	4637      	mov	r7, r6
 8004616:	42bb      	cmp	r3, r7
 8004618:	460e      	mov	r6, r1
 800461a:	d9f4      	bls.n	8004606 <_printf_i+0x116>
 800461c:	2b08      	cmp	r3, #8
 800461e:	d10b      	bne.n	8004638 <_printf_i+0x148>
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	07de      	lsls	r6, r3, #31
 8004624:	d508      	bpl.n	8004638 <_printf_i+0x148>
 8004626:	6923      	ldr	r3, [r4, #16]
 8004628:	6861      	ldr	r1, [r4, #4]
 800462a:	4299      	cmp	r1, r3
 800462c:	bfde      	ittt	le
 800462e:	2330      	movle	r3, #48	; 0x30
 8004630:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004634:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004638:	1b52      	subs	r2, r2, r5
 800463a:	6122      	str	r2, [r4, #16]
 800463c:	f8cd a000 	str.w	sl, [sp]
 8004640:	464b      	mov	r3, r9
 8004642:	aa03      	add	r2, sp, #12
 8004644:	4621      	mov	r1, r4
 8004646:	4640      	mov	r0, r8
 8004648:	f7ff fee4 	bl	8004414 <_printf_common>
 800464c:	3001      	adds	r0, #1
 800464e:	d14a      	bne.n	80046e6 <_printf_i+0x1f6>
 8004650:	f04f 30ff 	mov.w	r0, #4294967295
 8004654:	b004      	add	sp, #16
 8004656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	f043 0320 	orr.w	r3, r3, #32
 8004660:	6023      	str	r3, [r4, #0]
 8004662:	4833      	ldr	r0, [pc, #204]	; (8004730 <_printf_i+0x240>)
 8004664:	2778      	movs	r7, #120	; 0x78
 8004666:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	6829      	ldr	r1, [r5, #0]
 800466e:	061f      	lsls	r7, r3, #24
 8004670:	f851 6b04 	ldr.w	r6, [r1], #4
 8004674:	d402      	bmi.n	800467c <_printf_i+0x18c>
 8004676:	065f      	lsls	r7, r3, #25
 8004678:	bf48      	it	mi
 800467a:	b2b6      	uxthmi	r6, r6
 800467c:	07df      	lsls	r7, r3, #31
 800467e:	bf48      	it	mi
 8004680:	f043 0320 	orrmi.w	r3, r3, #32
 8004684:	6029      	str	r1, [r5, #0]
 8004686:	bf48      	it	mi
 8004688:	6023      	strmi	r3, [r4, #0]
 800468a:	b91e      	cbnz	r6, 8004694 <_printf_i+0x1a4>
 800468c:	6823      	ldr	r3, [r4, #0]
 800468e:	f023 0320 	bic.w	r3, r3, #32
 8004692:	6023      	str	r3, [r4, #0]
 8004694:	2310      	movs	r3, #16
 8004696:	e7a7      	b.n	80045e8 <_printf_i+0xf8>
 8004698:	4824      	ldr	r0, [pc, #144]	; (800472c <_printf_i+0x23c>)
 800469a:	e7e4      	b.n	8004666 <_printf_i+0x176>
 800469c:	4615      	mov	r5, r2
 800469e:	e7bd      	b.n	800461c <_printf_i+0x12c>
 80046a0:	682b      	ldr	r3, [r5, #0]
 80046a2:	6826      	ldr	r6, [r4, #0]
 80046a4:	6961      	ldr	r1, [r4, #20]
 80046a6:	1d18      	adds	r0, r3, #4
 80046a8:	6028      	str	r0, [r5, #0]
 80046aa:	0635      	lsls	r5, r6, #24
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	d501      	bpl.n	80046b4 <_printf_i+0x1c4>
 80046b0:	6019      	str	r1, [r3, #0]
 80046b2:	e002      	b.n	80046ba <_printf_i+0x1ca>
 80046b4:	0670      	lsls	r0, r6, #25
 80046b6:	d5fb      	bpl.n	80046b0 <_printf_i+0x1c0>
 80046b8:	8019      	strh	r1, [r3, #0]
 80046ba:	2300      	movs	r3, #0
 80046bc:	6123      	str	r3, [r4, #16]
 80046be:	4615      	mov	r5, r2
 80046c0:	e7bc      	b.n	800463c <_printf_i+0x14c>
 80046c2:	682b      	ldr	r3, [r5, #0]
 80046c4:	1d1a      	adds	r2, r3, #4
 80046c6:	602a      	str	r2, [r5, #0]
 80046c8:	681d      	ldr	r5, [r3, #0]
 80046ca:	6862      	ldr	r2, [r4, #4]
 80046cc:	2100      	movs	r1, #0
 80046ce:	4628      	mov	r0, r5
 80046d0:	f7fb fd86 	bl	80001e0 <memchr>
 80046d4:	b108      	cbz	r0, 80046da <_printf_i+0x1ea>
 80046d6:	1b40      	subs	r0, r0, r5
 80046d8:	6060      	str	r0, [r4, #4]
 80046da:	6863      	ldr	r3, [r4, #4]
 80046dc:	6123      	str	r3, [r4, #16]
 80046de:	2300      	movs	r3, #0
 80046e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046e4:	e7aa      	b.n	800463c <_printf_i+0x14c>
 80046e6:	6923      	ldr	r3, [r4, #16]
 80046e8:	462a      	mov	r2, r5
 80046ea:	4649      	mov	r1, r9
 80046ec:	4640      	mov	r0, r8
 80046ee:	47d0      	blx	sl
 80046f0:	3001      	adds	r0, #1
 80046f2:	d0ad      	beq.n	8004650 <_printf_i+0x160>
 80046f4:	6823      	ldr	r3, [r4, #0]
 80046f6:	079b      	lsls	r3, r3, #30
 80046f8:	d413      	bmi.n	8004722 <_printf_i+0x232>
 80046fa:	68e0      	ldr	r0, [r4, #12]
 80046fc:	9b03      	ldr	r3, [sp, #12]
 80046fe:	4298      	cmp	r0, r3
 8004700:	bfb8      	it	lt
 8004702:	4618      	movlt	r0, r3
 8004704:	e7a6      	b.n	8004654 <_printf_i+0x164>
 8004706:	2301      	movs	r3, #1
 8004708:	4632      	mov	r2, r6
 800470a:	4649      	mov	r1, r9
 800470c:	4640      	mov	r0, r8
 800470e:	47d0      	blx	sl
 8004710:	3001      	adds	r0, #1
 8004712:	d09d      	beq.n	8004650 <_printf_i+0x160>
 8004714:	3501      	adds	r5, #1
 8004716:	68e3      	ldr	r3, [r4, #12]
 8004718:	9903      	ldr	r1, [sp, #12]
 800471a:	1a5b      	subs	r3, r3, r1
 800471c:	42ab      	cmp	r3, r5
 800471e:	dcf2      	bgt.n	8004706 <_printf_i+0x216>
 8004720:	e7eb      	b.n	80046fa <_printf_i+0x20a>
 8004722:	2500      	movs	r5, #0
 8004724:	f104 0619 	add.w	r6, r4, #25
 8004728:	e7f5      	b.n	8004716 <_printf_i+0x226>
 800472a:	bf00      	nop
 800472c:	0800890e 	.word	0x0800890e
 8004730:	0800891f 	.word	0x0800891f

08004734 <_scanf_float>:
 8004734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004738:	b087      	sub	sp, #28
 800473a:	4617      	mov	r7, r2
 800473c:	9303      	str	r3, [sp, #12]
 800473e:	688b      	ldr	r3, [r1, #8]
 8004740:	1e5a      	subs	r2, r3, #1
 8004742:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004746:	bf83      	ittte	hi
 8004748:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800474c:	195b      	addhi	r3, r3, r5
 800474e:	9302      	strhi	r3, [sp, #8]
 8004750:	2300      	movls	r3, #0
 8004752:	bf86      	itte	hi
 8004754:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004758:	608b      	strhi	r3, [r1, #8]
 800475a:	9302      	strls	r3, [sp, #8]
 800475c:	680b      	ldr	r3, [r1, #0]
 800475e:	468b      	mov	fp, r1
 8004760:	2500      	movs	r5, #0
 8004762:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004766:	f84b 3b1c 	str.w	r3, [fp], #28
 800476a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800476e:	4680      	mov	r8, r0
 8004770:	460c      	mov	r4, r1
 8004772:	465e      	mov	r6, fp
 8004774:	46aa      	mov	sl, r5
 8004776:	46a9      	mov	r9, r5
 8004778:	9501      	str	r5, [sp, #4]
 800477a:	68a2      	ldr	r2, [r4, #8]
 800477c:	b152      	cbz	r2, 8004794 <_scanf_float+0x60>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	2b4e      	cmp	r3, #78	; 0x4e
 8004784:	d864      	bhi.n	8004850 <_scanf_float+0x11c>
 8004786:	2b40      	cmp	r3, #64	; 0x40
 8004788:	d83c      	bhi.n	8004804 <_scanf_float+0xd0>
 800478a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800478e:	b2c8      	uxtb	r0, r1
 8004790:	280e      	cmp	r0, #14
 8004792:	d93a      	bls.n	800480a <_scanf_float+0xd6>
 8004794:	f1b9 0f00 	cmp.w	r9, #0
 8004798:	d003      	beq.n	80047a2 <_scanf_float+0x6e>
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047a0:	6023      	str	r3, [r4, #0]
 80047a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047a6:	f1ba 0f01 	cmp.w	sl, #1
 80047aa:	f200 8113 	bhi.w	80049d4 <_scanf_float+0x2a0>
 80047ae:	455e      	cmp	r6, fp
 80047b0:	f200 8105 	bhi.w	80049be <_scanf_float+0x28a>
 80047b4:	2501      	movs	r5, #1
 80047b6:	4628      	mov	r0, r5
 80047b8:	b007      	add	sp, #28
 80047ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047be:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80047c2:	2a0d      	cmp	r2, #13
 80047c4:	d8e6      	bhi.n	8004794 <_scanf_float+0x60>
 80047c6:	a101      	add	r1, pc, #4	; (adr r1, 80047cc <_scanf_float+0x98>)
 80047c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80047cc:	0800490b 	.word	0x0800490b
 80047d0:	08004795 	.word	0x08004795
 80047d4:	08004795 	.word	0x08004795
 80047d8:	08004795 	.word	0x08004795
 80047dc:	0800496b 	.word	0x0800496b
 80047e0:	08004943 	.word	0x08004943
 80047e4:	08004795 	.word	0x08004795
 80047e8:	08004795 	.word	0x08004795
 80047ec:	08004919 	.word	0x08004919
 80047f0:	08004795 	.word	0x08004795
 80047f4:	08004795 	.word	0x08004795
 80047f8:	08004795 	.word	0x08004795
 80047fc:	08004795 	.word	0x08004795
 8004800:	080048d1 	.word	0x080048d1
 8004804:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004808:	e7db      	b.n	80047c2 <_scanf_float+0x8e>
 800480a:	290e      	cmp	r1, #14
 800480c:	d8c2      	bhi.n	8004794 <_scanf_float+0x60>
 800480e:	a001      	add	r0, pc, #4	; (adr r0, 8004814 <_scanf_float+0xe0>)
 8004810:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004814:	080048c3 	.word	0x080048c3
 8004818:	08004795 	.word	0x08004795
 800481c:	080048c3 	.word	0x080048c3
 8004820:	08004957 	.word	0x08004957
 8004824:	08004795 	.word	0x08004795
 8004828:	08004871 	.word	0x08004871
 800482c:	080048ad 	.word	0x080048ad
 8004830:	080048ad 	.word	0x080048ad
 8004834:	080048ad 	.word	0x080048ad
 8004838:	080048ad 	.word	0x080048ad
 800483c:	080048ad 	.word	0x080048ad
 8004840:	080048ad 	.word	0x080048ad
 8004844:	080048ad 	.word	0x080048ad
 8004848:	080048ad 	.word	0x080048ad
 800484c:	080048ad 	.word	0x080048ad
 8004850:	2b6e      	cmp	r3, #110	; 0x6e
 8004852:	d809      	bhi.n	8004868 <_scanf_float+0x134>
 8004854:	2b60      	cmp	r3, #96	; 0x60
 8004856:	d8b2      	bhi.n	80047be <_scanf_float+0x8a>
 8004858:	2b54      	cmp	r3, #84	; 0x54
 800485a:	d077      	beq.n	800494c <_scanf_float+0x218>
 800485c:	2b59      	cmp	r3, #89	; 0x59
 800485e:	d199      	bne.n	8004794 <_scanf_float+0x60>
 8004860:	2d07      	cmp	r5, #7
 8004862:	d197      	bne.n	8004794 <_scanf_float+0x60>
 8004864:	2508      	movs	r5, #8
 8004866:	e029      	b.n	80048bc <_scanf_float+0x188>
 8004868:	2b74      	cmp	r3, #116	; 0x74
 800486a:	d06f      	beq.n	800494c <_scanf_float+0x218>
 800486c:	2b79      	cmp	r3, #121	; 0x79
 800486e:	e7f6      	b.n	800485e <_scanf_float+0x12a>
 8004870:	6821      	ldr	r1, [r4, #0]
 8004872:	05c8      	lsls	r0, r1, #23
 8004874:	d51a      	bpl.n	80048ac <_scanf_float+0x178>
 8004876:	9b02      	ldr	r3, [sp, #8]
 8004878:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800487c:	6021      	str	r1, [r4, #0]
 800487e:	f109 0901 	add.w	r9, r9, #1
 8004882:	b11b      	cbz	r3, 800488c <_scanf_float+0x158>
 8004884:	3b01      	subs	r3, #1
 8004886:	3201      	adds	r2, #1
 8004888:	9302      	str	r3, [sp, #8]
 800488a:	60a2      	str	r2, [r4, #8]
 800488c:	68a3      	ldr	r3, [r4, #8]
 800488e:	3b01      	subs	r3, #1
 8004890:	60a3      	str	r3, [r4, #8]
 8004892:	6923      	ldr	r3, [r4, #16]
 8004894:	3301      	adds	r3, #1
 8004896:	6123      	str	r3, [r4, #16]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3b01      	subs	r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	f340 8084 	ble.w	80049ac <_scanf_float+0x278>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	3301      	adds	r3, #1
 80048a8:	603b      	str	r3, [r7, #0]
 80048aa:	e766      	b.n	800477a <_scanf_float+0x46>
 80048ac:	eb1a 0f05 	cmn.w	sl, r5
 80048b0:	f47f af70 	bne.w	8004794 <_scanf_float+0x60>
 80048b4:	6822      	ldr	r2, [r4, #0]
 80048b6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80048ba:	6022      	str	r2, [r4, #0]
 80048bc:	f806 3b01 	strb.w	r3, [r6], #1
 80048c0:	e7e4      	b.n	800488c <_scanf_float+0x158>
 80048c2:	6822      	ldr	r2, [r4, #0]
 80048c4:	0610      	lsls	r0, r2, #24
 80048c6:	f57f af65 	bpl.w	8004794 <_scanf_float+0x60>
 80048ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048ce:	e7f4      	b.n	80048ba <_scanf_float+0x186>
 80048d0:	f1ba 0f00 	cmp.w	sl, #0
 80048d4:	d10e      	bne.n	80048f4 <_scanf_float+0x1c0>
 80048d6:	f1b9 0f00 	cmp.w	r9, #0
 80048da:	d10e      	bne.n	80048fa <_scanf_float+0x1c6>
 80048dc:	6822      	ldr	r2, [r4, #0]
 80048de:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80048e2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80048e6:	d108      	bne.n	80048fa <_scanf_float+0x1c6>
 80048e8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80048ec:	6022      	str	r2, [r4, #0]
 80048ee:	f04f 0a01 	mov.w	sl, #1
 80048f2:	e7e3      	b.n	80048bc <_scanf_float+0x188>
 80048f4:	f1ba 0f02 	cmp.w	sl, #2
 80048f8:	d055      	beq.n	80049a6 <_scanf_float+0x272>
 80048fa:	2d01      	cmp	r5, #1
 80048fc:	d002      	beq.n	8004904 <_scanf_float+0x1d0>
 80048fe:	2d04      	cmp	r5, #4
 8004900:	f47f af48 	bne.w	8004794 <_scanf_float+0x60>
 8004904:	3501      	adds	r5, #1
 8004906:	b2ed      	uxtb	r5, r5
 8004908:	e7d8      	b.n	80048bc <_scanf_float+0x188>
 800490a:	f1ba 0f01 	cmp.w	sl, #1
 800490e:	f47f af41 	bne.w	8004794 <_scanf_float+0x60>
 8004912:	f04f 0a02 	mov.w	sl, #2
 8004916:	e7d1      	b.n	80048bc <_scanf_float+0x188>
 8004918:	b97d      	cbnz	r5, 800493a <_scanf_float+0x206>
 800491a:	f1b9 0f00 	cmp.w	r9, #0
 800491e:	f47f af3c 	bne.w	800479a <_scanf_float+0x66>
 8004922:	6822      	ldr	r2, [r4, #0]
 8004924:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004928:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800492c:	f47f af39 	bne.w	80047a2 <_scanf_float+0x6e>
 8004930:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004934:	6022      	str	r2, [r4, #0]
 8004936:	2501      	movs	r5, #1
 8004938:	e7c0      	b.n	80048bc <_scanf_float+0x188>
 800493a:	2d03      	cmp	r5, #3
 800493c:	d0e2      	beq.n	8004904 <_scanf_float+0x1d0>
 800493e:	2d05      	cmp	r5, #5
 8004940:	e7de      	b.n	8004900 <_scanf_float+0x1cc>
 8004942:	2d02      	cmp	r5, #2
 8004944:	f47f af26 	bne.w	8004794 <_scanf_float+0x60>
 8004948:	2503      	movs	r5, #3
 800494a:	e7b7      	b.n	80048bc <_scanf_float+0x188>
 800494c:	2d06      	cmp	r5, #6
 800494e:	f47f af21 	bne.w	8004794 <_scanf_float+0x60>
 8004952:	2507      	movs	r5, #7
 8004954:	e7b2      	b.n	80048bc <_scanf_float+0x188>
 8004956:	6822      	ldr	r2, [r4, #0]
 8004958:	0591      	lsls	r1, r2, #22
 800495a:	f57f af1b 	bpl.w	8004794 <_scanf_float+0x60>
 800495e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004962:	6022      	str	r2, [r4, #0]
 8004964:	f8cd 9004 	str.w	r9, [sp, #4]
 8004968:	e7a8      	b.n	80048bc <_scanf_float+0x188>
 800496a:	6822      	ldr	r2, [r4, #0]
 800496c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004970:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004974:	d006      	beq.n	8004984 <_scanf_float+0x250>
 8004976:	0550      	lsls	r0, r2, #21
 8004978:	f57f af0c 	bpl.w	8004794 <_scanf_float+0x60>
 800497c:	f1b9 0f00 	cmp.w	r9, #0
 8004980:	f43f af0f 	beq.w	80047a2 <_scanf_float+0x6e>
 8004984:	0591      	lsls	r1, r2, #22
 8004986:	bf58      	it	pl
 8004988:	9901      	ldrpl	r1, [sp, #4]
 800498a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800498e:	bf58      	it	pl
 8004990:	eba9 0101 	subpl.w	r1, r9, r1
 8004994:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004998:	bf58      	it	pl
 800499a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800499e:	6022      	str	r2, [r4, #0]
 80049a0:	f04f 0900 	mov.w	r9, #0
 80049a4:	e78a      	b.n	80048bc <_scanf_float+0x188>
 80049a6:	f04f 0a03 	mov.w	sl, #3
 80049aa:	e787      	b.n	80048bc <_scanf_float+0x188>
 80049ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80049b0:	4639      	mov	r1, r7
 80049b2:	4640      	mov	r0, r8
 80049b4:	4798      	blx	r3
 80049b6:	2800      	cmp	r0, #0
 80049b8:	f43f aedf 	beq.w	800477a <_scanf_float+0x46>
 80049bc:	e6ea      	b.n	8004794 <_scanf_float+0x60>
 80049be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049c6:	463a      	mov	r2, r7
 80049c8:	4640      	mov	r0, r8
 80049ca:	4798      	blx	r3
 80049cc:	6923      	ldr	r3, [r4, #16]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	6123      	str	r3, [r4, #16]
 80049d2:	e6ec      	b.n	80047ae <_scanf_float+0x7a>
 80049d4:	1e6b      	subs	r3, r5, #1
 80049d6:	2b06      	cmp	r3, #6
 80049d8:	d825      	bhi.n	8004a26 <_scanf_float+0x2f2>
 80049da:	2d02      	cmp	r5, #2
 80049dc:	d836      	bhi.n	8004a4c <_scanf_float+0x318>
 80049de:	455e      	cmp	r6, fp
 80049e0:	f67f aee8 	bls.w	80047b4 <_scanf_float+0x80>
 80049e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049e8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049ec:	463a      	mov	r2, r7
 80049ee:	4640      	mov	r0, r8
 80049f0:	4798      	blx	r3
 80049f2:	6923      	ldr	r3, [r4, #16]
 80049f4:	3b01      	subs	r3, #1
 80049f6:	6123      	str	r3, [r4, #16]
 80049f8:	e7f1      	b.n	80049de <_scanf_float+0x2aa>
 80049fa:	9802      	ldr	r0, [sp, #8]
 80049fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a00:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004a04:	9002      	str	r0, [sp, #8]
 8004a06:	463a      	mov	r2, r7
 8004a08:	4640      	mov	r0, r8
 8004a0a:	4798      	blx	r3
 8004a0c:	6923      	ldr	r3, [r4, #16]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a16:	fa5f fa8a 	uxtb.w	sl, sl
 8004a1a:	f1ba 0f02 	cmp.w	sl, #2
 8004a1e:	d1ec      	bne.n	80049fa <_scanf_float+0x2c6>
 8004a20:	3d03      	subs	r5, #3
 8004a22:	b2ed      	uxtb	r5, r5
 8004a24:	1b76      	subs	r6, r6, r5
 8004a26:	6823      	ldr	r3, [r4, #0]
 8004a28:	05da      	lsls	r2, r3, #23
 8004a2a:	d52f      	bpl.n	8004a8c <_scanf_float+0x358>
 8004a2c:	055b      	lsls	r3, r3, #21
 8004a2e:	d510      	bpl.n	8004a52 <_scanf_float+0x31e>
 8004a30:	455e      	cmp	r6, fp
 8004a32:	f67f aebf 	bls.w	80047b4 <_scanf_float+0x80>
 8004a36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a3e:	463a      	mov	r2, r7
 8004a40:	4640      	mov	r0, r8
 8004a42:	4798      	blx	r3
 8004a44:	6923      	ldr	r3, [r4, #16]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	6123      	str	r3, [r4, #16]
 8004a4a:	e7f1      	b.n	8004a30 <_scanf_float+0x2fc>
 8004a4c:	46aa      	mov	sl, r5
 8004a4e:	9602      	str	r6, [sp, #8]
 8004a50:	e7df      	b.n	8004a12 <_scanf_float+0x2de>
 8004a52:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004a56:	6923      	ldr	r3, [r4, #16]
 8004a58:	2965      	cmp	r1, #101	; 0x65
 8004a5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a5e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004a62:	6123      	str	r3, [r4, #16]
 8004a64:	d00c      	beq.n	8004a80 <_scanf_float+0x34c>
 8004a66:	2945      	cmp	r1, #69	; 0x45
 8004a68:	d00a      	beq.n	8004a80 <_scanf_float+0x34c>
 8004a6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a6e:	463a      	mov	r2, r7
 8004a70:	4640      	mov	r0, r8
 8004a72:	4798      	blx	r3
 8004a74:	6923      	ldr	r3, [r4, #16]
 8004a76:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	1eb5      	subs	r5, r6, #2
 8004a7e:	6123      	str	r3, [r4, #16]
 8004a80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a84:	463a      	mov	r2, r7
 8004a86:	4640      	mov	r0, r8
 8004a88:	4798      	blx	r3
 8004a8a:	462e      	mov	r6, r5
 8004a8c:	6825      	ldr	r5, [r4, #0]
 8004a8e:	f015 0510 	ands.w	r5, r5, #16
 8004a92:	d158      	bne.n	8004b46 <_scanf_float+0x412>
 8004a94:	7035      	strb	r5, [r6, #0]
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aa0:	d11c      	bne.n	8004adc <_scanf_float+0x3a8>
 8004aa2:	9b01      	ldr	r3, [sp, #4]
 8004aa4:	454b      	cmp	r3, r9
 8004aa6:	eba3 0209 	sub.w	r2, r3, r9
 8004aaa:	d124      	bne.n	8004af6 <_scanf_float+0x3c2>
 8004aac:	2200      	movs	r2, #0
 8004aae:	4659      	mov	r1, fp
 8004ab0:	4640      	mov	r0, r8
 8004ab2:	f002 fc59 	bl	8007368 <_strtod_r>
 8004ab6:	9b03      	ldr	r3, [sp, #12]
 8004ab8:	6821      	ldr	r1, [r4, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f011 0f02 	tst.w	r1, #2
 8004ac0:	ec57 6b10 	vmov	r6, r7, d0
 8004ac4:	f103 0204 	add.w	r2, r3, #4
 8004ac8:	d020      	beq.n	8004b0c <_scanf_float+0x3d8>
 8004aca:	9903      	ldr	r1, [sp, #12]
 8004acc:	600a      	str	r2, [r1, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	e9c3 6700 	strd	r6, r7, [r3]
 8004ad4:	68e3      	ldr	r3, [r4, #12]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	60e3      	str	r3, [r4, #12]
 8004ada:	e66c      	b.n	80047b6 <_scanf_float+0x82>
 8004adc:	9b04      	ldr	r3, [sp, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0e4      	beq.n	8004aac <_scanf_float+0x378>
 8004ae2:	9905      	ldr	r1, [sp, #20]
 8004ae4:	230a      	movs	r3, #10
 8004ae6:	462a      	mov	r2, r5
 8004ae8:	3101      	adds	r1, #1
 8004aea:	4640      	mov	r0, r8
 8004aec:	f002 fcc4 	bl	8007478 <_strtol_r>
 8004af0:	9b04      	ldr	r3, [sp, #16]
 8004af2:	9e05      	ldr	r6, [sp, #20]
 8004af4:	1ac2      	subs	r2, r0, r3
 8004af6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004afa:	429e      	cmp	r6, r3
 8004afc:	bf28      	it	cs
 8004afe:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004b02:	4912      	ldr	r1, [pc, #72]	; (8004b4c <_scanf_float+0x418>)
 8004b04:	4630      	mov	r0, r6
 8004b06:	f000 f8e7 	bl	8004cd8 <siprintf>
 8004b0a:	e7cf      	b.n	8004aac <_scanf_float+0x378>
 8004b0c:	f011 0f04 	tst.w	r1, #4
 8004b10:	9903      	ldr	r1, [sp, #12]
 8004b12:	600a      	str	r2, [r1, #0]
 8004b14:	d1db      	bne.n	8004ace <_scanf_float+0x39a>
 8004b16:	f8d3 8000 	ldr.w	r8, [r3]
 8004b1a:	ee10 2a10 	vmov	r2, s0
 8004b1e:	ee10 0a10 	vmov	r0, s0
 8004b22:	463b      	mov	r3, r7
 8004b24:	4639      	mov	r1, r7
 8004b26:	f7fc f809 	bl	8000b3c <__aeabi_dcmpun>
 8004b2a:	b128      	cbz	r0, 8004b38 <_scanf_float+0x404>
 8004b2c:	4808      	ldr	r0, [pc, #32]	; (8004b50 <_scanf_float+0x41c>)
 8004b2e:	f000 f9df 	bl	8004ef0 <nanf>
 8004b32:	ed88 0a00 	vstr	s0, [r8]
 8004b36:	e7cd      	b.n	8004ad4 <_scanf_float+0x3a0>
 8004b38:	4630      	mov	r0, r6
 8004b3a:	4639      	mov	r1, r7
 8004b3c:	f7fc f85c 	bl	8000bf8 <__aeabi_d2f>
 8004b40:	f8c8 0000 	str.w	r0, [r8]
 8004b44:	e7c6      	b.n	8004ad4 <_scanf_float+0x3a0>
 8004b46:	2500      	movs	r5, #0
 8004b48:	e635      	b.n	80047b6 <_scanf_float+0x82>
 8004b4a:	bf00      	nop
 8004b4c:	08008930 	.word	0x08008930
 8004b50:	08008cc5 	.word	0x08008cc5

08004b54 <std>:
 8004b54:	2300      	movs	r3, #0
 8004b56:	b510      	push	{r4, lr}
 8004b58:	4604      	mov	r4, r0
 8004b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8004b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b62:	6083      	str	r3, [r0, #8]
 8004b64:	8181      	strh	r1, [r0, #12]
 8004b66:	6643      	str	r3, [r0, #100]	; 0x64
 8004b68:	81c2      	strh	r2, [r0, #14]
 8004b6a:	6183      	str	r3, [r0, #24]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	2208      	movs	r2, #8
 8004b70:	305c      	adds	r0, #92	; 0x5c
 8004b72:	f000 f92e 	bl	8004dd2 <memset>
 8004b76:	4b0d      	ldr	r3, [pc, #52]	; (8004bac <std+0x58>)
 8004b78:	6263      	str	r3, [r4, #36]	; 0x24
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	; (8004bb0 <std+0x5c>)
 8004b7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b7e:	4b0d      	ldr	r3, [pc, #52]	; (8004bb4 <std+0x60>)
 8004b80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b82:	4b0d      	ldr	r3, [pc, #52]	; (8004bb8 <std+0x64>)
 8004b84:	6323      	str	r3, [r4, #48]	; 0x30
 8004b86:	4b0d      	ldr	r3, [pc, #52]	; (8004bbc <std+0x68>)
 8004b88:	6224      	str	r4, [r4, #32]
 8004b8a:	429c      	cmp	r4, r3
 8004b8c:	d006      	beq.n	8004b9c <std+0x48>
 8004b8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004b92:	4294      	cmp	r4, r2
 8004b94:	d002      	beq.n	8004b9c <std+0x48>
 8004b96:	33d0      	adds	r3, #208	; 0xd0
 8004b98:	429c      	cmp	r4, r3
 8004b9a:	d105      	bne.n	8004ba8 <std+0x54>
 8004b9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ba4:	f000 b992 	b.w	8004ecc <__retarget_lock_init_recursive>
 8004ba8:	bd10      	pop	{r4, pc}
 8004baa:	bf00      	nop
 8004bac:	08004d19 	.word	0x08004d19
 8004bb0:	08004d3b 	.word	0x08004d3b
 8004bb4:	08004d73 	.word	0x08004d73
 8004bb8:	08004d97 	.word	0x08004d97
 8004bbc:	200004ec 	.word	0x200004ec

08004bc0 <stdio_exit_handler>:
 8004bc0:	4a02      	ldr	r2, [pc, #8]	; (8004bcc <stdio_exit_handler+0xc>)
 8004bc2:	4903      	ldr	r1, [pc, #12]	; (8004bd0 <stdio_exit_handler+0x10>)
 8004bc4:	4803      	ldr	r0, [pc, #12]	; (8004bd4 <stdio_exit_handler+0x14>)
 8004bc6:	f000 b869 	b.w	8004c9c <_fwalk_sglue>
 8004bca:	bf00      	nop
 8004bcc:	20000010 	.word	0x20000010
 8004bd0:	08007839 	.word	0x08007839
 8004bd4:	2000001c 	.word	0x2000001c

08004bd8 <cleanup_stdio>:
 8004bd8:	6841      	ldr	r1, [r0, #4]
 8004bda:	4b0c      	ldr	r3, [pc, #48]	; (8004c0c <cleanup_stdio+0x34>)
 8004bdc:	4299      	cmp	r1, r3
 8004bde:	b510      	push	{r4, lr}
 8004be0:	4604      	mov	r4, r0
 8004be2:	d001      	beq.n	8004be8 <cleanup_stdio+0x10>
 8004be4:	f002 fe28 	bl	8007838 <_fflush_r>
 8004be8:	68a1      	ldr	r1, [r4, #8]
 8004bea:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <cleanup_stdio+0x38>)
 8004bec:	4299      	cmp	r1, r3
 8004bee:	d002      	beq.n	8004bf6 <cleanup_stdio+0x1e>
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f002 fe21 	bl	8007838 <_fflush_r>
 8004bf6:	68e1      	ldr	r1, [r4, #12]
 8004bf8:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <cleanup_stdio+0x3c>)
 8004bfa:	4299      	cmp	r1, r3
 8004bfc:	d004      	beq.n	8004c08 <cleanup_stdio+0x30>
 8004bfe:	4620      	mov	r0, r4
 8004c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c04:	f002 be18 	b.w	8007838 <_fflush_r>
 8004c08:	bd10      	pop	{r4, pc}
 8004c0a:	bf00      	nop
 8004c0c:	200004ec 	.word	0x200004ec
 8004c10:	20000554 	.word	0x20000554
 8004c14:	200005bc 	.word	0x200005bc

08004c18 <global_stdio_init.part.0>:
 8004c18:	b510      	push	{r4, lr}
 8004c1a:	4b0b      	ldr	r3, [pc, #44]	; (8004c48 <global_stdio_init.part.0+0x30>)
 8004c1c:	4c0b      	ldr	r4, [pc, #44]	; (8004c4c <global_stdio_init.part.0+0x34>)
 8004c1e:	4a0c      	ldr	r2, [pc, #48]	; (8004c50 <global_stdio_init.part.0+0x38>)
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	4620      	mov	r0, r4
 8004c24:	2200      	movs	r2, #0
 8004c26:	2104      	movs	r1, #4
 8004c28:	f7ff ff94 	bl	8004b54 <std>
 8004c2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004c30:	2201      	movs	r2, #1
 8004c32:	2109      	movs	r1, #9
 8004c34:	f7ff ff8e 	bl	8004b54 <std>
 8004c38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c42:	2112      	movs	r1, #18
 8004c44:	f7ff bf86 	b.w	8004b54 <std>
 8004c48:	20000624 	.word	0x20000624
 8004c4c:	200004ec 	.word	0x200004ec
 8004c50:	08004bc1 	.word	0x08004bc1

08004c54 <__sfp_lock_acquire>:
 8004c54:	4801      	ldr	r0, [pc, #4]	; (8004c5c <__sfp_lock_acquire+0x8>)
 8004c56:	f000 b93a 	b.w	8004ece <__retarget_lock_acquire_recursive>
 8004c5a:	bf00      	nop
 8004c5c:	2000062d 	.word	0x2000062d

08004c60 <__sfp_lock_release>:
 8004c60:	4801      	ldr	r0, [pc, #4]	; (8004c68 <__sfp_lock_release+0x8>)
 8004c62:	f000 b935 	b.w	8004ed0 <__retarget_lock_release_recursive>
 8004c66:	bf00      	nop
 8004c68:	2000062d 	.word	0x2000062d

08004c6c <__sinit>:
 8004c6c:	b510      	push	{r4, lr}
 8004c6e:	4604      	mov	r4, r0
 8004c70:	f7ff fff0 	bl	8004c54 <__sfp_lock_acquire>
 8004c74:	6a23      	ldr	r3, [r4, #32]
 8004c76:	b11b      	cbz	r3, 8004c80 <__sinit+0x14>
 8004c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c7c:	f7ff bff0 	b.w	8004c60 <__sfp_lock_release>
 8004c80:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <__sinit+0x28>)
 8004c82:	6223      	str	r3, [r4, #32]
 8004c84:	4b04      	ldr	r3, [pc, #16]	; (8004c98 <__sinit+0x2c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f5      	bne.n	8004c78 <__sinit+0xc>
 8004c8c:	f7ff ffc4 	bl	8004c18 <global_stdio_init.part.0>
 8004c90:	e7f2      	b.n	8004c78 <__sinit+0xc>
 8004c92:	bf00      	nop
 8004c94:	08004bd9 	.word	0x08004bd9
 8004c98:	20000624 	.word	0x20000624

08004c9c <_fwalk_sglue>:
 8004c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ca0:	4607      	mov	r7, r0
 8004ca2:	4688      	mov	r8, r1
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	2600      	movs	r6, #0
 8004ca8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cac:	f1b9 0901 	subs.w	r9, r9, #1
 8004cb0:	d505      	bpl.n	8004cbe <_fwalk_sglue+0x22>
 8004cb2:	6824      	ldr	r4, [r4, #0]
 8004cb4:	2c00      	cmp	r4, #0
 8004cb6:	d1f7      	bne.n	8004ca8 <_fwalk_sglue+0xc>
 8004cb8:	4630      	mov	r0, r6
 8004cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cbe:	89ab      	ldrh	r3, [r5, #12]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d907      	bls.n	8004cd4 <_fwalk_sglue+0x38>
 8004cc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	d003      	beq.n	8004cd4 <_fwalk_sglue+0x38>
 8004ccc:	4629      	mov	r1, r5
 8004cce:	4638      	mov	r0, r7
 8004cd0:	47c0      	blx	r8
 8004cd2:	4306      	orrs	r6, r0
 8004cd4:	3568      	adds	r5, #104	; 0x68
 8004cd6:	e7e9      	b.n	8004cac <_fwalk_sglue+0x10>

08004cd8 <siprintf>:
 8004cd8:	b40e      	push	{r1, r2, r3}
 8004cda:	b500      	push	{lr}
 8004cdc:	b09c      	sub	sp, #112	; 0x70
 8004cde:	ab1d      	add	r3, sp, #116	; 0x74
 8004ce0:	9002      	str	r0, [sp, #8]
 8004ce2:	9006      	str	r0, [sp, #24]
 8004ce4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ce8:	4809      	ldr	r0, [pc, #36]	; (8004d10 <siprintf+0x38>)
 8004cea:	9107      	str	r1, [sp, #28]
 8004cec:	9104      	str	r1, [sp, #16]
 8004cee:	4909      	ldr	r1, [pc, #36]	; (8004d14 <siprintf+0x3c>)
 8004cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cf4:	9105      	str	r1, [sp, #20]
 8004cf6:	6800      	ldr	r0, [r0, #0]
 8004cf8:	9301      	str	r3, [sp, #4]
 8004cfa:	a902      	add	r1, sp, #8
 8004cfc:	f002 fc18 	bl	8007530 <_svfiprintf_r>
 8004d00:	9b02      	ldr	r3, [sp, #8]
 8004d02:	2200      	movs	r2, #0
 8004d04:	701a      	strb	r2, [r3, #0]
 8004d06:	b01c      	add	sp, #112	; 0x70
 8004d08:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d0c:	b003      	add	sp, #12
 8004d0e:	4770      	bx	lr
 8004d10:	20000068 	.word	0x20000068
 8004d14:	ffff0208 	.word	0xffff0208

08004d18 <__sread>:
 8004d18:	b510      	push	{r4, lr}
 8004d1a:	460c      	mov	r4, r1
 8004d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d20:	f000 f886 	bl	8004e30 <_read_r>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	bfab      	itete	ge
 8004d28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d2a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d2c:	181b      	addge	r3, r3, r0
 8004d2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d32:	bfac      	ite	ge
 8004d34:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d36:	81a3      	strhlt	r3, [r4, #12]
 8004d38:	bd10      	pop	{r4, pc}

08004d3a <__swrite>:
 8004d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d3e:	461f      	mov	r7, r3
 8004d40:	898b      	ldrh	r3, [r1, #12]
 8004d42:	05db      	lsls	r3, r3, #23
 8004d44:	4605      	mov	r5, r0
 8004d46:	460c      	mov	r4, r1
 8004d48:	4616      	mov	r6, r2
 8004d4a:	d505      	bpl.n	8004d58 <__swrite+0x1e>
 8004d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d50:	2302      	movs	r3, #2
 8004d52:	2200      	movs	r2, #0
 8004d54:	f000 f85a 	bl	8004e0c <_lseek_r>
 8004d58:	89a3      	ldrh	r3, [r4, #12]
 8004d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d62:	81a3      	strh	r3, [r4, #12]
 8004d64:	4632      	mov	r2, r6
 8004d66:	463b      	mov	r3, r7
 8004d68:	4628      	mov	r0, r5
 8004d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d6e:	f000 b871 	b.w	8004e54 <_write_r>

08004d72 <__sseek>:
 8004d72:	b510      	push	{r4, lr}
 8004d74:	460c      	mov	r4, r1
 8004d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d7a:	f000 f847 	bl	8004e0c <_lseek_r>
 8004d7e:	1c43      	adds	r3, r0, #1
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	bf15      	itete	ne
 8004d84:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d8e:	81a3      	strheq	r3, [r4, #12]
 8004d90:	bf18      	it	ne
 8004d92:	81a3      	strhne	r3, [r4, #12]
 8004d94:	bd10      	pop	{r4, pc}

08004d96 <__sclose>:
 8004d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d9a:	f000 b827 	b.w	8004dec <_close_r>

08004d9e <memmove>:
 8004d9e:	4288      	cmp	r0, r1
 8004da0:	b510      	push	{r4, lr}
 8004da2:	eb01 0402 	add.w	r4, r1, r2
 8004da6:	d902      	bls.n	8004dae <memmove+0x10>
 8004da8:	4284      	cmp	r4, r0
 8004daa:	4623      	mov	r3, r4
 8004dac:	d807      	bhi.n	8004dbe <memmove+0x20>
 8004dae:	1e43      	subs	r3, r0, #1
 8004db0:	42a1      	cmp	r1, r4
 8004db2:	d008      	beq.n	8004dc6 <memmove+0x28>
 8004db4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004db8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004dbc:	e7f8      	b.n	8004db0 <memmove+0x12>
 8004dbe:	4402      	add	r2, r0
 8004dc0:	4601      	mov	r1, r0
 8004dc2:	428a      	cmp	r2, r1
 8004dc4:	d100      	bne.n	8004dc8 <memmove+0x2a>
 8004dc6:	bd10      	pop	{r4, pc}
 8004dc8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004dcc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004dd0:	e7f7      	b.n	8004dc2 <memmove+0x24>

08004dd2 <memset>:
 8004dd2:	4402      	add	r2, r0
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d100      	bne.n	8004ddc <memset+0xa>
 8004dda:	4770      	bx	lr
 8004ddc:	f803 1b01 	strb.w	r1, [r3], #1
 8004de0:	e7f9      	b.n	8004dd6 <memset+0x4>
	...

08004de4 <_localeconv_r>:
 8004de4:	4800      	ldr	r0, [pc, #0]	; (8004de8 <_localeconv_r+0x4>)
 8004de6:	4770      	bx	lr
 8004de8:	2000015c 	.word	0x2000015c

08004dec <_close_r>:
 8004dec:	b538      	push	{r3, r4, r5, lr}
 8004dee:	4d06      	ldr	r5, [pc, #24]	; (8004e08 <_close_r+0x1c>)
 8004df0:	2300      	movs	r3, #0
 8004df2:	4604      	mov	r4, r0
 8004df4:	4608      	mov	r0, r1
 8004df6:	602b      	str	r3, [r5, #0]
 8004df8:	f7fc fc36 	bl	8001668 <_close>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d102      	bne.n	8004e06 <_close_r+0x1a>
 8004e00:	682b      	ldr	r3, [r5, #0]
 8004e02:	b103      	cbz	r3, 8004e06 <_close_r+0x1a>
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	bd38      	pop	{r3, r4, r5, pc}
 8004e08:	20000628 	.word	0x20000628

08004e0c <_lseek_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	4d07      	ldr	r5, [pc, #28]	; (8004e2c <_lseek_r+0x20>)
 8004e10:	4604      	mov	r4, r0
 8004e12:	4608      	mov	r0, r1
 8004e14:	4611      	mov	r1, r2
 8004e16:	2200      	movs	r2, #0
 8004e18:	602a      	str	r2, [r5, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f7fc fc2e 	bl	800167c <_lseek>
 8004e20:	1c43      	adds	r3, r0, #1
 8004e22:	d102      	bne.n	8004e2a <_lseek_r+0x1e>
 8004e24:	682b      	ldr	r3, [r5, #0]
 8004e26:	b103      	cbz	r3, 8004e2a <_lseek_r+0x1e>
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	bd38      	pop	{r3, r4, r5, pc}
 8004e2c:	20000628 	.word	0x20000628

08004e30 <_read_r>:
 8004e30:	b538      	push	{r3, r4, r5, lr}
 8004e32:	4d07      	ldr	r5, [pc, #28]	; (8004e50 <_read_r+0x20>)
 8004e34:	4604      	mov	r4, r0
 8004e36:	4608      	mov	r0, r1
 8004e38:	4611      	mov	r1, r2
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	602a      	str	r2, [r5, #0]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	f7fc fbf6 	bl	8001630 <_read>
 8004e44:	1c43      	adds	r3, r0, #1
 8004e46:	d102      	bne.n	8004e4e <_read_r+0x1e>
 8004e48:	682b      	ldr	r3, [r5, #0]
 8004e4a:	b103      	cbz	r3, 8004e4e <_read_r+0x1e>
 8004e4c:	6023      	str	r3, [r4, #0]
 8004e4e:	bd38      	pop	{r3, r4, r5, pc}
 8004e50:	20000628 	.word	0x20000628

08004e54 <_write_r>:
 8004e54:	b538      	push	{r3, r4, r5, lr}
 8004e56:	4d07      	ldr	r5, [pc, #28]	; (8004e74 <_write_r+0x20>)
 8004e58:	4604      	mov	r4, r0
 8004e5a:	4608      	mov	r0, r1
 8004e5c:	4611      	mov	r1, r2
 8004e5e:	2200      	movs	r2, #0
 8004e60:	602a      	str	r2, [r5, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	f7fc fbf2 	bl	800164c <_write>
 8004e68:	1c43      	adds	r3, r0, #1
 8004e6a:	d102      	bne.n	8004e72 <_write_r+0x1e>
 8004e6c:	682b      	ldr	r3, [r5, #0]
 8004e6e:	b103      	cbz	r3, 8004e72 <_write_r+0x1e>
 8004e70:	6023      	str	r3, [r4, #0]
 8004e72:	bd38      	pop	{r3, r4, r5, pc}
 8004e74:	20000628 	.word	0x20000628

08004e78 <__errno>:
 8004e78:	4b01      	ldr	r3, [pc, #4]	; (8004e80 <__errno+0x8>)
 8004e7a:	6818      	ldr	r0, [r3, #0]
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	20000068 	.word	0x20000068

08004e84 <__libc_init_array>:
 8004e84:	b570      	push	{r4, r5, r6, lr}
 8004e86:	4d0d      	ldr	r5, [pc, #52]	; (8004ebc <__libc_init_array+0x38>)
 8004e88:	4c0d      	ldr	r4, [pc, #52]	; (8004ec0 <__libc_init_array+0x3c>)
 8004e8a:	1b64      	subs	r4, r4, r5
 8004e8c:	10a4      	asrs	r4, r4, #2
 8004e8e:	2600      	movs	r6, #0
 8004e90:	42a6      	cmp	r6, r4
 8004e92:	d109      	bne.n	8004ea8 <__libc_init_array+0x24>
 8004e94:	4d0b      	ldr	r5, [pc, #44]	; (8004ec4 <__libc_init_array+0x40>)
 8004e96:	4c0c      	ldr	r4, [pc, #48]	; (8004ec8 <__libc_init_array+0x44>)
 8004e98:	f003 fbbe 	bl	8008618 <_init>
 8004e9c:	1b64      	subs	r4, r4, r5
 8004e9e:	10a4      	asrs	r4, r4, #2
 8004ea0:	2600      	movs	r6, #0
 8004ea2:	42a6      	cmp	r6, r4
 8004ea4:	d105      	bne.n	8004eb2 <__libc_init_array+0x2e>
 8004ea6:	bd70      	pop	{r4, r5, r6, pc}
 8004ea8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eac:	4798      	blx	r3
 8004eae:	3601      	adds	r6, #1
 8004eb0:	e7ee      	b.n	8004e90 <__libc_init_array+0xc>
 8004eb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eb6:	4798      	blx	r3
 8004eb8:	3601      	adds	r6, #1
 8004eba:	e7f2      	b.n	8004ea2 <__libc_init_array+0x1e>
 8004ebc:	08008d30 	.word	0x08008d30
 8004ec0:	08008d30 	.word	0x08008d30
 8004ec4:	08008d30 	.word	0x08008d30
 8004ec8:	08008d34 	.word	0x08008d34

08004ecc <__retarget_lock_init_recursive>:
 8004ecc:	4770      	bx	lr

08004ece <__retarget_lock_acquire_recursive>:
 8004ece:	4770      	bx	lr

08004ed0 <__retarget_lock_release_recursive>:
 8004ed0:	4770      	bx	lr

08004ed2 <memcpy>:
 8004ed2:	440a      	add	r2, r1
 8004ed4:	4291      	cmp	r1, r2
 8004ed6:	f100 33ff 	add.w	r3, r0, #4294967295
 8004eda:	d100      	bne.n	8004ede <memcpy+0xc>
 8004edc:	4770      	bx	lr
 8004ede:	b510      	push	{r4, lr}
 8004ee0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ee4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ee8:	4291      	cmp	r1, r2
 8004eea:	d1f9      	bne.n	8004ee0 <memcpy+0xe>
 8004eec:	bd10      	pop	{r4, pc}
	...

08004ef0 <nanf>:
 8004ef0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004ef8 <nanf+0x8>
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	7fc00000 	.word	0x7fc00000

08004efc <quorem>:
 8004efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f00:	6903      	ldr	r3, [r0, #16]
 8004f02:	690c      	ldr	r4, [r1, #16]
 8004f04:	42a3      	cmp	r3, r4
 8004f06:	4607      	mov	r7, r0
 8004f08:	db7e      	blt.n	8005008 <quorem+0x10c>
 8004f0a:	3c01      	subs	r4, #1
 8004f0c:	f101 0814 	add.w	r8, r1, #20
 8004f10:	f100 0514 	add.w	r5, r0, #20
 8004f14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f18:	9301      	str	r3, [sp, #4]
 8004f1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f22:	3301      	adds	r3, #1
 8004f24:	429a      	cmp	r2, r3
 8004f26:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004f2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f2e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f32:	d331      	bcc.n	8004f98 <quorem+0x9c>
 8004f34:	f04f 0e00 	mov.w	lr, #0
 8004f38:	4640      	mov	r0, r8
 8004f3a:	46ac      	mov	ip, r5
 8004f3c:	46f2      	mov	sl, lr
 8004f3e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004f42:	b293      	uxth	r3, r2
 8004f44:	fb06 e303 	mla	r3, r6, r3, lr
 8004f48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f4c:	0c1a      	lsrs	r2, r3, #16
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	ebaa 0303 	sub.w	r3, sl, r3
 8004f54:	f8dc a000 	ldr.w	sl, [ip]
 8004f58:	fa13 f38a 	uxtah	r3, r3, sl
 8004f5c:	fb06 220e 	mla	r2, r6, lr, r2
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	9b00      	ldr	r3, [sp, #0]
 8004f64:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f68:	b292      	uxth	r2, r2
 8004f6a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f72:	f8bd 3000 	ldrh.w	r3, [sp]
 8004f76:	4581      	cmp	r9, r0
 8004f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f7c:	f84c 3b04 	str.w	r3, [ip], #4
 8004f80:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004f84:	d2db      	bcs.n	8004f3e <quorem+0x42>
 8004f86:	f855 300b 	ldr.w	r3, [r5, fp]
 8004f8a:	b92b      	cbnz	r3, 8004f98 <quorem+0x9c>
 8004f8c:	9b01      	ldr	r3, [sp, #4]
 8004f8e:	3b04      	subs	r3, #4
 8004f90:	429d      	cmp	r5, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	d32c      	bcc.n	8004ff0 <quorem+0xf4>
 8004f96:	613c      	str	r4, [r7, #16]
 8004f98:	4638      	mov	r0, r7
 8004f9a:	f001 f9f1 	bl	8006380 <__mcmp>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	db22      	blt.n	8004fe8 <quorem+0xec>
 8004fa2:	3601      	adds	r6, #1
 8004fa4:	4629      	mov	r1, r5
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fac:	f8d1 c000 	ldr.w	ip, [r1]
 8004fb0:	b293      	uxth	r3, r2
 8004fb2:	1ac3      	subs	r3, r0, r3
 8004fb4:	0c12      	lsrs	r2, r2, #16
 8004fb6:	fa13 f38c 	uxtah	r3, r3, ip
 8004fba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004fbe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fc8:	45c1      	cmp	r9, r8
 8004fca:	f841 3b04 	str.w	r3, [r1], #4
 8004fce:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004fd2:	d2e9      	bcs.n	8004fa8 <quorem+0xac>
 8004fd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fdc:	b922      	cbnz	r2, 8004fe8 <quorem+0xec>
 8004fde:	3b04      	subs	r3, #4
 8004fe0:	429d      	cmp	r5, r3
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	d30a      	bcc.n	8004ffc <quorem+0x100>
 8004fe6:	613c      	str	r4, [r7, #16]
 8004fe8:	4630      	mov	r0, r6
 8004fea:	b003      	add	sp, #12
 8004fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	3b04      	subs	r3, #4
 8004ff4:	2a00      	cmp	r2, #0
 8004ff6:	d1ce      	bne.n	8004f96 <quorem+0x9a>
 8004ff8:	3c01      	subs	r4, #1
 8004ffa:	e7c9      	b.n	8004f90 <quorem+0x94>
 8004ffc:	6812      	ldr	r2, [r2, #0]
 8004ffe:	3b04      	subs	r3, #4
 8005000:	2a00      	cmp	r2, #0
 8005002:	d1f0      	bne.n	8004fe6 <quorem+0xea>
 8005004:	3c01      	subs	r4, #1
 8005006:	e7eb      	b.n	8004fe0 <quorem+0xe4>
 8005008:	2000      	movs	r0, #0
 800500a:	e7ee      	b.n	8004fea <quorem+0xee>
 800500c:	0000      	movs	r0, r0
	...

08005010 <_dtoa_r>:
 8005010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005014:	ed2d 8b04 	vpush	{d8-d9}
 8005018:	69c5      	ldr	r5, [r0, #28]
 800501a:	b093      	sub	sp, #76	; 0x4c
 800501c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005020:	ec57 6b10 	vmov	r6, r7, d0
 8005024:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005028:	9107      	str	r1, [sp, #28]
 800502a:	4604      	mov	r4, r0
 800502c:	920a      	str	r2, [sp, #40]	; 0x28
 800502e:	930d      	str	r3, [sp, #52]	; 0x34
 8005030:	b975      	cbnz	r5, 8005050 <_dtoa_r+0x40>
 8005032:	2010      	movs	r0, #16
 8005034:	f000 fe2a 	bl	8005c8c <malloc>
 8005038:	4602      	mov	r2, r0
 800503a:	61e0      	str	r0, [r4, #28]
 800503c:	b920      	cbnz	r0, 8005048 <_dtoa_r+0x38>
 800503e:	4bae      	ldr	r3, [pc, #696]	; (80052f8 <_dtoa_r+0x2e8>)
 8005040:	21ef      	movs	r1, #239	; 0xef
 8005042:	48ae      	ldr	r0, [pc, #696]	; (80052fc <_dtoa_r+0x2ec>)
 8005044:	f002 fc4c 	bl	80078e0 <__assert_func>
 8005048:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800504c:	6005      	str	r5, [r0, #0]
 800504e:	60c5      	str	r5, [r0, #12]
 8005050:	69e3      	ldr	r3, [r4, #28]
 8005052:	6819      	ldr	r1, [r3, #0]
 8005054:	b151      	cbz	r1, 800506c <_dtoa_r+0x5c>
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	604a      	str	r2, [r1, #4]
 800505a:	2301      	movs	r3, #1
 800505c:	4093      	lsls	r3, r2
 800505e:	608b      	str	r3, [r1, #8]
 8005060:	4620      	mov	r0, r4
 8005062:	f000 ff07 	bl	8005e74 <_Bfree>
 8005066:	69e3      	ldr	r3, [r4, #28]
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	1e3b      	subs	r3, r7, #0
 800506e:	bfbb      	ittet	lt
 8005070:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005074:	9303      	strlt	r3, [sp, #12]
 8005076:	2300      	movge	r3, #0
 8005078:	2201      	movlt	r2, #1
 800507a:	bfac      	ite	ge
 800507c:	f8c8 3000 	strge.w	r3, [r8]
 8005080:	f8c8 2000 	strlt.w	r2, [r8]
 8005084:	4b9e      	ldr	r3, [pc, #632]	; (8005300 <_dtoa_r+0x2f0>)
 8005086:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800508a:	ea33 0308 	bics.w	r3, r3, r8
 800508e:	d11b      	bne.n	80050c8 <_dtoa_r+0xb8>
 8005090:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005092:	f242 730f 	movw	r3, #9999	; 0x270f
 8005096:	6013      	str	r3, [r2, #0]
 8005098:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800509c:	4333      	orrs	r3, r6
 800509e:	f000 8593 	beq.w	8005bc8 <_dtoa_r+0xbb8>
 80050a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050a4:	b963      	cbnz	r3, 80050c0 <_dtoa_r+0xb0>
 80050a6:	4b97      	ldr	r3, [pc, #604]	; (8005304 <_dtoa_r+0x2f4>)
 80050a8:	e027      	b.n	80050fa <_dtoa_r+0xea>
 80050aa:	4b97      	ldr	r3, [pc, #604]	; (8005308 <_dtoa_r+0x2f8>)
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	3308      	adds	r3, #8
 80050b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80050b2:	6013      	str	r3, [r2, #0]
 80050b4:	9800      	ldr	r0, [sp, #0]
 80050b6:	b013      	add	sp, #76	; 0x4c
 80050b8:	ecbd 8b04 	vpop	{d8-d9}
 80050bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c0:	4b90      	ldr	r3, [pc, #576]	; (8005304 <_dtoa_r+0x2f4>)
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	3303      	adds	r3, #3
 80050c6:	e7f3      	b.n	80050b0 <_dtoa_r+0xa0>
 80050c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80050cc:	2200      	movs	r2, #0
 80050ce:	ec51 0b17 	vmov	r0, r1, d7
 80050d2:	eeb0 8a47 	vmov.f32	s16, s14
 80050d6:	eef0 8a67 	vmov.f32	s17, s15
 80050da:	2300      	movs	r3, #0
 80050dc:	f7fb fcfc 	bl	8000ad8 <__aeabi_dcmpeq>
 80050e0:	4681      	mov	r9, r0
 80050e2:	b160      	cbz	r0, 80050fe <_dtoa_r+0xee>
 80050e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80050e6:	2301      	movs	r3, #1
 80050e8:	6013      	str	r3, [r2, #0]
 80050ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 8568 	beq.w	8005bc2 <_dtoa_r+0xbb2>
 80050f2:	4b86      	ldr	r3, [pc, #536]	; (800530c <_dtoa_r+0x2fc>)
 80050f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80050f6:	6013      	str	r3, [r2, #0]
 80050f8:	3b01      	subs	r3, #1
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	e7da      	b.n	80050b4 <_dtoa_r+0xa4>
 80050fe:	aa10      	add	r2, sp, #64	; 0x40
 8005100:	a911      	add	r1, sp, #68	; 0x44
 8005102:	4620      	mov	r0, r4
 8005104:	eeb0 0a48 	vmov.f32	s0, s16
 8005108:	eef0 0a68 	vmov.f32	s1, s17
 800510c:	f001 fa4e 	bl	80065ac <__d2b>
 8005110:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005114:	4682      	mov	sl, r0
 8005116:	2d00      	cmp	r5, #0
 8005118:	d07f      	beq.n	800521a <_dtoa_r+0x20a>
 800511a:	ee18 3a90 	vmov	r3, s17
 800511e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005122:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005126:	ec51 0b18 	vmov	r0, r1, d8
 800512a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800512e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005132:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005136:	4619      	mov	r1, r3
 8005138:	2200      	movs	r2, #0
 800513a:	4b75      	ldr	r3, [pc, #468]	; (8005310 <_dtoa_r+0x300>)
 800513c:	f7fb f8ac 	bl	8000298 <__aeabi_dsub>
 8005140:	a367      	add	r3, pc, #412	; (adr r3, 80052e0 <_dtoa_r+0x2d0>)
 8005142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005146:	f7fb fa5f 	bl	8000608 <__aeabi_dmul>
 800514a:	a367      	add	r3, pc, #412	; (adr r3, 80052e8 <_dtoa_r+0x2d8>)
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f7fb f8a4 	bl	800029c <__adddf3>
 8005154:	4606      	mov	r6, r0
 8005156:	4628      	mov	r0, r5
 8005158:	460f      	mov	r7, r1
 800515a:	f7fb f9eb 	bl	8000534 <__aeabi_i2d>
 800515e:	a364      	add	r3, pc, #400	; (adr r3, 80052f0 <_dtoa_r+0x2e0>)
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f7fb fa50 	bl	8000608 <__aeabi_dmul>
 8005168:	4602      	mov	r2, r0
 800516a:	460b      	mov	r3, r1
 800516c:	4630      	mov	r0, r6
 800516e:	4639      	mov	r1, r7
 8005170:	f7fb f894 	bl	800029c <__adddf3>
 8005174:	4606      	mov	r6, r0
 8005176:	460f      	mov	r7, r1
 8005178:	f7fb fcf6 	bl	8000b68 <__aeabi_d2iz>
 800517c:	2200      	movs	r2, #0
 800517e:	4683      	mov	fp, r0
 8005180:	2300      	movs	r3, #0
 8005182:	4630      	mov	r0, r6
 8005184:	4639      	mov	r1, r7
 8005186:	f7fb fcb1 	bl	8000aec <__aeabi_dcmplt>
 800518a:	b148      	cbz	r0, 80051a0 <_dtoa_r+0x190>
 800518c:	4658      	mov	r0, fp
 800518e:	f7fb f9d1 	bl	8000534 <__aeabi_i2d>
 8005192:	4632      	mov	r2, r6
 8005194:	463b      	mov	r3, r7
 8005196:	f7fb fc9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800519a:	b908      	cbnz	r0, 80051a0 <_dtoa_r+0x190>
 800519c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051a0:	f1bb 0f16 	cmp.w	fp, #22
 80051a4:	d857      	bhi.n	8005256 <_dtoa_r+0x246>
 80051a6:	4b5b      	ldr	r3, [pc, #364]	; (8005314 <_dtoa_r+0x304>)
 80051a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	ec51 0b18 	vmov	r0, r1, d8
 80051b4:	f7fb fc9a 	bl	8000aec <__aeabi_dcmplt>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d04e      	beq.n	800525a <_dtoa_r+0x24a>
 80051bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051c0:	2300      	movs	r3, #0
 80051c2:	930c      	str	r3, [sp, #48]	; 0x30
 80051c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051c6:	1b5b      	subs	r3, r3, r5
 80051c8:	1e5a      	subs	r2, r3, #1
 80051ca:	bf45      	ittet	mi
 80051cc:	f1c3 0301 	rsbmi	r3, r3, #1
 80051d0:	9305      	strmi	r3, [sp, #20]
 80051d2:	2300      	movpl	r3, #0
 80051d4:	2300      	movmi	r3, #0
 80051d6:	9206      	str	r2, [sp, #24]
 80051d8:	bf54      	ite	pl
 80051da:	9305      	strpl	r3, [sp, #20]
 80051dc:	9306      	strmi	r3, [sp, #24]
 80051de:	f1bb 0f00 	cmp.w	fp, #0
 80051e2:	db3c      	blt.n	800525e <_dtoa_r+0x24e>
 80051e4:	9b06      	ldr	r3, [sp, #24]
 80051e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80051ea:	445b      	add	r3, fp
 80051ec:	9306      	str	r3, [sp, #24]
 80051ee:	2300      	movs	r3, #0
 80051f0:	9308      	str	r3, [sp, #32]
 80051f2:	9b07      	ldr	r3, [sp, #28]
 80051f4:	2b09      	cmp	r3, #9
 80051f6:	d868      	bhi.n	80052ca <_dtoa_r+0x2ba>
 80051f8:	2b05      	cmp	r3, #5
 80051fa:	bfc4      	itt	gt
 80051fc:	3b04      	subgt	r3, #4
 80051fe:	9307      	strgt	r3, [sp, #28]
 8005200:	9b07      	ldr	r3, [sp, #28]
 8005202:	f1a3 0302 	sub.w	r3, r3, #2
 8005206:	bfcc      	ite	gt
 8005208:	2500      	movgt	r5, #0
 800520a:	2501      	movle	r5, #1
 800520c:	2b03      	cmp	r3, #3
 800520e:	f200 8085 	bhi.w	800531c <_dtoa_r+0x30c>
 8005212:	e8df f003 	tbb	[pc, r3]
 8005216:	3b2e      	.short	0x3b2e
 8005218:	5839      	.short	0x5839
 800521a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800521e:	441d      	add	r5, r3
 8005220:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005224:	2b20      	cmp	r3, #32
 8005226:	bfc1      	itttt	gt
 8005228:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800522c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005230:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005234:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005238:	bfd6      	itet	le
 800523a:	f1c3 0320 	rsble	r3, r3, #32
 800523e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005242:	fa06 f003 	lslle.w	r0, r6, r3
 8005246:	f7fb f965 	bl	8000514 <__aeabi_ui2d>
 800524a:	2201      	movs	r2, #1
 800524c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005250:	3d01      	subs	r5, #1
 8005252:	920e      	str	r2, [sp, #56]	; 0x38
 8005254:	e76f      	b.n	8005136 <_dtoa_r+0x126>
 8005256:	2301      	movs	r3, #1
 8005258:	e7b3      	b.n	80051c2 <_dtoa_r+0x1b2>
 800525a:	900c      	str	r0, [sp, #48]	; 0x30
 800525c:	e7b2      	b.n	80051c4 <_dtoa_r+0x1b4>
 800525e:	9b05      	ldr	r3, [sp, #20]
 8005260:	eba3 030b 	sub.w	r3, r3, fp
 8005264:	9305      	str	r3, [sp, #20]
 8005266:	f1cb 0300 	rsb	r3, fp, #0
 800526a:	9308      	str	r3, [sp, #32]
 800526c:	2300      	movs	r3, #0
 800526e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005270:	e7bf      	b.n	80051f2 <_dtoa_r+0x1e2>
 8005272:	2300      	movs	r3, #0
 8005274:	9309      	str	r3, [sp, #36]	; 0x24
 8005276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005278:	2b00      	cmp	r3, #0
 800527a:	dc52      	bgt.n	8005322 <_dtoa_r+0x312>
 800527c:	2301      	movs	r3, #1
 800527e:	9301      	str	r3, [sp, #4]
 8005280:	9304      	str	r3, [sp, #16]
 8005282:	461a      	mov	r2, r3
 8005284:	920a      	str	r2, [sp, #40]	; 0x28
 8005286:	e00b      	b.n	80052a0 <_dtoa_r+0x290>
 8005288:	2301      	movs	r3, #1
 800528a:	e7f3      	b.n	8005274 <_dtoa_r+0x264>
 800528c:	2300      	movs	r3, #0
 800528e:	9309      	str	r3, [sp, #36]	; 0x24
 8005290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005292:	445b      	add	r3, fp
 8005294:	9301      	str	r3, [sp, #4]
 8005296:	3301      	adds	r3, #1
 8005298:	2b01      	cmp	r3, #1
 800529a:	9304      	str	r3, [sp, #16]
 800529c:	bfb8      	it	lt
 800529e:	2301      	movlt	r3, #1
 80052a0:	69e0      	ldr	r0, [r4, #28]
 80052a2:	2100      	movs	r1, #0
 80052a4:	2204      	movs	r2, #4
 80052a6:	f102 0614 	add.w	r6, r2, #20
 80052aa:	429e      	cmp	r6, r3
 80052ac:	d93d      	bls.n	800532a <_dtoa_r+0x31a>
 80052ae:	6041      	str	r1, [r0, #4]
 80052b0:	4620      	mov	r0, r4
 80052b2:	f000 fd9f 	bl	8005df4 <_Balloc>
 80052b6:	9000      	str	r0, [sp, #0]
 80052b8:	2800      	cmp	r0, #0
 80052ba:	d139      	bne.n	8005330 <_dtoa_r+0x320>
 80052bc:	4b16      	ldr	r3, [pc, #88]	; (8005318 <_dtoa_r+0x308>)
 80052be:	4602      	mov	r2, r0
 80052c0:	f240 11af 	movw	r1, #431	; 0x1af
 80052c4:	e6bd      	b.n	8005042 <_dtoa_r+0x32>
 80052c6:	2301      	movs	r3, #1
 80052c8:	e7e1      	b.n	800528e <_dtoa_r+0x27e>
 80052ca:	2501      	movs	r5, #1
 80052cc:	2300      	movs	r3, #0
 80052ce:	9307      	str	r3, [sp, #28]
 80052d0:	9509      	str	r5, [sp, #36]	; 0x24
 80052d2:	f04f 33ff 	mov.w	r3, #4294967295
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	9304      	str	r3, [sp, #16]
 80052da:	2200      	movs	r2, #0
 80052dc:	2312      	movs	r3, #18
 80052de:	e7d1      	b.n	8005284 <_dtoa_r+0x274>
 80052e0:	636f4361 	.word	0x636f4361
 80052e4:	3fd287a7 	.word	0x3fd287a7
 80052e8:	8b60c8b3 	.word	0x8b60c8b3
 80052ec:	3fc68a28 	.word	0x3fc68a28
 80052f0:	509f79fb 	.word	0x509f79fb
 80052f4:	3fd34413 	.word	0x3fd34413
 80052f8:	08008942 	.word	0x08008942
 80052fc:	08008959 	.word	0x08008959
 8005300:	7ff00000 	.word	0x7ff00000
 8005304:	0800893e 	.word	0x0800893e
 8005308:	08008935 	.word	0x08008935
 800530c:	0800890d 	.word	0x0800890d
 8005310:	3ff80000 	.word	0x3ff80000
 8005314:	08008a48 	.word	0x08008a48
 8005318:	080089b1 	.word	0x080089b1
 800531c:	2301      	movs	r3, #1
 800531e:	9309      	str	r3, [sp, #36]	; 0x24
 8005320:	e7d7      	b.n	80052d2 <_dtoa_r+0x2c2>
 8005322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005324:	9301      	str	r3, [sp, #4]
 8005326:	9304      	str	r3, [sp, #16]
 8005328:	e7ba      	b.n	80052a0 <_dtoa_r+0x290>
 800532a:	3101      	adds	r1, #1
 800532c:	0052      	lsls	r2, r2, #1
 800532e:	e7ba      	b.n	80052a6 <_dtoa_r+0x296>
 8005330:	69e3      	ldr	r3, [r4, #28]
 8005332:	9a00      	ldr	r2, [sp, #0]
 8005334:	601a      	str	r2, [r3, #0]
 8005336:	9b04      	ldr	r3, [sp, #16]
 8005338:	2b0e      	cmp	r3, #14
 800533a:	f200 80a8 	bhi.w	800548e <_dtoa_r+0x47e>
 800533e:	2d00      	cmp	r5, #0
 8005340:	f000 80a5 	beq.w	800548e <_dtoa_r+0x47e>
 8005344:	f1bb 0f00 	cmp.w	fp, #0
 8005348:	dd38      	ble.n	80053bc <_dtoa_r+0x3ac>
 800534a:	4bc0      	ldr	r3, [pc, #768]	; (800564c <_dtoa_r+0x63c>)
 800534c:	f00b 020f 	and.w	r2, fp, #15
 8005350:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005354:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005358:	e9d3 6700 	ldrd	r6, r7, [r3]
 800535c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005360:	d019      	beq.n	8005396 <_dtoa_r+0x386>
 8005362:	4bbb      	ldr	r3, [pc, #748]	; (8005650 <_dtoa_r+0x640>)
 8005364:	ec51 0b18 	vmov	r0, r1, d8
 8005368:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800536c:	f7fb fa76 	bl	800085c <__aeabi_ddiv>
 8005370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005374:	f008 080f 	and.w	r8, r8, #15
 8005378:	2503      	movs	r5, #3
 800537a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005650 <_dtoa_r+0x640>
 800537e:	f1b8 0f00 	cmp.w	r8, #0
 8005382:	d10a      	bne.n	800539a <_dtoa_r+0x38a>
 8005384:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005388:	4632      	mov	r2, r6
 800538a:	463b      	mov	r3, r7
 800538c:	f7fb fa66 	bl	800085c <__aeabi_ddiv>
 8005390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005394:	e02b      	b.n	80053ee <_dtoa_r+0x3de>
 8005396:	2502      	movs	r5, #2
 8005398:	e7ef      	b.n	800537a <_dtoa_r+0x36a>
 800539a:	f018 0f01 	tst.w	r8, #1
 800539e:	d008      	beq.n	80053b2 <_dtoa_r+0x3a2>
 80053a0:	4630      	mov	r0, r6
 80053a2:	4639      	mov	r1, r7
 80053a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80053a8:	f7fb f92e 	bl	8000608 <__aeabi_dmul>
 80053ac:	3501      	adds	r5, #1
 80053ae:	4606      	mov	r6, r0
 80053b0:	460f      	mov	r7, r1
 80053b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80053b6:	f109 0908 	add.w	r9, r9, #8
 80053ba:	e7e0      	b.n	800537e <_dtoa_r+0x36e>
 80053bc:	f000 809f 	beq.w	80054fe <_dtoa_r+0x4ee>
 80053c0:	f1cb 0600 	rsb	r6, fp, #0
 80053c4:	4ba1      	ldr	r3, [pc, #644]	; (800564c <_dtoa_r+0x63c>)
 80053c6:	4fa2      	ldr	r7, [pc, #648]	; (8005650 <_dtoa_r+0x640>)
 80053c8:	f006 020f 	and.w	r2, r6, #15
 80053cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d4:	ec51 0b18 	vmov	r0, r1, d8
 80053d8:	f7fb f916 	bl	8000608 <__aeabi_dmul>
 80053dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053e0:	1136      	asrs	r6, r6, #4
 80053e2:	2300      	movs	r3, #0
 80053e4:	2502      	movs	r5, #2
 80053e6:	2e00      	cmp	r6, #0
 80053e8:	d17e      	bne.n	80054e8 <_dtoa_r+0x4d8>
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1d0      	bne.n	8005390 <_dtoa_r+0x380>
 80053ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 8084 	beq.w	8005502 <_dtoa_r+0x4f2>
 80053fa:	4b96      	ldr	r3, [pc, #600]	; (8005654 <_dtoa_r+0x644>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	4640      	mov	r0, r8
 8005400:	4649      	mov	r1, r9
 8005402:	f7fb fb73 	bl	8000aec <__aeabi_dcmplt>
 8005406:	2800      	cmp	r0, #0
 8005408:	d07b      	beq.n	8005502 <_dtoa_r+0x4f2>
 800540a:	9b04      	ldr	r3, [sp, #16]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d078      	beq.n	8005502 <_dtoa_r+0x4f2>
 8005410:	9b01      	ldr	r3, [sp, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	dd39      	ble.n	800548a <_dtoa_r+0x47a>
 8005416:	4b90      	ldr	r3, [pc, #576]	; (8005658 <_dtoa_r+0x648>)
 8005418:	2200      	movs	r2, #0
 800541a:	4640      	mov	r0, r8
 800541c:	4649      	mov	r1, r9
 800541e:	f7fb f8f3 	bl	8000608 <__aeabi_dmul>
 8005422:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005426:	9e01      	ldr	r6, [sp, #4]
 8005428:	f10b 37ff 	add.w	r7, fp, #4294967295
 800542c:	3501      	adds	r5, #1
 800542e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005432:	4628      	mov	r0, r5
 8005434:	f7fb f87e 	bl	8000534 <__aeabi_i2d>
 8005438:	4642      	mov	r2, r8
 800543a:	464b      	mov	r3, r9
 800543c:	f7fb f8e4 	bl	8000608 <__aeabi_dmul>
 8005440:	4b86      	ldr	r3, [pc, #536]	; (800565c <_dtoa_r+0x64c>)
 8005442:	2200      	movs	r2, #0
 8005444:	f7fa ff2a 	bl	800029c <__adddf3>
 8005448:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800544c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005450:	9303      	str	r3, [sp, #12]
 8005452:	2e00      	cmp	r6, #0
 8005454:	d158      	bne.n	8005508 <_dtoa_r+0x4f8>
 8005456:	4b82      	ldr	r3, [pc, #520]	; (8005660 <_dtoa_r+0x650>)
 8005458:	2200      	movs	r2, #0
 800545a:	4640      	mov	r0, r8
 800545c:	4649      	mov	r1, r9
 800545e:	f7fa ff1b 	bl	8000298 <__aeabi_dsub>
 8005462:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005466:	4680      	mov	r8, r0
 8005468:	4689      	mov	r9, r1
 800546a:	f7fb fb5d 	bl	8000b28 <__aeabi_dcmpgt>
 800546e:	2800      	cmp	r0, #0
 8005470:	f040 8296 	bne.w	80059a0 <_dtoa_r+0x990>
 8005474:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005478:	4640      	mov	r0, r8
 800547a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800547e:	4649      	mov	r1, r9
 8005480:	f7fb fb34 	bl	8000aec <__aeabi_dcmplt>
 8005484:	2800      	cmp	r0, #0
 8005486:	f040 8289 	bne.w	800599c <_dtoa_r+0x98c>
 800548a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800548e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005490:	2b00      	cmp	r3, #0
 8005492:	f2c0 814e 	blt.w	8005732 <_dtoa_r+0x722>
 8005496:	f1bb 0f0e 	cmp.w	fp, #14
 800549a:	f300 814a 	bgt.w	8005732 <_dtoa_r+0x722>
 800549e:	4b6b      	ldr	r3, [pc, #428]	; (800564c <_dtoa_r+0x63c>)
 80054a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80054a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f280 80dc 	bge.w	8005668 <_dtoa_r+0x658>
 80054b0:	9b04      	ldr	r3, [sp, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f300 80d8 	bgt.w	8005668 <_dtoa_r+0x658>
 80054b8:	f040 826f 	bne.w	800599a <_dtoa_r+0x98a>
 80054bc:	4b68      	ldr	r3, [pc, #416]	; (8005660 <_dtoa_r+0x650>)
 80054be:	2200      	movs	r2, #0
 80054c0:	4640      	mov	r0, r8
 80054c2:	4649      	mov	r1, r9
 80054c4:	f7fb f8a0 	bl	8000608 <__aeabi_dmul>
 80054c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054cc:	f7fb fb22 	bl	8000b14 <__aeabi_dcmpge>
 80054d0:	9e04      	ldr	r6, [sp, #16]
 80054d2:	4637      	mov	r7, r6
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f040 8245 	bne.w	8005964 <_dtoa_r+0x954>
 80054da:	9d00      	ldr	r5, [sp, #0]
 80054dc:	2331      	movs	r3, #49	; 0x31
 80054de:	f805 3b01 	strb.w	r3, [r5], #1
 80054e2:	f10b 0b01 	add.w	fp, fp, #1
 80054e6:	e241      	b.n	800596c <_dtoa_r+0x95c>
 80054e8:	07f2      	lsls	r2, r6, #31
 80054ea:	d505      	bpl.n	80054f8 <_dtoa_r+0x4e8>
 80054ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054f0:	f7fb f88a 	bl	8000608 <__aeabi_dmul>
 80054f4:	3501      	adds	r5, #1
 80054f6:	2301      	movs	r3, #1
 80054f8:	1076      	asrs	r6, r6, #1
 80054fa:	3708      	adds	r7, #8
 80054fc:	e773      	b.n	80053e6 <_dtoa_r+0x3d6>
 80054fe:	2502      	movs	r5, #2
 8005500:	e775      	b.n	80053ee <_dtoa_r+0x3de>
 8005502:	9e04      	ldr	r6, [sp, #16]
 8005504:	465f      	mov	r7, fp
 8005506:	e792      	b.n	800542e <_dtoa_r+0x41e>
 8005508:	9900      	ldr	r1, [sp, #0]
 800550a:	4b50      	ldr	r3, [pc, #320]	; (800564c <_dtoa_r+0x63c>)
 800550c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005510:	4431      	add	r1, r6
 8005512:	9102      	str	r1, [sp, #8]
 8005514:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005516:	eeb0 9a47 	vmov.f32	s18, s14
 800551a:	eef0 9a67 	vmov.f32	s19, s15
 800551e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005522:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005526:	2900      	cmp	r1, #0
 8005528:	d044      	beq.n	80055b4 <_dtoa_r+0x5a4>
 800552a:	494e      	ldr	r1, [pc, #312]	; (8005664 <_dtoa_r+0x654>)
 800552c:	2000      	movs	r0, #0
 800552e:	f7fb f995 	bl	800085c <__aeabi_ddiv>
 8005532:	ec53 2b19 	vmov	r2, r3, d9
 8005536:	f7fa feaf 	bl	8000298 <__aeabi_dsub>
 800553a:	9d00      	ldr	r5, [sp, #0]
 800553c:	ec41 0b19 	vmov	d9, r0, r1
 8005540:	4649      	mov	r1, r9
 8005542:	4640      	mov	r0, r8
 8005544:	f7fb fb10 	bl	8000b68 <__aeabi_d2iz>
 8005548:	4606      	mov	r6, r0
 800554a:	f7fa fff3 	bl	8000534 <__aeabi_i2d>
 800554e:	4602      	mov	r2, r0
 8005550:	460b      	mov	r3, r1
 8005552:	4640      	mov	r0, r8
 8005554:	4649      	mov	r1, r9
 8005556:	f7fa fe9f 	bl	8000298 <__aeabi_dsub>
 800555a:	3630      	adds	r6, #48	; 0x30
 800555c:	f805 6b01 	strb.w	r6, [r5], #1
 8005560:	ec53 2b19 	vmov	r2, r3, d9
 8005564:	4680      	mov	r8, r0
 8005566:	4689      	mov	r9, r1
 8005568:	f7fb fac0 	bl	8000aec <__aeabi_dcmplt>
 800556c:	2800      	cmp	r0, #0
 800556e:	d164      	bne.n	800563a <_dtoa_r+0x62a>
 8005570:	4642      	mov	r2, r8
 8005572:	464b      	mov	r3, r9
 8005574:	4937      	ldr	r1, [pc, #220]	; (8005654 <_dtoa_r+0x644>)
 8005576:	2000      	movs	r0, #0
 8005578:	f7fa fe8e 	bl	8000298 <__aeabi_dsub>
 800557c:	ec53 2b19 	vmov	r2, r3, d9
 8005580:	f7fb fab4 	bl	8000aec <__aeabi_dcmplt>
 8005584:	2800      	cmp	r0, #0
 8005586:	f040 80b6 	bne.w	80056f6 <_dtoa_r+0x6e6>
 800558a:	9b02      	ldr	r3, [sp, #8]
 800558c:	429d      	cmp	r5, r3
 800558e:	f43f af7c 	beq.w	800548a <_dtoa_r+0x47a>
 8005592:	4b31      	ldr	r3, [pc, #196]	; (8005658 <_dtoa_r+0x648>)
 8005594:	ec51 0b19 	vmov	r0, r1, d9
 8005598:	2200      	movs	r2, #0
 800559a:	f7fb f835 	bl	8000608 <__aeabi_dmul>
 800559e:	4b2e      	ldr	r3, [pc, #184]	; (8005658 <_dtoa_r+0x648>)
 80055a0:	ec41 0b19 	vmov	d9, r0, r1
 80055a4:	2200      	movs	r2, #0
 80055a6:	4640      	mov	r0, r8
 80055a8:	4649      	mov	r1, r9
 80055aa:	f7fb f82d 	bl	8000608 <__aeabi_dmul>
 80055ae:	4680      	mov	r8, r0
 80055b0:	4689      	mov	r9, r1
 80055b2:	e7c5      	b.n	8005540 <_dtoa_r+0x530>
 80055b4:	ec51 0b17 	vmov	r0, r1, d7
 80055b8:	f7fb f826 	bl	8000608 <__aeabi_dmul>
 80055bc:	9b02      	ldr	r3, [sp, #8]
 80055be:	9d00      	ldr	r5, [sp, #0]
 80055c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80055c2:	ec41 0b19 	vmov	d9, r0, r1
 80055c6:	4649      	mov	r1, r9
 80055c8:	4640      	mov	r0, r8
 80055ca:	f7fb facd 	bl	8000b68 <__aeabi_d2iz>
 80055ce:	4606      	mov	r6, r0
 80055d0:	f7fa ffb0 	bl	8000534 <__aeabi_i2d>
 80055d4:	3630      	adds	r6, #48	; 0x30
 80055d6:	4602      	mov	r2, r0
 80055d8:	460b      	mov	r3, r1
 80055da:	4640      	mov	r0, r8
 80055dc:	4649      	mov	r1, r9
 80055de:	f7fa fe5b 	bl	8000298 <__aeabi_dsub>
 80055e2:	f805 6b01 	strb.w	r6, [r5], #1
 80055e6:	9b02      	ldr	r3, [sp, #8]
 80055e8:	429d      	cmp	r5, r3
 80055ea:	4680      	mov	r8, r0
 80055ec:	4689      	mov	r9, r1
 80055ee:	f04f 0200 	mov.w	r2, #0
 80055f2:	d124      	bne.n	800563e <_dtoa_r+0x62e>
 80055f4:	4b1b      	ldr	r3, [pc, #108]	; (8005664 <_dtoa_r+0x654>)
 80055f6:	ec51 0b19 	vmov	r0, r1, d9
 80055fa:	f7fa fe4f 	bl	800029c <__adddf3>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	4640      	mov	r0, r8
 8005604:	4649      	mov	r1, r9
 8005606:	f7fb fa8f 	bl	8000b28 <__aeabi_dcmpgt>
 800560a:	2800      	cmp	r0, #0
 800560c:	d173      	bne.n	80056f6 <_dtoa_r+0x6e6>
 800560e:	ec53 2b19 	vmov	r2, r3, d9
 8005612:	4914      	ldr	r1, [pc, #80]	; (8005664 <_dtoa_r+0x654>)
 8005614:	2000      	movs	r0, #0
 8005616:	f7fa fe3f 	bl	8000298 <__aeabi_dsub>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4640      	mov	r0, r8
 8005620:	4649      	mov	r1, r9
 8005622:	f7fb fa63 	bl	8000aec <__aeabi_dcmplt>
 8005626:	2800      	cmp	r0, #0
 8005628:	f43f af2f 	beq.w	800548a <_dtoa_r+0x47a>
 800562c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800562e:	1e6b      	subs	r3, r5, #1
 8005630:	930f      	str	r3, [sp, #60]	; 0x3c
 8005632:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005636:	2b30      	cmp	r3, #48	; 0x30
 8005638:	d0f8      	beq.n	800562c <_dtoa_r+0x61c>
 800563a:	46bb      	mov	fp, r7
 800563c:	e04a      	b.n	80056d4 <_dtoa_r+0x6c4>
 800563e:	4b06      	ldr	r3, [pc, #24]	; (8005658 <_dtoa_r+0x648>)
 8005640:	f7fa ffe2 	bl	8000608 <__aeabi_dmul>
 8005644:	4680      	mov	r8, r0
 8005646:	4689      	mov	r9, r1
 8005648:	e7bd      	b.n	80055c6 <_dtoa_r+0x5b6>
 800564a:	bf00      	nop
 800564c:	08008a48 	.word	0x08008a48
 8005650:	08008a20 	.word	0x08008a20
 8005654:	3ff00000 	.word	0x3ff00000
 8005658:	40240000 	.word	0x40240000
 800565c:	401c0000 	.word	0x401c0000
 8005660:	40140000 	.word	0x40140000
 8005664:	3fe00000 	.word	0x3fe00000
 8005668:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800566c:	9d00      	ldr	r5, [sp, #0]
 800566e:	4642      	mov	r2, r8
 8005670:	464b      	mov	r3, r9
 8005672:	4630      	mov	r0, r6
 8005674:	4639      	mov	r1, r7
 8005676:	f7fb f8f1 	bl	800085c <__aeabi_ddiv>
 800567a:	f7fb fa75 	bl	8000b68 <__aeabi_d2iz>
 800567e:	9001      	str	r0, [sp, #4]
 8005680:	f7fa ff58 	bl	8000534 <__aeabi_i2d>
 8005684:	4642      	mov	r2, r8
 8005686:	464b      	mov	r3, r9
 8005688:	f7fa ffbe 	bl	8000608 <__aeabi_dmul>
 800568c:	4602      	mov	r2, r0
 800568e:	460b      	mov	r3, r1
 8005690:	4630      	mov	r0, r6
 8005692:	4639      	mov	r1, r7
 8005694:	f7fa fe00 	bl	8000298 <__aeabi_dsub>
 8005698:	9e01      	ldr	r6, [sp, #4]
 800569a:	9f04      	ldr	r7, [sp, #16]
 800569c:	3630      	adds	r6, #48	; 0x30
 800569e:	f805 6b01 	strb.w	r6, [r5], #1
 80056a2:	9e00      	ldr	r6, [sp, #0]
 80056a4:	1bae      	subs	r6, r5, r6
 80056a6:	42b7      	cmp	r7, r6
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	d134      	bne.n	8005718 <_dtoa_r+0x708>
 80056ae:	f7fa fdf5 	bl	800029c <__adddf3>
 80056b2:	4642      	mov	r2, r8
 80056b4:	464b      	mov	r3, r9
 80056b6:	4606      	mov	r6, r0
 80056b8:	460f      	mov	r7, r1
 80056ba:	f7fb fa35 	bl	8000b28 <__aeabi_dcmpgt>
 80056be:	b9c8      	cbnz	r0, 80056f4 <_dtoa_r+0x6e4>
 80056c0:	4642      	mov	r2, r8
 80056c2:	464b      	mov	r3, r9
 80056c4:	4630      	mov	r0, r6
 80056c6:	4639      	mov	r1, r7
 80056c8:	f7fb fa06 	bl	8000ad8 <__aeabi_dcmpeq>
 80056cc:	b110      	cbz	r0, 80056d4 <_dtoa_r+0x6c4>
 80056ce:	9b01      	ldr	r3, [sp, #4]
 80056d0:	07db      	lsls	r3, r3, #31
 80056d2:	d40f      	bmi.n	80056f4 <_dtoa_r+0x6e4>
 80056d4:	4651      	mov	r1, sl
 80056d6:	4620      	mov	r0, r4
 80056d8:	f000 fbcc 	bl	8005e74 <_Bfree>
 80056dc:	2300      	movs	r3, #0
 80056de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056e0:	702b      	strb	r3, [r5, #0]
 80056e2:	f10b 0301 	add.w	r3, fp, #1
 80056e6:	6013      	str	r3, [r2, #0]
 80056e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f43f ace2 	beq.w	80050b4 <_dtoa_r+0xa4>
 80056f0:	601d      	str	r5, [r3, #0]
 80056f2:	e4df      	b.n	80050b4 <_dtoa_r+0xa4>
 80056f4:	465f      	mov	r7, fp
 80056f6:	462b      	mov	r3, r5
 80056f8:	461d      	mov	r5, r3
 80056fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056fe:	2a39      	cmp	r2, #57	; 0x39
 8005700:	d106      	bne.n	8005710 <_dtoa_r+0x700>
 8005702:	9a00      	ldr	r2, [sp, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d1f7      	bne.n	80056f8 <_dtoa_r+0x6e8>
 8005708:	9900      	ldr	r1, [sp, #0]
 800570a:	2230      	movs	r2, #48	; 0x30
 800570c:	3701      	adds	r7, #1
 800570e:	700a      	strb	r2, [r1, #0]
 8005710:	781a      	ldrb	r2, [r3, #0]
 8005712:	3201      	adds	r2, #1
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	e790      	b.n	800563a <_dtoa_r+0x62a>
 8005718:	4ba3      	ldr	r3, [pc, #652]	; (80059a8 <_dtoa_r+0x998>)
 800571a:	2200      	movs	r2, #0
 800571c:	f7fa ff74 	bl	8000608 <__aeabi_dmul>
 8005720:	2200      	movs	r2, #0
 8005722:	2300      	movs	r3, #0
 8005724:	4606      	mov	r6, r0
 8005726:	460f      	mov	r7, r1
 8005728:	f7fb f9d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800572c:	2800      	cmp	r0, #0
 800572e:	d09e      	beq.n	800566e <_dtoa_r+0x65e>
 8005730:	e7d0      	b.n	80056d4 <_dtoa_r+0x6c4>
 8005732:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005734:	2a00      	cmp	r2, #0
 8005736:	f000 80ca 	beq.w	80058ce <_dtoa_r+0x8be>
 800573a:	9a07      	ldr	r2, [sp, #28]
 800573c:	2a01      	cmp	r2, #1
 800573e:	f300 80ad 	bgt.w	800589c <_dtoa_r+0x88c>
 8005742:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005744:	2a00      	cmp	r2, #0
 8005746:	f000 80a5 	beq.w	8005894 <_dtoa_r+0x884>
 800574a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800574e:	9e08      	ldr	r6, [sp, #32]
 8005750:	9d05      	ldr	r5, [sp, #20]
 8005752:	9a05      	ldr	r2, [sp, #20]
 8005754:	441a      	add	r2, r3
 8005756:	9205      	str	r2, [sp, #20]
 8005758:	9a06      	ldr	r2, [sp, #24]
 800575a:	2101      	movs	r1, #1
 800575c:	441a      	add	r2, r3
 800575e:	4620      	mov	r0, r4
 8005760:	9206      	str	r2, [sp, #24]
 8005762:	f000 fc87 	bl	8006074 <__i2b>
 8005766:	4607      	mov	r7, r0
 8005768:	b165      	cbz	r5, 8005784 <_dtoa_r+0x774>
 800576a:	9b06      	ldr	r3, [sp, #24]
 800576c:	2b00      	cmp	r3, #0
 800576e:	dd09      	ble.n	8005784 <_dtoa_r+0x774>
 8005770:	42ab      	cmp	r3, r5
 8005772:	9a05      	ldr	r2, [sp, #20]
 8005774:	bfa8      	it	ge
 8005776:	462b      	movge	r3, r5
 8005778:	1ad2      	subs	r2, r2, r3
 800577a:	9205      	str	r2, [sp, #20]
 800577c:	9a06      	ldr	r2, [sp, #24]
 800577e:	1aed      	subs	r5, r5, r3
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	9306      	str	r3, [sp, #24]
 8005784:	9b08      	ldr	r3, [sp, #32]
 8005786:	b1f3      	cbz	r3, 80057c6 <_dtoa_r+0x7b6>
 8005788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800578a:	2b00      	cmp	r3, #0
 800578c:	f000 80a3 	beq.w	80058d6 <_dtoa_r+0x8c6>
 8005790:	2e00      	cmp	r6, #0
 8005792:	dd10      	ble.n	80057b6 <_dtoa_r+0x7a6>
 8005794:	4639      	mov	r1, r7
 8005796:	4632      	mov	r2, r6
 8005798:	4620      	mov	r0, r4
 800579a:	f000 fd2b 	bl	80061f4 <__pow5mult>
 800579e:	4652      	mov	r2, sl
 80057a0:	4601      	mov	r1, r0
 80057a2:	4607      	mov	r7, r0
 80057a4:	4620      	mov	r0, r4
 80057a6:	f000 fc7b 	bl	80060a0 <__multiply>
 80057aa:	4651      	mov	r1, sl
 80057ac:	4680      	mov	r8, r0
 80057ae:	4620      	mov	r0, r4
 80057b0:	f000 fb60 	bl	8005e74 <_Bfree>
 80057b4:	46c2      	mov	sl, r8
 80057b6:	9b08      	ldr	r3, [sp, #32]
 80057b8:	1b9a      	subs	r2, r3, r6
 80057ba:	d004      	beq.n	80057c6 <_dtoa_r+0x7b6>
 80057bc:	4651      	mov	r1, sl
 80057be:	4620      	mov	r0, r4
 80057c0:	f000 fd18 	bl	80061f4 <__pow5mult>
 80057c4:	4682      	mov	sl, r0
 80057c6:	2101      	movs	r1, #1
 80057c8:	4620      	mov	r0, r4
 80057ca:	f000 fc53 	bl	8006074 <__i2b>
 80057ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	4606      	mov	r6, r0
 80057d4:	f340 8081 	ble.w	80058da <_dtoa_r+0x8ca>
 80057d8:	461a      	mov	r2, r3
 80057da:	4601      	mov	r1, r0
 80057dc:	4620      	mov	r0, r4
 80057de:	f000 fd09 	bl	80061f4 <__pow5mult>
 80057e2:	9b07      	ldr	r3, [sp, #28]
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	4606      	mov	r6, r0
 80057e8:	dd7a      	ble.n	80058e0 <_dtoa_r+0x8d0>
 80057ea:	f04f 0800 	mov.w	r8, #0
 80057ee:	6933      	ldr	r3, [r6, #16]
 80057f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80057f4:	6918      	ldr	r0, [r3, #16]
 80057f6:	f000 fbef 	bl	8005fd8 <__hi0bits>
 80057fa:	f1c0 0020 	rsb	r0, r0, #32
 80057fe:	9b06      	ldr	r3, [sp, #24]
 8005800:	4418      	add	r0, r3
 8005802:	f010 001f 	ands.w	r0, r0, #31
 8005806:	f000 8094 	beq.w	8005932 <_dtoa_r+0x922>
 800580a:	f1c0 0320 	rsb	r3, r0, #32
 800580e:	2b04      	cmp	r3, #4
 8005810:	f340 8085 	ble.w	800591e <_dtoa_r+0x90e>
 8005814:	9b05      	ldr	r3, [sp, #20]
 8005816:	f1c0 001c 	rsb	r0, r0, #28
 800581a:	4403      	add	r3, r0
 800581c:	9305      	str	r3, [sp, #20]
 800581e:	9b06      	ldr	r3, [sp, #24]
 8005820:	4403      	add	r3, r0
 8005822:	4405      	add	r5, r0
 8005824:	9306      	str	r3, [sp, #24]
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	dd05      	ble.n	8005838 <_dtoa_r+0x828>
 800582c:	4651      	mov	r1, sl
 800582e:	461a      	mov	r2, r3
 8005830:	4620      	mov	r0, r4
 8005832:	f000 fd39 	bl	80062a8 <__lshift>
 8005836:	4682      	mov	sl, r0
 8005838:	9b06      	ldr	r3, [sp, #24]
 800583a:	2b00      	cmp	r3, #0
 800583c:	dd05      	ble.n	800584a <_dtoa_r+0x83a>
 800583e:	4631      	mov	r1, r6
 8005840:	461a      	mov	r2, r3
 8005842:	4620      	mov	r0, r4
 8005844:	f000 fd30 	bl	80062a8 <__lshift>
 8005848:	4606      	mov	r6, r0
 800584a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800584c:	2b00      	cmp	r3, #0
 800584e:	d072      	beq.n	8005936 <_dtoa_r+0x926>
 8005850:	4631      	mov	r1, r6
 8005852:	4650      	mov	r0, sl
 8005854:	f000 fd94 	bl	8006380 <__mcmp>
 8005858:	2800      	cmp	r0, #0
 800585a:	da6c      	bge.n	8005936 <_dtoa_r+0x926>
 800585c:	2300      	movs	r3, #0
 800585e:	4651      	mov	r1, sl
 8005860:	220a      	movs	r2, #10
 8005862:	4620      	mov	r0, r4
 8005864:	f000 fb28 	bl	8005eb8 <__multadd>
 8005868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800586a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800586e:	4682      	mov	sl, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 81b0 	beq.w	8005bd6 <_dtoa_r+0xbc6>
 8005876:	2300      	movs	r3, #0
 8005878:	4639      	mov	r1, r7
 800587a:	220a      	movs	r2, #10
 800587c:	4620      	mov	r0, r4
 800587e:	f000 fb1b 	bl	8005eb8 <__multadd>
 8005882:	9b01      	ldr	r3, [sp, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	4607      	mov	r7, r0
 8005888:	f300 8096 	bgt.w	80059b8 <_dtoa_r+0x9a8>
 800588c:	9b07      	ldr	r3, [sp, #28]
 800588e:	2b02      	cmp	r3, #2
 8005890:	dc59      	bgt.n	8005946 <_dtoa_r+0x936>
 8005892:	e091      	b.n	80059b8 <_dtoa_r+0x9a8>
 8005894:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005896:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800589a:	e758      	b.n	800574e <_dtoa_r+0x73e>
 800589c:	9b04      	ldr	r3, [sp, #16]
 800589e:	1e5e      	subs	r6, r3, #1
 80058a0:	9b08      	ldr	r3, [sp, #32]
 80058a2:	42b3      	cmp	r3, r6
 80058a4:	bfbf      	itttt	lt
 80058a6:	9b08      	ldrlt	r3, [sp, #32]
 80058a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80058aa:	9608      	strlt	r6, [sp, #32]
 80058ac:	1af3      	sublt	r3, r6, r3
 80058ae:	bfb4      	ite	lt
 80058b0:	18d2      	addlt	r2, r2, r3
 80058b2:	1b9e      	subge	r6, r3, r6
 80058b4:	9b04      	ldr	r3, [sp, #16]
 80058b6:	bfbc      	itt	lt
 80058b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80058ba:	2600      	movlt	r6, #0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bfb7      	itett	lt
 80058c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80058c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80058c8:	1a9d      	sublt	r5, r3, r2
 80058ca:	2300      	movlt	r3, #0
 80058cc:	e741      	b.n	8005752 <_dtoa_r+0x742>
 80058ce:	9e08      	ldr	r6, [sp, #32]
 80058d0:	9d05      	ldr	r5, [sp, #20]
 80058d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80058d4:	e748      	b.n	8005768 <_dtoa_r+0x758>
 80058d6:	9a08      	ldr	r2, [sp, #32]
 80058d8:	e770      	b.n	80057bc <_dtoa_r+0x7ac>
 80058da:	9b07      	ldr	r3, [sp, #28]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	dc19      	bgt.n	8005914 <_dtoa_r+0x904>
 80058e0:	9b02      	ldr	r3, [sp, #8]
 80058e2:	b9bb      	cbnz	r3, 8005914 <_dtoa_r+0x904>
 80058e4:	9b03      	ldr	r3, [sp, #12]
 80058e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058ea:	b99b      	cbnz	r3, 8005914 <_dtoa_r+0x904>
 80058ec:	9b03      	ldr	r3, [sp, #12]
 80058ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80058f2:	0d1b      	lsrs	r3, r3, #20
 80058f4:	051b      	lsls	r3, r3, #20
 80058f6:	b183      	cbz	r3, 800591a <_dtoa_r+0x90a>
 80058f8:	9b05      	ldr	r3, [sp, #20]
 80058fa:	3301      	adds	r3, #1
 80058fc:	9305      	str	r3, [sp, #20]
 80058fe:	9b06      	ldr	r3, [sp, #24]
 8005900:	3301      	adds	r3, #1
 8005902:	9306      	str	r3, [sp, #24]
 8005904:	f04f 0801 	mov.w	r8, #1
 8005908:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800590a:	2b00      	cmp	r3, #0
 800590c:	f47f af6f 	bne.w	80057ee <_dtoa_r+0x7de>
 8005910:	2001      	movs	r0, #1
 8005912:	e774      	b.n	80057fe <_dtoa_r+0x7ee>
 8005914:	f04f 0800 	mov.w	r8, #0
 8005918:	e7f6      	b.n	8005908 <_dtoa_r+0x8f8>
 800591a:	4698      	mov	r8, r3
 800591c:	e7f4      	b.n	8005908 <_dtoa_r+0x8f8>
 800591e:	d082      	beq.n	8005826 <_dtoa_r+0x816>
 8005920:	9a05      	ldr	r2, [sp, #20]
 8005922:	331c      	adds	r3, #28
 8005924:	441a      	add	r2, r3
 8005926:	9205      	str	r2, [sp, #20]
 8005928:	9a06      	ldr	r2, [sp, #24]
 800592a:	441a      	add	r2, r3
 800592c:	441d      	add	r5, r3
 800592e:	9206      	str	r2, [sp, #24]
 8005930:	e779      	b.n	8005826 <_dtoa_r+0x816>
 8005932:	4603      	mov	r3, r0
 8005934:	e7f4      	b.n	8005920 <_dtoa_r+0x910>
 8005936:	9b04      	ldr	r3, [sp, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	dc37      	bgt.n	80059ac <_dtoa_r+0x99c>
 800593c:	9b07      	ldr	r3, [sp, #28]
 800593e:	2b02      	cmp	r3, #2
 8005940:	dd34      	ble.n	80059ac <_dtoa_r+0x99c>
 8005942:	9b04      	ldr	r3, [sp, #16]
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	9b01      	ldr	r3, [sp, #4]
 8005948:	b963      	cbnz	r3, 8005964 <_dtoa_r+0x954>
 800594a:	4631      	mov	r1, r6
 800594c:	2205      	movs	r2, #5
 800594e:	4620      	mov	r0, r4
 8005950:	f000 fab2 	bl	8005eb8 <__multadd>
 8005954:	4601      	mov	r1, r0
 8005956:	4606      	mov	r6, r0
 8005958:	4650      	mov	r0, sl
 800595a:	f000 fd11 	bl	8006380 <__mcmp>
 800595e:	2800      	cmp	r0, #0
 8005960:	f73f adbb 	bgt.w	80054da <_dtoa_r+0x4ca>
 8005964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005966:	9d00      	ldr	r5, [sp, #0]
 8005968:	ea6f 0b03 	mvn.w	fp, r3
 800596c:	f04f 0800 	mov.w	r8, #0
 8005970:	4631      	mov	r1, r6
 8005972:	4620      	mov	r0, r4
 8005974:	f000 fa7e 	bl	8005e74 <_Bfree>
 8005978:	2f00      	cmp	r7, #0
 800597a:	f43f aeab 	beq.w	80056d4 <_dtoa_r+0x6c4>
 800597e:	f1b8 0f00 	cmp.w	r8, #0
 8005982:	d005      	beq.n	8005990 <_dtoa_r+0x980>
 8005984:	45b8      	cmp	r8, r7
 8005986:	d003      	beq.n	8005990 <_dtoa_r+0x980>
 8005988:	4641      	mov	r1, r8
 800598a:	4620      	mov	r0, r4
 800598c:	f000 fa72 	bl	8005e74 <_Bfree>
 8005990:	4639      	mov	r1, r7
 8005992:	4620      	mov	r0, r4
 8005994:	f000 fa6e 	bl	8005e74 <_Bfree>
 8005998:	e69c      	b.n	80056d4 <_dtoa_r+0x6c4>
 800599a:	2600      	movs	r6, #0
 800599c:	4637      	mov	r7, r6
 800599e:	e7e1      	b.n	8005964 <_dtoa_r+0x954>
 80059a0:	46bb      	mov	fp, r7
 80059a2:	4637      	mov	r7, r6
 80059a4:	e599      	b.n	80054da <_dtoa_r+0x4ca>
 80059a6:	bf00      	nop
 80059a8:	40240000 	.word	0x40240000
 80059ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 80c8 	beq.w	8005b44 <_dtoa_r+0xb34>
 80059b4:	9b04      	ldr	r3, [sp, #16]
 80059b6:	9301      	str	r3, [sp, #4]
 80059b8:	2d00      	cmp	r5, #0
 80059ba:	dd05      	ble.n	80059c8 <_dtoa_r+0x9b8>
 80059bc:	4639      	mov	r1, r7
 80059be:	462a      	mov	r2, r5
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fc71 	bl	80062a8 <__lshift>
 80059c6:	4607      	mov	r7, r0
 80059c8:	f1b8 0f00 	cmp.w	r8, #0
 80059cc:	d05b      	beq.n	8005a86 <_dtoa_r+0xa76>
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	4620      	mov	r0, r4
 80059d2:	f000 fa0f 	bl	8005df4 <_Balloc>
 80059d6:	4605      	mov	r5, r0
 80059d8:	b928      	cbnz	r0, 80059e6 <_dtoa_r+0x9d6>
 80059da:	4b83      	ldr	r3, [pc, #524]	; (8005be8 <_dtoa_r+0xbd8>)
 80059dc:	4602      	mov	r2, r0
 80059de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80059e2:	f7ff bb2e 	b.w	8005042 <_dtoa_r+0x32>
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	3202      	adds	r2, #2
 80059ea:	0092      	lsls	r2, r2, #2
 80059ec:	f107 010c 	add.w	r1, r7, #12
 80059f0:	300c      	adds	r0, #12
 80059f2:	f7ff fa6e 	bl	8004ed2 <memcpy>
 80059f6:	2201      	movs	r2, #1
 80059f8:	4629      	mov	r1, r5
 80059fa:	4620      	mov	r0, r4
 80059fc:	f000 fc54 	bl	80062a8 <__lshift>
 8005a00:	9b00      	ldr	r3, [sp, #0]
 8005a02:	3301      	adds	r3, #1
 8005a04:	9304      	str	r3, [sp, #16]
 8005a06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	9308      	str	r3, [sp, #32]
 8005a0e:	9b02      	ldr	r3, [sp, #8]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	46b8      	mov	r8, r7
 8005a16:	9306      	str	r3, [sp, #24]
 8005a18:	4607      	mov	r7, r0
 8005a1a:	9b04      	ldr	r3, [sp, #16]
 8005a1c:	4631      	mov	r1, r6
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	4650      	mov	r0, sl
 8005a22:	9301      	str	r3, [sp, #4]
 8005a24:	f7ff fa6a 	bl	8004efc <quorem>
 8005a28:	4641      	mov	r1, r8
 8005a2a:	9002      	str	r0, [sp, #8]
 8005a2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005a30:	4650      	mov	r0, sl
 8005a32:	f000 fca5 	bl	8006380 <__mcmp>
 8005a36:	463a      	mov	r2, r7
 8005a38:	9005      	str	r0, [sp, #20]
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	f000 fcbb 	bl	80063b8 <__mdiff>
 8005a42:	68c2      	ldr	r2, [r0, #12]
 8005a44:	4605      	mov	r5, r0
 8005a46:	bb02      	cbnz	r2, 8005a8a <_dtoa_r+0xa7a>
 8005a48:	4601      	mov	r1, r0
 8005a4a:	4650      	mov	r0, sl
 8005a4c:	f000 fc98 	bl	8006380 <__mcmp>
 8005a50:	4602      	mov	r2, r0
 8005a52:	4629      	mov	r1, r5
 8005a54:	4620      	mov	r0, r4
 8005a56:	9209      	str	r2, [sp, #36]	; 0x24
 8005a58:	f000 fa0c 	bl	8005e74 <_Bfree>
 8005a5c:	9b07      	ldr	r3, [sp, #28]
 8005a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a60:	9d04      	ldr	r5, [sp, #16]
 8005a62:	ea43 0102 	orr.w	r1, r3, r2
 8005a66:	9b06      	ldr	r3, [sp, #24]
 8005a68:	4319      	orrs	r1, r3
 8005a6a:	d110      	bne.n	8005a8e <_dtoa_r+0xa7e>
 8005a6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005a70:	d029      	beq.n	8005ac6 <_dtoa_r+0xab6>
 8005a72:	9b05      	ldr	r3, [sp, #20]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	dd02      	ble.n	8005a7e <_dtoa_r+0xa6e>
 8005a78:	9b02      	ldr	r3, [sp, #8]
 8005a7a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005a7e:	9b01      	ldr	r3, [sp, #4]
 8005a80:	f883 9000 	strb.w	r9, [r3]
 8005a84:	e774      	b.n	8005970 <_dtoa_r+0x960>
 8005a86:	4638      	mov	r0, r7
 8005a88:	e7ba      	b.n	8005a00 <_dtoa_r+0x9f0>
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	e7e1      	b.n	8005a52 <_dtoa_r+0xa42>
 8005a8e:	9b05      	ldr	r3, [sp, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	db04      	blt.n	8005a9e <_dtoa_r+0xa8e>
 8005a94:	9907      	ldr	r1, [sp, #28]
 8005a96:	430b      	orrs	r3, r1
 8005a98:	9906      	ldr	r1, [sp, #24]
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	d120      	bne.n	8005ae0 <_dtoa_r+0xad0>
 8005a9e:	2a00      	cmp	r2, #0
 8005aa0:	dded      	ble.n	8005a7e <_dtoa_r+0xa6e>
 8005aa2:	4651      	mov	r1, sl
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f000 fbfe 	bl	80062a8 <__lshift>
 8005aac:	4631      	mov	r1, r6
 8005aae:	4682      	mov	sl, r0
 8005ab0:	f000 fc66 	bl	8006380 <__mcmp>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	dc03      	bgt.n	8005ac0 <_dtoa_r+0xab0>
 8005ab8:	d1e1      	bne.n	8005a7e <_dtoa_r+0xa6e>
 8005aba:	f019 0f01 	tst.w	r9, #1
 8005abe:	d0de      	beq.n	8005a7e <_dtoa_r+0xa6e>
 8005ac0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005ac4:	d1d8      	bne.n	8005a78 <_dtoa_r+0xa68>
 8005ac6:	9a01      	ldr	r2, [sp, #4]
 8005ac8:	2339      	movs	r3, #57	; 0x39
 8005aca:	7013      	strb	r3, [r2, #0]
 8005acc:	462b      	mov	r3, r5
 8005ace:	461d      	mov	r5, r3
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005ad6:	2a39      	cmp	r2, #57	; 0x39
 8005ad8:	d06c      	beq.n	8005bb4 <_dtoa_r+0xba4>
 8005ada:	3201      	adds	r2, #1
 8005adc:	701a      	strb	r2, [r3, #0]
 8005ade:	e747      	b.n	8005970 <_dtoa_r+0x960>
 8005ae0:	2a00      	cmp	r2, #0
 8005ae2:	dd07      	ble.n	8005af4 <_dtoa_r+0xae4>
 8005ae4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005ae8:	d0ed      	beq.n	8005ac6 <_dtoa_r+0xab6>
 8005aea:	9a01      	ldr	r2, [sp, #4]
 8005aec:	f109 0301 	add.w	r3, r9, #1
 8005af0:	7013      	strb	r3, [r2, #0]
 8005af2:	e73d      	b.n	8005970 <_dtoa_r+0x960>
 8005af4:	9b04      	ldr	r3, [sp, #16]
 8005af6:	9a08      	ldr	r2, [sp, #32]
 8005af8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d043      	beq.n	8005b88 <_dtoa_r+0xb78>
 8005b00:	4651      	mov	r1, sl
 8005b02:	2300      	movs	r3, #0
 8005b04:	220a      	movs	r2, #10
 8005b06:	4620      	mov	r0, r4
 8005b08:	f000 f9d6 	bl	8005eb8 <__multadd>
 8005b0c:	45b8      	cmp	r8, r7
 8005b0e:	4682      	mov	sl, r0
 8005b10:	f04f 0300 	mov.w	r3, #0
 8005b14:	f04f 020a 	mov.w	r2, #10
 8005b18:	4641      	mov	r1, r8
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	d107      	bne.n	8005b2e <_dtoa_r+0xb1e>
 8005b1e:	f000 f9cb 	bl	8005eb8 <__multadd>
 8005b22:	4680      	mov	r8, r0
 8005b24:	4607      	mov	r7, r0
 8005b26:	9b04      	ldr	r3, [sp, #16]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	9304      	str	r3, [sp, #16]
 8005b2c:	e775      	b.n	8005a1a <_dtoa_r+0xa0a>
 8005b2e:	f000 f9c3 	bl	8005eb8 <__multadd>
 8005b32:	4639      	mov	r1, r7
 8005b34:	4680      	mov	r8, r0
 8005b36:	2300      	movs	r3, #0
 8005b38:	220a      	movs	r2, #10
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	f000 f9bc 	bl	8005eb8 <__multadd>
 8005b40:	4607      	mov	r7, r0
 8005b42:	e7f0      	b.n	8005b26 <_dtoa_r+0xb16>
 8005b44:	9b04      	ldr	r3, [sp, #16]
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	9d00      	ldr	r5, [sp, #0]
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	f7ff f9d5 	bl	8004efc <quorem>
 8005b52:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005b56:	9b00      	ldr	r3, [sp, #0]
 8005b58:	f805 9b01 	strb.w	r9, [r5], #1
 8005b5c:	1aea      	subs	r2, r5, r3
 8005b5e:	9b01      	ldr	r3, [sp, #4]
 8005b60:	4293      	cmp	r3, r2
 8005b62:	dd07      	ble.n	8005b74 <_dtoa_r+0xb64>
 8005b64:	4651      	mov	r1, sl
 8005b66:	2300      	movs	r3, #0
 8005b68:	220a      	movs	r2, #10
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 f9a4 	bl	8005eb8 <__multadd>
 8005b70:	4682      	mov	sl, r0
 8005b72:	e7ea      	b.n	8005b4a <_dtoa_r+0xb3a>
 8005b74:	9b01      	ldr	r3, [sp, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	bfc8      	it	gt
 8005b7a:	461d      	movgt	r5, r3
 8005b7c:	9b00      	ldr	r3, [sp, #0]
 8005b7e:	bfd8      	it	le
 8005b80:	2501      	movle	r5, #1
 8005b82:	441d      	add	r5, r3
 8005b84:	f04f 0800 	mov.w	r8, #0
 8005b88:	4651      	mov	r1, sl
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f000 fb8b 	bl	80062a8 <__lshift>
 8005b92:	4631      	mov	r1, r6
 8005b94:	4682      	mov	sl, r0
 8005b96:	f000 fbf3 	bl	8006380 <__mcmp>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	dc96      	bgt.n	8005acc <_dtoa_r+0xabc>
 8005b9e:	d102      	bne.n	8005ba6 <_dtoa_r+0xb96>
 8005ba0:	f019 0f01 	tst.w	r9, #1
 8005ba4:	d192      	bne.n	8005acc <_dtoa_r+0xabc>
 8005ba6:	462b      	mov	r3, r5
 8005ba8:	461d      	mov	r5, r3
 8005baa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bae:	2a30      	cmp	r2, #48	; 0x30
 8005bb0:	d0fa      	beq.n	8005ba8 <_dtoa_r+0xb98>
 8005bb2:	e6dd      	b.n	8005970 <_dtoa_r+0x960>
 8005bb4:	9a00      	ldr	r2, [sp, #0]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d189      	bne.n	8005ace <_dtoa_r+0xabe>
 8005bba:	f10b 0b01 	add.w	fp, fp, #1
 8005bbe:	2331      	movs	r3, #49	; 0x31
 8005bc0:	e796      	b.n	8005af0 <_dtoa_r+0xae0>
 8005bc2:	4b0a      	ldr	r3, [pc, #40]	; (8005bec <_dtoa_r+0xbdc>)
 8005bc4:	f7ff ba99 	b.w	80050fa <_dtoa_r+0xea>
 8005bc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f47f aa6d 	bne.w	80050aa <_dtoa_r+0x9a>
 8005bd0:	4b07      	ldr	r3, [pc, #28]	; (8005bf0 <_dtoa_r+0xbe0>)
 8005bd2:	f7ff ba92 	b.w	80050fa <_dtoa_r+0xea>
 8005bd6:	9b01      	ldr	r3, [sp, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	dcb5      	bgt.n	8005b48 <_dtoa_r+0xb38>
 8005bdc:	9b07      	ldr	r3, [sp, #28]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	f73f aeb1 	bgt.w	8005946 <_dtoa_r+0x936>
 8005be4:	e7b0      	b.n	8005b48 <_dtoa_r+0xb38>
 8005be6:	bf00      	nop
 8005be8:	080089b1 	.word	0x080089b1
 8005bec:	0800890c 	.word	0x0800890c
 8005bf0:	08008935 	.word	0x08008935

08005bf4 <_free_r>:
 8005bf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	d044      	beq.n	8005c84 <_free_r+0x90>
 8005bfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bfe:	9001      	str	r0, [sp, #4]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f1a1 0404 	sub.w	r4, r1, #4
 8005c06:	bfb8      	it	lt
 8005c08:	18e4      	addlt	r4, r4, r3
 8005c0a:	f000 f8e7 	bl	8005ddc <__malloc_lock>
 8005c0e:	4a1e      	ldr	r2, [pc, #120]	; (8005c88 <_free_r+0x94>)
 8005c10:	9801      	ldr	r0, [sp, #4]
 8005c12:	6813      	ldr	r3, [r2, #0]
 8005c14:	b933      	cbnz	r3, 8005c24 <_free_r+0x30>
 8005c16:	6063      	str	r3, [r4, #4]
 8005c18:	6014      	str	r4, [r2, #0]
 8005c1a:	b003      	add	sp, #12
 8005c1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c20:	f000 b8e2 	b.w	8005de8 <__malloc_unlock>
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	d908      	bls.n	8005c3a <_free_r+0x46>
 8005c28:	6825      	ldr	r5, [r4, #0]
 8005c2a:	1961      	adds	r1, r4, r5
 8005c2c:	428b      	cmp	r3, r1
 8005c2e:	bf01      	itttt	eq
 8005c30:	6819      	ldreq	r1, [r3, #0]
 8005c32:	685b      	ldreq	r3, [r3, #4]
 8005c34:	1949      	addeq	r1, r1, r5
 8005c36:	6021      	streq	r1, [r4, #0]
 8005c38:	e7ed      	b.n	8005c16 <_free_r+0x22>
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	b10b      	cbz	r3, 8005c44 <_free_r+0x50>
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	d9fa      	bls.n	8005c3a <_free_r+0x46>
 8005c44:	6811      	ldr	r1, [r2, #0]
 8005c46:	1855      	adds	r5, r2, r1
 8005c48:	42a5      	cmp	r5, r4
 8005c4a:	d10b      	bne.n	8005c64 <_free_r+0x70>
 8005c4c:	6824      	ldr	r4, [r4, #0]
 8005c4e:	4421      	add	r1, r4
 8005c50:	1854      	adds	r4, r2, r1
 8005c52:	42a3      	cmp	r3, r4
 8005c54:	6011      	str	r1, [r2, #0]
 8005c56:	d1e0      	bne.n	8005c1a <_free_r+0x26>
 8005c58:	681c      	ldr	r4, [r3, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	6053      	str	r3, [r2, #4]
 8005c5e:	440c      	add	r4, r1
 8005c60:	6014      	str	r4, [r2, #0]
 8005c62:	e7da      	b.n	8005c1a <_free_r+0x26>
 8005c64:	d902      	bls.n	8005c6c <_free_r+0x78>
 8005c66:	230c      	movs	r3, #12
 8005c68:	6003      	str	r3, [r0, #0]
 8005c6a:	e7d6      	b.n	8005c1a <_free_r+0x26>
 8005c6c:	6825      	ldr	r5, [r4, #0]
 8005c6e:	1961      	adds	r1, r4, r5
 8005c70:	428b      	cmp	r3, r1
 8005c72:	bf04      	itt	eq
 8005c74:	6819      	ldreq	r1, [r3, #0]
 8005c76:	685b      	ldreq	r3, [r3, #4]
 8005c78:	6063      	str	r3, [r4, #4]
 8005c7a:	bf04      	itt	eq
 8005c7c:	1949      	addeq	r1, r1, r5
 8005c7e:	6021      	streq	r1, [r4, #0]
 8005c80:	6054      	str	r4, [r2, #4]
 8005c82:	e7ca      	b.n	8005c1a <_free_r+0x26>
 8005c84:	b003      	add	sp, #12
 8005c86:	bd30      	pop	{r4, r5, pc}
 8005c88:	20000630 	.word	0x20000630

08005c8c <malloc>:
 8005c8c:	4b02      	ldr	r3, [pc, #8]	; (8005c98 <malloc+0xc>)
 8005c8e:	4601      	mov	r1, r0
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	f000 b823 	b.w	8005cdc <_malloc_r>
 8005c96:	bf00      	nop
 8005c98:	20000068 	.word	0x20000068

08005c9c <sbrk_aligned>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	4e0e      	ldr	r6, [pc, #56]	; (8005cd8 <sbrk_aligned+0x3c>)
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	6831      	ldr	r1, [r6, #0]
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	b911      	cbnz	r1, 8005cae <sbrk_aligned+0x12>
 8005ca8:	f001 fe00 	bl	80078ac <_sbrk_r>
 8005cac:	6030      	str	r0, [r6, #0]
 8005cae:	4621      	mov	r1, r4
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	f001 fdfb 	bl	80078ac <_sbrk_r>
 8005cb6:	1c43      	adds	r3, r0, #1
 8005cb8:	d00a      	beq.n	8005cd0 <sbrk_aligned+0x34>
 8005cba:	1cc4      	adds	r4, r0, #3
 8005cbc:	f024 0403 	bic.w	r4, r4, #3
 8005cc0:	42a0      	cmp	r0, r4
 8005cc2:	d007      	beq.n	8005cd4 <sbrk_aligned+0x38>
 8005cc4:	1a21      	subs	r1, r4, r0
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	f001 fdf0 	bl	80078ac <_sbrk_r>
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d101      	bne.n	8005cd4 <sbrk_aligned+0x38>
 8005cd0:	f04f 34ff 	mov.w	r4, #4294967295
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	bd70      	pop	{r4, r5, r6, pc}
 8005cd8:	20000634 	.word	0x20000634

08005cdc <_malloc_r>:
 8005cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ce0:	1ccd      	adds	r5, r1, #3
 8005ce2:	f025 0503 	bic.w	r5, r5, #3
 8005ce6:	3508      	adds	r5, #8
 8005ce8:	2d0c      	cmp	r5, #12
 8005cea:	bf38      	it	cc
 8005cec:	250c      	movcc	r5, #12
 8005cee:	2d00      	cmp	r5, #0
 8005cf0:	4607      	mov	r7, r0
 8005cf2:	db01      	blt.n	8005cf8 <_malloc_r+0x1c>
 8005cf4:	42a9      	cmp	r1, r5
 8005cf6:	d905      	bls.n	8005d04 <_malloc_r+0x28>
 8005cf8:	230c      	movs	r3, #12
 8005cfa:	603b      	str	r3, [r7, #0]
 8005cfc:	2600      	movs	r6, #0
 8005cfe:	4630      	mov	r0, r6
 8005d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005dd8 <_malloc_r+0xfc>
 8005d08:	f000 f868 	bl	8005ddc <__malloc_lock>
 8005d0c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d10:	461c      	mov	r4, r3
 8005d12:	bb5c      	cbnz	r4, 8005d6c <_malloc_r+0x90>
 8005d14:	4629      	mov	r1, r5
 8005d16:	4638      	mov	r0, r7
 8005d18:	f7ff ffc0 	bl	8005c9c <sbrk_aligned>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	4604      	mov	r4, r0
 8005d20:	d155      	bne.n	8005dce <_malloc_r+0xf2>
 8005d22:	f8d8 4000 	ldr.w	r4, [r8]
 8005d26:	4626      	mov	r6, r4
 8005d28:	2e00      	cmp	r6, #0
 8005d2a:	d145      	bne.n	8005db8 <_malloc_r+0xdc>
 8005d2c:	2c00      	cmp	r4, #0
 8005d2e:	d048      	beq.n	8005dc2 <_malloc_r+0xe6>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	4631      	mov	r1, r6
 8005d34:	4638      	mov	r0, r7
 8005d36:	eb04 0903 	add.w	r9, r4, r3
 8005d3a:	f001 fdb7 	bl	80078ac <_sbrk_r>
 8005d3e:	4581      	cmp	r9, r0
 8005d40:	d13f      	bne.n	8005dc2 <_malloc_r+0xe6>
 8005d42:	6821      	ldr	r1, [r4, #0]
 8005d44:	1a6d      	subs	r5, r5, r1
 8005d46:	4629      	mov	r1, r5
 8005d48:	4638      	mov	r0, r7
 8005d4a:	f7ff ffa7 	bl	8005c9c <sbrk_aligned>
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d037      	beq.n	8005dc2 <_malloc_r+0xe6>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	442b      	add	r3, r5
 8005d56:	6023      	str	r3, [r4, #0]
 8005d58:	f8d8 3000 	ldr.w	r3, [r8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d038      	beq.n	8005dd2 <_malloc_r+0xf6>
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	42a2      	cmp	r2, r4
 8005d64:	d12b      	bne.n	8005dbe <_malloc_r+0xe2>
 8005d66:	2200      	movs	r2, #0
 8005d68:	605a      	str	r2, [r3, #4]
 8005d6a:	e00f      	b.n	8005d8c <_malloc_r+0xb0>
 8005d6c:	6822      	ldr	r2, [r4, #0]
 8005d6e:	1b52      	subs	r2, r2, r5
 8005d70:	d41f      	bmi.n	8005db2 <_malloc_r+0xd6>
 8005d72:	2a0b      	cmp	r2, #11
 8005d74:	d917      	bls.n	8005da6 <_malloc_r+0xca>
 8005d76:	1961      	adds	r1, r4, r5
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	6025      	str	r5, [r4, #0]
 8005d7c:	bf18      	it	ne
 8005d7e:	6059      	strne	r1, [r3, #4]
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	bf08      	it	eq
 8005d84:	f8c8 1000 	streq.w	r1, [r8]
 8005d88:	5162      	str	r2, [r4, r5]
 8005d8a:	604b      	str	r3, [r1, #4]
 8005d8c:	4638      	mov	r0, r7
 8005d8e:	f104 060b 	add.w	r6, r4, #11
 8005d92:	f000 f829 	bl	8005de8 <__malloc_unlock>
 8005d96:	f026 0607 	bic.w	r6, r6, #7
 8005d9a:	1d23      	adds	r3, r4, #4
 8005d9c:	1af2      	subs	r2, r6, r3
 8005d9e:	d0ae      	beq.n	8005cfe <_malloc_r+0x22>
 8005da0:	1b9b      	subs	r3, r3, r6
 8005da2:	50a3      	str	r3, [r4, r2]
 8005da4:	e7ab      	b.n	8005cfe <_malloc_r+0x22>
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	6862      	ldr	r2, [r4, #4]
 8005daa:	d1dd      	bne.n	8005d68 <_malloc_r+0x8c>
 8005dac:	f8c8 2000 	str.w	r2, [r8]
 8005db0:	e7ec      	b.n	8005d8c <_malloc_r+0xb0>
 8005db2:	4623      	mov	r3, r4
 8005db4:	6864      	ldr	r4, [r4, #4]
 8005db6:	e7ac      	b.n	8005d12 <_malloc_r+0x36>
 8005db8:	4634      	mov	r4, r6
 8005dba:	6876      	ldr	r6, [r6, #4]
 8005dbc:	e7b4      	b.n	8005d28 <_malloc_r+0x4c>
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	e7cc      	b.n	8005d5c <_malloc_r+0x80>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	603b      	str	r3, [r7, #0]
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	f000 f80e 	bl	8005de8 <__malloc_unlock>
 8005dcc:	e797      	b.n	8005cfe <_malloc_r+0x22>
 8005dce:	6025      	str	r5, [r4, #0]
 8005dd0:	e7dc      	b.n	8005d8c <_malloc_r+0xb0>
 8005dd2:	605b      	str	r3, [r3, #4]
 8005dd4:	deff      	udf	#255	; 0xff
 8005dd6:	bf00      	nop
 8005dd8:	20000630 	.word	0x20000630

08005ddc <__malloc_lock>:
 8005ddc:	4801      	ldr	r0, [pc, #4]	; (8005de4 <__malloc_lock+0x8>)
 8005dde:	f7ff b876 	b.w	8004ece <__retarget_lock_acquire_recursive>
 8005de2:	bf00      	nop
 8005de4:	2000062c 	.word	0x2000062c

08005de8 <__malloc_unlock>:
 8005de8:	4801      	ldr	r0, [pc, #4]	; (8005df0 <__malloc_unlock+0x8>)
 8005dea:	f7ff b871 	b.w	8004ed0 <__retarget_lock_release_recursive>
 8005dee:	bf00      	nop
 8005df0:	2000062c 	.word	0x2000062c

08005df4 <_Balloc>:
 8005df4:	b570      	push	{r4, r5, r6, lr}
 8005df6:	69c6      	ldr	r6, [r0, #28]
 8005df8:	4604      	mov	r4, r0
 8005dfa:	460d      	mov	r5, r1
 8005dfc:	b976      	cbnz	r6, 8005e1c <_Balloc+0x28>
 8005dfe:	2010      	movs	r0, #16
 8005e00:	f7ff ff44 	bl	8005c8c <malloc>
 8005e04:	4602      	mov	r2, r0
 8005e06:	61e0      	str	r0, [r4, #28]
 8005e08:	b920      	cbnz	r0, 8005e14 <_Balloc+0x20>
 8005e0a:	4b18      	ldr	r3, [pc, #96]	; (8005e6c <_Balloc+0x78>)
 8005e0c:	4818      	ldr	r0, [pc, #96]	; (8005e70 <_Balloc+0x7c>)
 8005e0e:	216b      	movs	r1, #107	; 0x6b
 8005e10:	f001 fd66 	bl	80078e0 <__assert_func>
 8005e14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e18:	6006      	str	r6, [r0, #0]
 8005e1a:	60c6      	str	r6, [r0, #12]
 8005e1c:	69e6      	ldr	r6, [r4, #28]
 8005e1e:	68f3      	ldr	r3, [r6, #12]
 8005e20:	b183      	cbz	r3, 8005e44 <_Balloc+0x50>
 8005e22:	69e3      	ldr	r3, [r4, #28]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e2a:	b9b8      	cbnz	r0, 8005e5c <_Balloc+0x68>
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	fa01 f605 	lsl.w	r6, r1, r5
 8005e32:	1d72      	adds	r2, r6, #5
 8005e34:	0092      	lsls	r2, r2, #2
 8005e36:	4620      	mov	r0, r4
 8005e38:	f001 fd70 	bl	800791c <_calloc_r>
 8005e3c:	b160      	cbz	r0, 8005e58 <_Balloc+0x64>
 8005e3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e42:	e00e      	b.n	8005e62 <_Balloc+0x6e>
 8005e44:	2221      	movs	r2, #33	; 0x21
 8005e46:	2104      	movs	r1, #4
 8005e48:	4620      	mov	r0, r4
 8005e4a:	f001 fd67 	bl	800791c <_calloc_r>
 8005e4e:	69e3      	ldr	r3, [r4, #28]
 8005e50:	60f0      	str	r0, [r6, #12]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1e4      	bne.n	8005e22 <_Balloc+0x2e>
 8005e58:	2000      	movs	r0, #0
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}
 8005e5c:	6802      	ldr	r2, [r0, #0]
 8005e5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e62:	2300      	movs	r3, #0
 8005e64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e68:	e7f7      	b.n	8005e5a <_Balloc+0x66>
 8005e6a:	bf00      	nop
 8005e6c:	08008942 	.word	0x08008942
 8005e70:	080089c2 	.word	0x080089c2

08005e74 <_Bfree>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	69c6      	ldr	r6, [r0, #28]
 8005e78:	4605      	mov	r5, r0
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	b976      	cbnz	r6, 8005e9c <_Bfree+0x28>
 8005e7e:	2010      	movs	r0, #16
 8005e80:	f7ff ff04 	bl	8005c8c <malloc>
 8005e84:	4602      	mov	r2, r0
 8005e86:	61e8      	str	r0, [r5, #28]
 8005e88:	b920      	cbnz	r0, 8005e94 <_Bfree+0x20>
 8005e8a:	4b09      	ldr	r3, [pc, #36]	; (8005eb0 <_Bfree+0x3c>)
 8005e8c:	4809      	ldr	r0, [pc, #36]	; (8005eb4 <_Bfree+0x40>)
 8005e8e:	218f      	movs	r1, #143	; 0x8f
 8005e90:	f001 fd26 	bl	80078e0 <__assert_func>
 8005e94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e98:	6006      	str	r6, [r0, #0]
 8005e9a:	60c6      	str	r6, [r0, #12]
 8005e9c:	b13c      	cbz	r4, 8005eae <_Bfree+0x3a>
 8005e9e:	69eb      	ldr	r3, [r5, #28]
 8005ea0:	6862      	ldr	r2, [r4, #4]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ea8:	6021      	str	r1, [r4, #0]
 8005eaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
 8005eb0:	08008942 	.word	0x08008942
 8005eb4:	080089c2 	.word	0x080089c2

08005eb8 <__multadd>:
 8005eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebc:	690d      	ldr	r5, [r1, #16]
 8005ebe:	4607      	mov	r7, r0
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	461e      	mov	r6, r3
 8005ec4:	f101 0c14 	add.w	ip, r1, #20
 8005ec8:	2000      	movs	r0, #0
 8005eca:	f8dc 3000 	ldr.w	r3, [ip]
 8005ece:	b299      	uxth	r1, r3
 8005ed0:	fb02 6101 	mla	r1, r2, r1, r6
 8005ed4:	0c1e      	lsrs	r6, r3, #16
 8005ed6:	0c0b      	lsrs	r3, r1, #16
 8005ed8:	fb02 3306 	mla	r3, r2, r6, r3
 8005edc:	b289      	uxth	r1, r1
 8005ede:	3001      	adds	r0, #1
 8005ee0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ee4:	4285      	cmp	r5, r0
 8005ee6:	f84c 1b04 	str.w	r1, [ip], #4
 8005eea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005eee:	dcec      	bgt.n	8005eca <__multadd+0x12>
 8005ef0:	b30e      	cbz	r6, 8005f36 <__multadd+0x7e>
 8005ef2:	68a3      	ldr	r3, [r4, #8]
 8005ef4:	42ab      	cmp	r3, r5
 8005ef6:	dc19      	bgt.n	8005f2c <__multadd+0x74>
 8005ef8:	6861      	ldr	r1, [r4, #4]
 8005efa:	4638      	mov	r0, r7
 8005efc:	3101      	adds	r1, #1
 8005efe:	f7ff ff79 	bl	8005df4 <_Balloc>
 8005f02:	4680      	mov	r8, r0
 8005f04:	b928      	cbnz	r0, 8005f12 <__multadd+0x5a>
 8005f06:	4602      	mov	r2, r0
 8005f08:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <__multadd+0x84>)
 8005f0a:	480d      	ldr	r0, [pc, #52]	; (8005f40 <__multadd+0x88>)
 8005f0c:	21ba      	movs	r1, #186	; 0xba
 8005f0e:	f001 fce7 	bl	80078e0 <__assert_func>
 8005f12:	6922      	ldr	r2, [r4, #16]
 8005f14:	3202      	adds	r2, #2
 8005f16:	f104 010c 	add.w	r1, r4, #12
 8005f1a:	0092      	lsls	r2, r2, #2
 8005f1c:	300c      	adds	r0, #12
 8005f1e:	f7fe ffd8 	bl	8004ed2 <memcpy>
 8005f22:	4621      	mov	r1, r4
 8005f24:	4638      	mov	r0, r7
 8005f26:	f7ff ffa5 	bl	8005e74 <_Bfree>
 8005f2a:	4644      	mov	r4, r8
 8005f2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f30:	3501      	adds	r5, #1
 8005f32:	615e      	str	r6, [r3, #20]
 8005f34:	6125      	str	r5, [r4, #16]
 8005f36:	4620      	mov	r0, r4
 8005f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f3c:	080089b1 	.word	0x080089b1
 8005f40:	080089c2 	.word	0x080089c2

08005f44 <__s2b>:
 8005f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f48:	460c      	mov	r4, r1
 8005f4a:	4615      	mov	r5, r2
 8005f4c:	461f      	mov	r7, r3
 8005f4e:	2209      	movs	r2, #9
 8005f50:	3308      	adds	r3, #8
 8005f52:	4606      	mov	r6, r0
 8005f54:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f58:	2100      	movs	r1, #0
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	db09      	blt.n	8005f74 <__s2b+0x30>
 8005f60:	4630      	mov	r0, r6
 8005f62:	f7ff ff47 	bl	8005df4 <_Balloc>
 8005f66:	b940      	cbnz	r0, 8005f7a <__s2b+0x36>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	4b19      	ldr	r3, [pc, #100]	; (8005fd0 <__s2b+0x8c>)
 8005f6c:	4819      	ldr	r0, [pc, #100]	; (8005fd4 <__s2b+0x90>)
 8005f6e:	21d3      	movs	r1, #211	; 0xd3
 8005f70:	f001 fcb6 	bl	80078e0 <__assert_func>
 8005f74:	0052      	lsls	r2, r2, #1
 8005f76:	3101      	adds	r1, #1
 8005f78:	e7f0      	b.n	8005f5c <__s2b+0x18>
 8005f7a:	9b08      	ldr	r3, [sp, #32]
 8005f7c:	6143      	str	r3, [r0, #20]
 8005f7e:	2d09      	cmp	r5, #9
 8005f80:	f04f 0301 	mov.w	r3, #1
 8005f84:	6103      	str	r3, [r0, #16]
 8005f86:	dd16      	ble.n	8005fb6 <__s2b+0x72>
 8005f88:	f104 0909 	add.w	r9, r4, #9
 8005f8c:	46c8      	mov	r8, r9
 8005f8e:	442c      	add	r4, r5
 8005f90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005f94:	4601      	mov	r1, r0
 8005f96:	3b30      	subs	r3, #48	; 0x30
 8005f98:	220a      	movs	r2, #10
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	f7ff ff8c 	bl	8005eb8 <__multadd>
 8005fa0:	45a0      	cmp	r8, r4
 8005fa2:	d1f5      	bne.n	8005f90 <__s2b+0x4c>
 8005fa4:	f1a5 0408 	sub.w	r4, r5, #8
 8005fa8:	444c      	add	r4, r9
 8005faa:	1b2d      	subs	r5, r5, r4
 8005fac:	1963      	adds	r3, r4, r5
 8005fae:	42bb      	cmp	r3, r7
 8005fb0:	db04      	blt.n	8005fbc <__s2b+0x78>
 8005fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fb6:	340a      	adds	r4, #10
 8005fb8:	2509      	movs	r5, #9
 8005fba:	e7f6      	b.n	8005faa <__s2b+0x66>
 8005fbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005fc0:	4601      	mov	r1, r0
 8005fc2:	3b30      	subs	r3, #48	; 0x30
 8005fc4:	220a      	movs	r2, #10
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f7ff ff76 	bl	8005eb8 <__multadd>
 8005fcc:	e7ee      	b.n	8005fac <__s2b+0x68>
 8005fce:	bf00      	nop
 8005fd0:	080089b1 	.word	0x080089b1
 8005fd4:	080089c2 	.word	0x080089c2

08005fd8 <__hi0bits>:
 8005fd8:	0c03      	lsrs	r3, r0, #16
 8005fda:	041b      	lsls	r3, r3, #16
 8005fdc:	b9d3      	cbnz	r3, 8006014 <__hi0bits+0x3c>
 8005fde:	0400      	lsls	r0, r0, #16
 8005fe0:	2310      	movs	r3, #16
 8005fe2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005fe6:	bf04      	itt	eq
 8005fe8:	0200      	lsleq	r0, r0, #8
 8005fea:	3308      	addeq	r3, #8
 8005fec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005ff0:	bf04      	itt	eq
 8005ff2:	0100      	lsleq	r0, r0, #4
 8005ff4:	3304      	addeq	r3, #4
 8005ff6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005ffa:	bf04      	itt	eq
 8005ffc:	0080      	lsleq	r0, r0, #2
 8005ffe:	3302      	addeq	r3, #2
 8006000:	2800      	cmp	r0, #0
 8006002:	db05      	blt.n	8006010 <__hi0bits+0x38>
 8006004:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006008:	f103 0301 	add.w	r3, r3, #1
 800600c:	bf08      	it	eq
 800600e:	2320      	moveq	r3, #32
 8006010:	4618      	mov	r0, r3
 8006012:	4770      	bx	lr
 8006014:	2300      	movs	r3, #0
 8006016:	e7e4      	b.n	8005fe2 <__hi0bits+0xa>

08006018 <__lo0bits>:
 8006018:	6803      	ldr	r3, [r0, #0]
 800601a:	f013 0207 	ands.w	r2, r3, #7
 800601e:	d00c      	beq.n	800603a <__lo0bits+0x22>
 8006020:	07d9      	lsls	r1, r3, #31
 8006022:	d422      	bmi.n	800606a <__lo0bits+0x52>
 8006024:	079a      	lsls	r2, r3, #30
 8006026:	bf49      	itett	mi
 8006028:	085b      	lsrmi	r3, r3, #1
 800602a:	089b      	lsrpl	r3, r3, #2
 800602c:	6003      	strmi	r3, [r0, #0]
 800602e:	2201      	movmi	r2, #1
 8006030:	bf5c      	itt	pl
 8006032:	6003      	strpl	r3, [r0, #0]
 8006034:	2202      	movpl	r2, #2
 8006036:	4610      	mov	r0, r2
 8006038:	4770      	bx	lr
 800603a:	b299      	uxth	r1, r3
 800603c:	b909      	cbnz	r1, 8006042 <__lo0bits+0x2a>
 800603e:	0c1b      	lsrs	r3, r3, #16
 8006040:	2210      	movs	r2, #16
 8006042:	b2d9      	uxtb	r1, r3
 8006044:	b909      	cbnz	r1, 800604a <__lo0bits+0x32>
 8006046:	3208      	adds	r2, #8
 8006048:	0a1b      	lsrs	r3, r3, #8
 800604a:	0719      	lsls	r1, r3, #28
 800604c:	bf04      	itt	eq
 800604e:	091b      	lsreq	r3, r3, #4
 8006050:	3204      	addeq	r2, #4
 8006052:	0799      	lsls	r1, r3, #30
 8006054:	bf04      	itt	eq
 8006056:	089b      	lsreq	r3, r3, #2
 8006058:	3202      	addeq	r2, #2
 800605a:	07d9      	lsls	r1, r3, #31
 800605c:	d403      	bmi.n	8006066 <__lo0bits+0x4e>
 800605e:	085b      	lsrs	r3, r3, #1
 8006060:	f102 0201 	add.w	r2, r2, #1
 8006064:	d003      	beq.n	800606e <__lo0bits+0x56>
 8006066:	6003      	str	r3, [r0, #0]
 8006068:	e7e5      	b.n	8006036 <__lo0bits+0x1e>
 800606a:	2200      	movs	r2, #0
 800606c:	e7e3      	b.n	8006036 <__lo0bits+0x1e>
 800606e:	2220      	movs	r2, #32
 8006070:	e7e1      	b.n	8006036 <__lo0bits+0x1e>
	...

08006074 <__i2b>:
 8006074:	b510      	push	{r4, lr}
 8006076:	460c      	mov	r4, r1
 8006078:	2101      	movs	r1, #1
 800607a:	f7ff febb 	bl	8005df4 <_Balloc>
 800607e:	4602      	mov	r2, r0
 8006080:	b928      	cbnz	r0, 800608e <__i2b+0x1a>
 8006082:	4b05      	ldr	r3, [pc, #20]	; (8006098 <__i2b+0x24>)
 8006084:	4805      	ldr	r0, [pc, #20]	; (800609c <__i2b+0x28>)
 8006086:	f240 1145 	movw	r1, #325	; 0x145
 800608a:	f001 fc29 	bl	80078e0 <__assert_func>
 800608e:	2301      	movs	r3, #1
 8006090:	6144      	str	r4, [r0, #20]
 8006092:	6103      	str	r3, [r0, #16]
 8006094:	bd10      	pop	{r4, pc}
 8006096:	bf00      	nop
 8006098:	080089b1 	.word	0x080089b1
 800609c:	080089c2 	.word	0x080089c2

080060a0 <__multiply>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	4691      	mov	r9, r2
 80060a6:	690a      	ldr	r2, [r1, #16]
 80060a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	bfb8      	it	lt
 80060b0:	460b      	movlt	r3, r1
 80060b2:	460c      	mov	r4, r1
 80060b4:	bfbc      	itt	lt
 80060b6:	464c      	movlt	r4, r9
 80060b8:	4699      	movlt	r9, r3
 80060ba:	6927      	ldr	r7, [r4, #16]
 80060bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060c0:	68a3      	ldr	r3, [r4, #8]
 80060c2:	6861      	ldr	r1, [r4, #4]
 80060c4:	eb07 060a 	add.w	r6, r7, sl
 80060c8:	42b3      	cmp	r3, r6
 80060ca:	b085      	sub	sp, #20
 80060cc:	bfb8      	it	lt
 80060ce:	3101      	addlt	r1, #1
 80060d0:	f7ff fe90 	bl	8005df4 <_Balloc>
 80060d4:	b930      	cbnz	r0, 80060e4 <__multiply+0x44>
 80060d6:	4602      	mov	r2, r0
 80060d8:	4b44      	ldr	r3, [pc, #272]	; (80061ec <__multiply+0x14c>)
 80060da:	4845      	ldr	r0, [pc, #276]	; (80061f0 <__multiply+0x150>)
 80060dc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80060e0:	f001 fbfe 	bl	80078e0 <__assert_func>
 80060e4:	f100 0514 	add.w	r5, r0, #20
 80060e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80060ec:	462b      	mov	r3, r5
 80060ee:	2200      	movs	r2, #0
 80060f0:	4543      	cmp	r3, r8
 80060f2:	d321      	bcc.n	8006138 <__multiply+0x98>
 80060f4:	f104 0314 	add.w	r3, r4, #20
 80060f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80060fc:	f109 0314 	add.w	r3, r9, #20
 8006100:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006104:	9202      	str	r2, [sp, #8]
 8006106:	1b3a      	subs	r2, r7, r4
 8006108:	3a15      	subs	r2, #21
 800610a:	f022 0203 	bic.w	r2, r2, #3
 800610e:	3204      	adds	r2, #4
 8006110:	f104 0115 	add.w	r1, r4, #21
 8006114:	428f      	cmp	r7, r1
 8006116:	bf38      	it	cc
 8006118:	2204      	movcc	r2, #4
 800611a:	9201      	str	r2, [sp, #4]
 800611c:	9a02      	ldr	r2, [sp, #8]
 800611e:	9303      	str	r3, [sp, #12]
 8006120:	429a      	cmp	r2, r3
 8006122:	d80c      	bhi.n	800613e <__multiply+0x9e>
 8006124:	2e00      	cmp	r6, #0
 8006126:	dd03      	ble.n	8006130 <__multiply+0x90>
 8006128:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800612c:	2b00      	cmp	r3, #0
 800612e:	d05b      	beq.n	80061e8 <__multiply+0x148>
 8006130:	6106      	str	r6, [r0, #16]
 8006132:	b005      	add	sp, #20
 8006134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006138:	f843 2b04 	str.w	r2, [r3], #4
 800613c:	e7d8      	b.n	80060f0 <__multiply+0x50>
 800613e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006142:	f1ba 0f00 	cmp.w	sl, #0
 8006146:	d024      	beq.n	8006192 <__multiply+0xf2>
 8006148:	f104 0e14 	add.w	lr, r4, #20
 800614c:	46a9      	mov	r9, r5
 800614e:	f04f 0c00 	mov.w	ip, #0
 8006152:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006156:	f8d9 1000 	ldr.w	r1, [r9]
 800615a:	fa1f fb82 	uxth.w	fp, r2
 800615e:	b289      	uxth	r1, r1
 8006160:	fb0a 110b 	mla	r1, sl, fp, r1
 8006164:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006168:	f8d9 2000 	ldr.w	r2, [r9]
 800616c:	4461      	add	r1, ip
 800616e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006172:	fb0a c20b 	mla	r2, sl, fp, ip
 8006176:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800617a:	b289      	uxth	r1, r1
 800617c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006180:	4577      	cmp	r7, lr
 8006182:	f849 1b04 	str.w	r1, [r9], #4
 8006186:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800618a:	d8e2      	bhi.n	8006152 <__multiply+0xb2>
 800618c:	9a01      	ldr	r2, [sp, #4]
 800618e:	f845 c002 	str.w	ip, [r5, r2]
 8006192:	9a03      	ldr	r2, [sp, #12]
 8006194:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006198:	3304      	adds	r3, #4
 800619a:	f1b9 0f00 	cmp.w	r9, #0
 800619e:	d021      	beq.n	80061e4 <__multiply+0x144>
 80061a0:	6829      	ldr	r1, [r5, #0]
 80061a2:	f104 0c14 	add.w	ip, r4, #20
 80061a6:	46ae      	mov	lr, r5
 80061a8:	f04f 0a00 	mov.w	sl, #0
 80061ac:	f8bc b000 	ldrh.w	fp, [ip]
 80061b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80061b4:	fb09 220b 	mla	r2, r9, fp, r2
 80061b8:	4452      	add	r2, sl
 80061ba:	b289      	uxth	r1, r1
 80061bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061c0:	f84e 1b04 	str.w	r1, [lr], #4
 80061c4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80061c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80061cc:	f8be 1000 	ldrh.w	r1, [lr]
 80061d0:	fb09 110a 	mla	r1, r9, sl, r1
 80061d4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80061d8:	4567      	cmp	r7, ip
 80061da:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80061de:	d8e5      	bhi.n	80061ac <__multiply+0x10c>
 80061e0:	9a01      	ldr	r2, [sp, #4]
 80061e2:	50a9      	str	r1, [r5, r2]
 80061e4:	3504      	adds	r5, #4
 80061e6:	e799      	b.n	800611c <__multiply+0x7c>
 80061e8:	3e01      	subs	r6, #1
 80061ea:	e79b      	b.n	8006124 <__multiply+0x84>
 80061ec:	080089b1 	.word	0x080089b1
 80061f0:	080089c2 	.word	0x080089c2

080061f4 <__pow5mult>:
 80061f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061f8:	4615      	mov	r5, r2
 80061fa:	f012 0203 	ands.w	r2, r2, #3
 80061fe:	4606      	mov	r6, r0
 8006200:	460f      	mov	r7, r1
 8006202:	d007      	beq.n	8006214 <__pow5mult+0x20>
 8006204:	4c25      	ldr	r4, [pc, #148]	; (800629c <__pow5mult+0xa8>)
 8006206:	3a01      	subs	r2, #1
 8006208:	2300      	movs	r3, #0
 800620a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800620e:	f7ff fe53 	bl	8005eb8 <__multadd>
 8006212:	4607      	mov	r7, r0
 8006214:	10ad      	asrs	r5, r5, #2
 8006216:	d03d      	beq.n	8006294 <__pow5mult+0xa0>
 8006218:	69f4      	ldr	r4, [r6, #28]
 800621a:	b97c      	cbnz	r4, 800623c <__pow5mult+0x48>
 800621c:	2010      	movs	r0, #16
 800621e:	f7ff fd35 	bl	8005c8c <malloc>
 8006222:	4602      	mov	r2, r0
 8006224:	61f0      	str	r0, [r6, #28]
 8006226:	b928      	cbnz	r0, 8006234 <__pow5mult+0x40>
 8006228:	4b1d      	ldr	r3, [pc, #116]	; (80062a0 <__pow5mult+0xac>)
 800622a:	481e      	ldr	r0, [pc, #120]	; (80062a4 <__pow5mult+0xb0>)
 800622c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006230:	f001 fb56 	bl	80078e0 <__assert_func>
 8006234:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006238:	6004      	str	r4, [r0, #0]
 800623a:	60c4      	str	r4, [r0, #12]
 800623c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006240:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006244:	b94c      	cbnz	r4, 800625a <__pow5mult+0x66>
 8006246:	f240 2171 	movw	r1, #625	; 0x271
 800624a:	4630      	mov	r0, r6
 800624c:	f7ff ff12 	bl	8006074 <__i2b>
 8006250:	2300      	movs	r3, #0
 8006252:	f8c8 0008 	str.w	r0, [r8, #8]
 8006256:	4604      	mov	r4, r0
 8006258:	6003      	str	r3, [r0, #0]
 800625a:	f04f 0900 	mov.w	r9, #0
 800625e:	07eb      	lsls	r3, r5, #31
 8006260:	d50a      	bpl.n	8006278 <__pow5mult+0x84>
 8006262:	4639      	mov	r1, r7
 8006264:	4622      	mov	r2, r4
 8006266:	4630      	mov	r0, r6
 8006268:	f7ff ff1a 	bl	80060a0 <__multiply>
 800626c:	4639      	mov	r1, r7
 800626e:	4680      	mov	r8, r0
 8006270:	4630      	mov	r0, r6
 8006272:	f7ff fdff 	bl	8005e74 <_Bfree>
 8006276:	4647      	mov	r7, r8
 8006278:	106d      	asrs	r5, r5, #1
 800627a:	d00b      	beq.n	8006294 <__pow5mult+0xa0>
 800627c:	6820      	ldr	r0, [r4, #0]
 800627e:	b938      	cbnz	r0, 8006290 <__pow5mult+0x9c>
 8006280:	4622      	mov	r2, r4
 8006282:	4621      	mov	r1, r4
 8006284:	4630      	mov	r0, r6
 8006286:	f7ff ff0b 	bl	80060a0 <__multiply>
 800628a:	6020      	str	r0, [r4, #0]
 800628c:	f8c0 9000 	str.w	r9, [r0]
 8006290:	4604      	mov	r4, r0
 8006292:	e7e4      	b.n	800625e <__pow5mult+0x6a>
 8006294:	4638      	mov	r0, r7
 8006296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800629a:	bf00      	nop
 800629c:	08008b10 	.word	0x08008b10
 80062a0:	08008942 	.word	0x08008942
 80062a4:	080089c2 	.word	0x080089c2

080062a8 <__lshift>:
 80062a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062ac:	460c      	mov	r4, r1
 80062ae:	6849      	ldr	r1, [r1, #4]
 80062b0:	6923      	ldr	r3, [r4, #16]
 80062b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80062b6:	68a3      	ldr	r3, [r4, #8]
 80062b8:	4607      	mov	r7, r0
 80062ba:	4691      	mov	r9, r2
 80062bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062c0:	f108 0601 	add.w	r6, r8, #1
 80062c4:	42b3      	cmp	r3, r6
 80062c6:	db0b      	blt.n	80062e0 <__lshift+0x38>
 80062c8:	4638      	mov	r0, r7
 80062ca:	f7ff fd93 	bl	8005df4 <_Balloc>
 80062ce:	4605      	mov	r5, r0
 80062d0:	b948      	cbnz	r0, 80062e6 <__lshift+0x3e>
 80062d2:	4602      	mov	r2, r0
 80062d4:	4b28      	ldr	r3, [pc, #160]	; (8006378 <__lshift+0xd0>)
 80062d6:	4829      	ldr	r0, [pc, #164]	; (800637c <__lshift+0xd4>)
 80062d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80062dc:	f001 fb00 	bl	80078e0 <__assert_func>
 80062e0:	3101      	adds	r1, #1
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	e7ee      	b.n	80062c4 <__lshift+0x1c>
 80062e6:	2300      	movs	r3, #0
 80062e8:	f100 0114 	add.w	r1, r0, #20
 80062ec:	f100 0210 	add.w	r2, r0, #16
 80062f0:	4618      	mov	r0, r3
 80062f2:	4553      	cmp	r3, sl
 80062f4:	db33      	blt.n	800635e <__lshift+0xb6>
 80062f6:	6920      	ldr	r0, [r4, #16]
 80062f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80062fc:	f104 0314 	add.w	r3, r4, #20
 8006300:	f019 091f 	ands.w	r9, r9, #31
 8006304:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006308:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800630c:	d02b      	beq.n	8006366 <__lshift+0xbe>
 800630e:	f1c9 0e20 	rsb	lr, r9, #32
 8006312:	468a      	mov	sl, r1
 8006314:	2200      	movs	r2, #0
 8006316:	6818      	ldr	r0, [r3, #0]
 8006318:	fa00 f009 	lsl.w	r0, r0, r9
 800631c:	4310      	orrs	r0, r2
 800631e:	f84a 0b04 	str.w	r0, [sl], #4
 8006322:	f853 2b04 	ldr.w	r2, [r3], #4
 8006326:	459c      	cmp	ip, r3
 8006328:	fa22 f20e 	lsr.w	r2, r2, lr
 800632c:	d8f3      	bhi.n	8006316 <__lshift+0x6e>
 800632e:	ebac 0304 	sub.w	r3, ip, r4
 8006332:	3b15      	subs	r3, #21
 8006334:	f023 0303 	bic.w	r3, r3, #3
 8006338:	3304      	adds	r3, #4
 800633a:	f104 0015 	add.w	r0, r4, #21
 800633e:	4584      	cmp	ip, r0
 8006340:	bf38      	it	cc
 8006342:	2304      	movcc	r3, #4
 8006344:	50ca      	str	r2, [r1, r3]
 8006346:	b10a      	cbz	r2, 800634c <__lshift+0xa4>
 8006348:	f108 0602 	add.w	r6, r8, #2
 800634c:	3e01      	subs	r6, #1
 800634e:	4638      	mov	r0, r7
 8006350:	612e      	str	r6, [r5, #16]
 8006352:	4621      	mov	r1, r4
 8006354:	f7ff fd8e 	bl	8005e74 <_Bfree>
 8006358:	4628      	mov	r0, r5
 800635a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006362:	3301      	adds	r3, #1
 8006364:	e7c5      	b.n	80062f2 <__lshift+0x4a>
 8006366:	3904      	subs	r1, #4
 8006368:	f853 2b04 	ldr.w	r2, [r3], #4
 800636c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006370:	459c      	cmp	ip, r3
 8006372:	d8f9      	bhi.n	8006368 <__lshift+0xc0>
 8006374:	e7ea      	b.n	800634c <__lshift+0xa4>
 8006376:	bf00      	nop
 8006378:	080089b1 	.word	0x080089b1
 800637c:	080089c2 	.word	0x080089c2

08006380 <__mcmp>:
 8006380:	b530      	push	{r4, r5, lr}
 8006382:	6902      	ldr	r2, [r0, #16]
 8006384:	690c      	ldr	r4, [r1, #16]
 8006386:	1b12      	subs	r2, r2, r4
 8006388:	d10e      	bne.n	80063a8 <__mcmp+0x28>
 800638a:	f100 0314 	add.w	r3, r0, #20
 800638e:	3114      	adds	r1, #20
 8006390:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006394:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006398:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800639c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80063a0:	42a5      	cmp	r5, r4
 80063a2:	d003      	beq.n	80063ac <__mcmp+0x2c>
 80063a4:	d305      	bcc.n	80063b2 <__mcmp+0x32>
 80063a6:	2201      	movs	r2, #1
 80063a8:	4610      	mov	r0, r2
 80063aa:	bd30      	pop	{r4, r5, pc}
 80063ac:	4283      	cmp	r3, r0
 80063ae:	d3f3      	bcc.n	8006398 <__mcmp+0x18>
 80063b0:	e7fa      	b.n	80063a8 <__mcmp+0x28>
 80063b2:	f04f 32ff 	mov.w	r2, #4294967295
 80063b6:	e7f7      	b.n	80063a8 <__mcmp+0x28>

080063b8 <__mdiff>:
 80063b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063bc:	460c      	mov	r4, r1
 80063be:	4606      	mov	r6, r0
 80063c0:	4611      	mov	r1, r2
 80063c2:	4620      	mov	r0, r4
 80063c4:	4690      	mov	r8, r2
 80063c6:	f7ff ffdb 	bl	8006380 <__mcmp>
 80063ca:	1e05      	subs	r5, r0, #0
 80063cc:	d110      	bne.n	80063f0 <__mdiff+0x38>
 80063ce:	4629      	mov	r1, r5
 80063d0:	4630      	mov	r0, r6
 80063d2:	f7ff fd0f 	bl	8005df4 <_Balloc>
 80063d6:	b930      	cbnz	r0, 80063e6 <__mdiff+0x2e>
 80063d8:	4b3a      	ldr	r3, [pc, #232]	; (80064c4 <__mdiff+0x10c>)
 80063da:	4602      	mov	r2, r0
 80063dc:	f240 2137 	movw	r1, #567	; 0x237
 80063e0:	4839      	ldr	r0, [pc, #228]	; (80064c8 <__mdiff+0x110>)
 80063e2:	f001 fa7d 	bl	80078e0 <__assert_func>
 80063e6:	2301      	movs	r3, #1
 80063e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80063ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f0:	bfa4      	itt	ge
 80063f2:	4643      	movge	r3, r8
 80063f4:	46a0      	movge	r8, r4
 80063f6:	4630      	mov	r0, r6
 80063f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80063fc:	bfa6      	itte	ge
 80063fe:	461c      	movge	r4, r3
 8006400:	2500      	movge	r5, #0
 8006402:	2501      	movlt	r5, #1
 8006404:	f7ff fcf6 	bl	8005df4 <_Balloc>
 8006408:	b920      	cbnz	r0, 8006414 <__mdiff+0x5c>
 800640a:	4b2e      	ldr	r3, [pc, #184]	; (80064c4 <__mdiff+0x10c>)
 800640c:	4602      	mov	r2, r0
 800640e:	f240 2145 	movw	r1, #581	; 0x245
 8006412:	e7e5      	b.n	80063e0 <__mdiff+0x28>
 8006414:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006418:	6926      	ldr	r6, [r4, #16]
 800641a:	60c5      	str	r5, [r0, #12]
 800641c:	f104 0914 	add.w	r9, r4, #20
 8006420:	f108 0514 	add.w	r5, r8, #20
 8006424:	f100 0e14 	add.w	lr, r0, #20
 8006428:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800642c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006430:	f108 0210 	add.w	r2, r8, #16
 8006434:	46f2      	mov	sl, lr
 8006436:	2100      	movs	r1, #0
 8006438:	f859 3b04 	ldr.w	r3, [r9], #4
 800643c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006440:	fa11 f88b 	uxtah	r8, r1, fp
 8006444:	b299      	uxth	r1, r3
 8006446:	0c1b      	lsrs	r3, r3, #16
 8006448:	eba8 0801 	sub.w	r8, r8, r1
 800644c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006450:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006454:	fa1f f888 	uxth.w	r8, r8
 8006458:	1419      	asrs	r1, r3, #16
 800645a:	454e      	cmp	r6, r9
 800645c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006460:	f84a 3b04 	str.w	r3, [sl], #4
 8006464:	d8e8      	bhi.n	8006438 <__mdiff+0x80>
 8006466:	1b33      	subs	r3, r6, r4
 8006468:	3b15      	subs	r3, #21
 800646a:	f023 0303 	bic.w	r3, r3, #3
 800646e:	3304      	adds	r3, #4
 8006470:	3415      	adds	r4, #21
 8006472:	42a6      	cmp	r6, r4
 8006474:	bf38      	it	cc
 8006476:	2304      	movcc	r3, #4
 8006478:	441d      	add	r5, r3
 800647a:	4473      	add	r3, lr
 800647c:	469e      	mov	lr, r3
 800647e:	462e      	mov	r6, r5
 8006480:	4566      	cmp	r6, ip
 8006482:	d30e      	bcc.n	80064a2 <__mdiff+0xea>
 8006484:	f10c 0203 	add.w	r2, ip, #3
 8006488:	1b52      	subs	r2, r2, r5
 800648a:	f022 0203 	bic.w	r2, r2, #3
 800648e:	3d03      	subs	r5, #3
 8006490:	45ac      	cmp	ip, r5
 8006492:	bf38      	it	cc
 8006494:	2200      	movcc	r2, #0
 8006496:	4413      	add	r3, r2
 8006498:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800649c:	b17a      	cbz	r2, 80064be <__mdiff+0x106>
 800649e:	6107      	str	r7, [r0, #16]
 80064a0:	e7a4      	b.n	80063ec <__mdiff+0x34>
 80064a2:	f856 8b04 	ldr.w	r8, [r6], #4
 80064a6:	fa11 f288 	uxtah	r2, r1, r8
 80064aa:	1414      	asrs	r4, r2, #16
 80064ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80064b0:	b292      	uxth	r2, r2
 80064b2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80064b6:	f84e 2b04 	str.w	r2, [lr], #4
 80064ba:	1421      	asrs	r1, r4, #16
 80064bc:	e7e0      	b.n	8006480 <__mdiff+0xc8>
 80064be:	3f01      	subs	r7, #1
 80064c0:	e7ea      	b.n	8006498 <__mdiff+0xe0>
 80064c2:	bf00      	nop
 80064c4:	080089b1 	.word	0x080089b1
 80064c8:	080089c2 	.word	0x080089c2

080064cc <__ulp>:
 80064cc:	b082      	sub	sp, #8
 80064ce:	ed8d 0b00 	vstr	d0, [sp]
 80064d2:	9a01      	ldr	r2, [sp, #4]
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <__ulp+0x48>)
 80064d6:	4013      	ands	r3, r2
 80064d8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	dc08      	bgt.n	80064f2 <__ulp+0x26>
 80064e0:	425b      	negs	r3, r3
 80064e2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80064e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80064ea:	da04      	bge.n	80064f6 <__ulp+0x2a>
 80064ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f0:	4113      	asrs	r3, r2
 80064f2:	2200      	movs	r2, #0
 80064f4:	e008      	b.n	8006508 <__ulp+0x3c>
 80064f6:	f1a2 0314 	sub.w	r3, r2, #20
 80064fa:	2b1e      	cmp	r3, #30
 80064fc:	bfda      	itte	le
 80064fe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006502:	40da      	lsrle	r2, r3
 8006504:	2201      	movgt	r2, #1
 8006506:	2300      	movs	r3, #0
 8006508:	4619      	mov	r1, r3
 800650a:	4610      	mov	r0, r2
 800650c:	ec41 0b10 	vmov	d0, r0, r1
 8006510:	b002      	add	sp, #8
 8006512:	4770      	bx	lr
 8006514:	7ff00000 	.word	0x7ff00000

08006518 <__b2d>:
 8006518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800651c:	6906      	ldr	r6, [r0, #16]
 800651e:	f100 0814 	add.w	r8, r0, #20
 8006522:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006526:	1f37      	subs	r7, r6, #4
 8006528:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800652c:	4610      	mov	r0, r2
 800652e:	f7ff fd53 	bl	8005fd8 <__hi0bits>
 8006532:	f1c0 0320 	rsb	r3, r0, #32
 8006536:	280a      	cmp	r0, #10
 8006538:	600b      	str	r3, [r1, #0]
 800653a:	491b      	ldr	r1, [pc, #108]	; (80065a8 <__b2d+0x90>)
 800653c:	dc15      	bgt.n	800656a <__b2d+0x52>
 800653e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006542:	fa22 f30c 	lsr.w	r3, r2, ip
 8006546:	45b8      	cmp	r8, r7
 8006548:	ea43 0501 	orr.w	r5, r3, r1
 800654c:	bf34      	ite	cc
 800654e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006552:	2300      	movcs	r3, #0
 8006554:	3015      	adds	r0, #21
 8006556:	fa02 f000 	lsl.w	r0, r2, r0
 800655a:	fa23 f30c 	lsr.w	r3, r3, ip
 800655e:	4303      	orrs	r3, r0
 8006560:	461c      	mov	r4, r3
 8006562:	ec45 4b10 	vmov	d0, r4, r5
 8006566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800656a:	45b8      	cmp	r8, r7
 800656c:	bf3a      	itte	cc
 800656e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006572:	f1a6 0708 	subcc.w	r7, r6, #8
 8006576:	2300      	movcs	r3, #0
 8006578:	380b      	subs	r0, #11
 800657a:	d012      	beq.n	80065a2 <__b2d+0x8a>
 800657c:	f1c0 0120 	rsb	r1, r0, #32
 8006580:	fa23 f401 	lsr.w	r4, r3, r1
 8006584:	4082      	lsls	r2, r0
 8006586:	4322      	orrs	r2, r4
 8006588:	4547      	cmp	r7, r8
 800658a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800658e:	bf8c      	ite	hi
 8006590:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006594:	2200      	movls	r2, #0
 8006596:	4083      	lsls	r3, r0
 8006598:	40ca      	lsrs	r2, r1
 800659a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800659e:	4313      	orrs	r3, r2
 80065a0:	e7de      	b.n	8006560 <__b2d+0x48>
 80065a2:	ea42 0501 	orr.w	r5, r2, r1
 80065a6:	e7db      	b.n	8006560 <__b2d+0x48>
 80065a8:	3ff00000 	.word	0x3ff00000

080065ac <__d2b>:
 80065ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80065b0:	460f      	mov	r7, r1
 80065b2:	2101      	movs	r1, #1
 80065b4:	ec59 8b10 	vmov	r8, r9, d0
 80065b8:	4616      	mov	r6, r2
 80065ba:	f7ff fc1b 	bl	8005df4 <_Balloc>
 80065be:	4604      	mov	r4, r0
 80065c0:	b930      	cbnz	r0, 80065d0 <__d2b+0x24>
 80065c2:	4602      	mov	r2, r0
 80065c4:	4b24      	ldr	r3, [pc, #144]	; (8006658 <__d2b+0xac>)
 80065c6:	4825      	ldr	r0, [pc, #148]	; (800665c <__d2b+0xb0>)
 80065c8:	f240 310f 	movw	r1, #783	; 0x30f
 80065cc:	f001 f988 	bl	80078e0 <__assert_func>
 80065d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80065d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065d8:	bb2d      	cbnz	r5, 8006626 <__d2b+0x7a>
 80065da:	9301      	str	r3, [sp, #4]
 80065dc:	f1b8 0300 	subs.w	r3, r8, #0
 80065e0:	d026      	beq.n	8006630 <__d2b+0x84>
 80065e2:	4668      	mov	r0, sp
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	f7ff fd17 	bl	8006018 <__lo0bits>
 80065ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80065ee:	b1e8      	cbz	r0, 800662c <__d2b+0x80>
 80065f0:	f1c0 0320 	rsb	r3, r0, #32
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	430b      	orrs	r3, r1
 80065fa:	40c2      	lsrs	r2, r0
 80065fc:	6163      	str	r3, [r4, #20]
 80065fe:	9201      	str	r2, [sp, #4]
 8006600:	9b01      	ldr	r3, [sp, #4]
 8006602:	61a3      	str	r3, [r4, #24]
 8006604:	2b00      	cmp	r3, #0
 8006606:	bf14      	ite	ne
 8006608:	2202      	movne	r2, #2
 800660a:	2201      	moveq	r2, #1
 800660c:	6122      	str	r2, [r4, #16]
 800660e:	b1bd      	cbz	r5, 8006640 <__d2b+0x94>
 8006610:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006614:	4405      	add	r5, r0
 8006616:	603d      	str	r5, [r7, #0]
 8006618:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800661c:	6030      	str	r0, [r6, #0]
 800661e:	4620      	mov	r0, r4
 8006620:	b003      	add	sp, #12
 8006622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800662a:	e7d6      	b.n	80065da <__d2b+0x2e>
 800662c:	6161      	str	r1, [r4, #20]
 800662e:	e7e7      	b.n	8006600 <__d2b+0x54>
 8006630:	a801      	add	r0, sp, #4
 8006632:	f7ff fcf1 	bl	8006018 <__lo0bits>
 8006636:	9b01      	ldr	r3, [sp, #4]
 8006638:	6163      	str	r3, [r4, #20]
 800663a:	3020      	adds	r0, #32
 800663c:	2201      	movs	r2, #1
 800663e:	e7e5      	b.n	800660c <__d2b+0x60>
 8006640:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006644:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006648:	6038      	str	r0, [r7, #0]
 800664a:	6918      	ldr	r0, [r3, #16]
 800664c:	f7ff fcc4 	bl	8005fd8 <__hi0bits>
 8006650:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006654:	e7e2      	b.n	800661c <__d2b+0x70>
 8006656:	bf00      	nop
 8006658:	080089b1 	.word	0x080089b1
 800665c:	080089c2 	.word	0x080089c2

08006660 <__ratio>:
 8006660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006664:	4688      	mov	r8, r1
 8006666:	4669      	mov	r1, sp
 8006668:	4681      	mov	r9, r0
 800666a:	f7ff ff55 	bl	8006518 <__b2d>
 800666e:	a901      	add	r1, sp, #4
 8006670:	4640      	mov	r0, r8
 8006672:	ec55 4b10 	vmov	r4, r5, d0
 8006676:	f7ff ff4f 	bl	8006518 <__b2d>
 800667a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800667e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006682:	eba3 0c02 	sub.w	ip, r3, r2
 8006686:	e9dd 3200 	ldrd	r3, r2, [sp]
 800668a:	1a9b      	subs	r3, r3, r2
 800668c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006690:	ec51 0b10 	vmov	r0, r1, d0
 8006694:	2b00      	cmp	r3, #0
 8006696:	bfd6      	itet	le
 8006698:	460a      	movle	r2, r1
 800669a:	462a      	movgt	r2, r5
 800669c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80066a0:	468b      	mov	fp, r1
 80066a2:	462f      	mov	r7, r5
 80066a4:	bfd4      	ite	le
 80066a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80066aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80066ae:	4620      	mov	r0, r4
 80066b0:	ee10 2a10 	vmov	r2, s0
 80066b4:	465b      	mov	r3, fp
 80066b6:	4639      	mov	r1, r7
 80066b8:	f7fa f8d0 	bl	800085c <__aeabi_ddiv>
 80066bc:	ec41 0b10 	vmov	d0, r0, r1
 80066c0:	b003      	add	sp, #12
 80066c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080066c6 <__copybits>:
 80066c6:	3901      	subs	r1, #1
 80066c8:	b570      	push	{r4, r5, r6, lr}
 80066ca:	1149      	asrs	r1, r1, #5
 80066cc:	6914      	ldr	r4, [r2, #16]
 80066ce:	3101      	adds	r1, #1
 80066d0:	f102 0314 	add.w	r3, r2, #20
 80066d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80066d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80066dc:	1f05      	subs	r5, r0, #4
 80066de:	42a3      	cmp	r3, r4
 80066e0:	d30c      	bcc.n	80066fc <__copybits+0x36>
 80066e2:	1aa3      	subs	r3, r4, r2
 80066e4:	3b11      	subs	r3, #17
 80066e6:	f023 0303 	bic.w	r3, r3, #3
 80066ea:	3211      	adds	r2, #17
 80066ec:	42a2      	cmp	r2, r4
 80066ee:	bf88      	it	hi
 80066f0:	2300      	movhi	r3, #0
 80066f2:	4418      	add	r0, r3
 80066f4:	2300      	movs	r3, #0
 80066f6:	4288      	cmp	r0, r1
 80066f8:	d305      	bcc.n	8006706 <__copybits+0x40>
 80066fa:	bd70      	pop	{r4, r5, r6, pc}
 80066fc:	f853 6b04 	ldr.w	r6, [r3], #4
 8006700:	f845 6f04 	str.w	r6, [r5, #4]!
 8006704:	e7eb      	b.n	80066de <__copybits+0x18>
 8006706:	f840 3b04 	str.w	r3, [r0], #4
 800670a:	e7f4      	b.n	80066f6 <__copybits+0x30>

0800670c <__any_on>:
 800670c:	f100 0214 	add.w	r2, r0, #20
 8006710:	6900      	ldr	r0, [r0, #16]
 8006712:	114b      	asrs	r3, r1, #5
 8006714:	4298      	cmp	r0, r3
 8006716:	b510      	push	{r4, lr}
 8006718:	db11      	blt.n	800673e <__any_on+0x32>
 800671a:	dd0a      	ble.n	8006732 <__any_on+0x26>
 800671c:	f011 011f 	ands.w	r1, r1, #31
 8006720:	d007      	beq.n	8006732 <__any_on+0x26>
 8006722:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006726:	fa24 f001 	lsr.w	r0, r4, r1
 800672a:	fa00 f101 	lsl.w	r1, r0, r1
 800672e:	428c      	cmp	r4, r1
 8006730:	d10b      	bne.n	800674a <__any_on+0x3e>
 8006732:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006736:	4293      	cmp	r3, r2
 8006738:	d803      	bhi.n	8006742 <__any_on+0x36>
 800673a:	2000      	movs	r0, #0
 800673c:	bd10      	pop	{r4, pc}
 800673e:	4603      	mov	r3, r0
 8006740:	e7f7      	b.n	8006732 <__any_on+0x26>
 8006742:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006746:	2900      	cmp	r1, #0
 8006748:	d0f5      	beq.n	8006736 <__any_on+0x2a>
 800674a:	2001      	movs	r0, #1
 800674c:	e7f6      	b.n	800673c <__any_on+0x30>

0800674e <sulp>:
 800674e:	b570      	push	{r4, r5, r6, lr}
 8006750:	4604      	mov	r4, r0
 8006752:	460d      	mov	r5, r1
 8006754:	ec45 4b10 	vmov	d0, r4, r5
 8006758:	4616      	mov	r6, r2
 800675a:	f7ff feb7 	bl	80064cc <__ulp>
 800675e:	ec51 0b10 	vmov	r0, r1, d0
 8006762:	b17e      	cbz	r6, 8006784 <sulp+0x36>
 8006764:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006768:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800676c:	2b00      	cmp	r3, #0
 800676e:	dd09      	ble.n	8006784 <sulp+0x36>
 8006770:	051b      	lsls	r3, r3, #20
 8006772:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006776:	2400      	movs	r4, #0
 8006778:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800677c:	4622      	mov	r2, r4
 800677e:	462b      	mov	r3, r5
 8006780:	f7f9 ff42 	bl	8000608 <__aeabi_dmul>
 8006784:	bd70      	pop	{r4, r5, r6, pc}
	...

08006788 <_strtod_l>:
 8006788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	ed2d 8b02 	vpush	{d8}
 8006790:	b09b      	sub	sp, #108	; 0x6c
 8006792:	4604      	mov	r4, r0
 8006794:	9213      	str	r2, [sp, #76]	; 0x4c
 8006796:	2200      	movs	r2, #0
 8006798:	9216      	str	r2, [sp, #88]	; 0x58
 800679a:	460d      	mov	r5, r1
 800679c:	f04f 0800 	mov.w	r8, #0
 80067a0:	f04f 0900 	mov.w	r9, #0
 80067a4:	460a      	mov	r2, r1
 80067a6:	9215      	str	r2, [sp, #84]	; 0x54
 80067a8:	7811      	ldrb	r1, [r2, #0]
 80067aa:	292b      	cmp	r1, #43	; 0x2b
 80067ac:	d04c      	beq.n	8006848 <_strtod_l+0xc0>
 80067ae:	d83a      	bhi.n	8006826 <_strtod_l+0x9e>
 80067b0:	290d      	cmp	r1, #13
 80067b2:	d834      	bhi.n	800681e <_strtod_l+0x96>
 80067b4:	2908      	cmp	r1, #8
 80067b6:	d834      	bhi.n	8006822 <_strtod_l+0x9a>
 80067b8:	2900      	cmp	r1, #0
 80067ba:	d03d      	beq.n	8006838 <_strtod_l+0xb0>
 80067bc:	2200      	movs	r2, #0
 80067be:	920a      	str	r2, [sp, #40]	; 0x28
 80067c0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80067c2:	7832      	ldrb	r2, [r6, #0]
 80067c4:	2a30      	cmp	r2, #48	; 0x30
 80067c6:	f040 80b4 	bne.w	8006932 <_strtod_l+0x1aa>
 80067ca:	7872      	ldrb	r2, [r6, #1]
 80067cc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80067d0:	2a58      	cmp	r2, #88	; 0x58
 80067d2:	d170      	bne.n	80068b6 <_strtod_l+0x12e>
 80067d4:	9302      	str	r3, [sp, #8]
 80067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d8:	9301      	str	r3, [sp, #4]
 80067da:	ab16      	add	r3, sp, #88	; 0x58
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	4a8e      	ldr	r2, [pc, #568]	; (8006a18 <_strtod_l+0x290>)
 80067e0:	ab17      	add	r3, sp, #92	; 0x5c
 80067e2:	a915      	add	r1, sp, #84	; 0x54
 80067e4:	4620      	mov	r0, r4
 80067e6:	f001 f917 	bl	8007a18 <__gethex>
 80067ea:	f010 070f 	ands.w	r7, r0, #15
 80067ee:	4605      	mov	r5, r0
 80067f0:	d005      	beq.n	80067fe <_strtod_l+0x76>
 80067f2:	2f06      	cmp	r7, #6
 80067f4:	d12a      	bne.n	800684c <_strtod_l+0xc4>
 80067f6:	3601      	adds	r6, #1
 80067f8:	2300      	movs	r3, #0
 80067fa:	9615      	str	r6, [sp, #84]	; 0x54
 80067fc:	930a      	str	r3, [sp, #40]	; 0x28
 80067fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006800:	2b00      	cmp	r3, #0
 8006802:	f040 857f 	bne.w	8007304 <_strtod_l+0xb7c>
 8006806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006808:	b1db      	cbz	r3, 8006842 <_strtod_l+0xba>
 800680a:	4642      	mov	r2, r8
 800680c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006810:	ec43 2b10 	vmov	d0, r2, r3
 8006814:	b01b      	add	sp, #108	; 0x6c
 8006816:	ecbd 8b02 	vpop	{d8}
 800681a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800681e:	2920      	cmp	r1, #32
 8006820:	d1cc      	bne.n	80067bc <_strtod_l+0x34>
 8006822:	3201      	adds	r2, #1
 8006824:	e7bf      	b.n	80067a6 <_strtod_l+0x1e>
 8006826:	292d      	cmp	r1, #45	; 0x2d
 8006828:	d1c8      	bne.n	80067bc <_strtod_l+0x34>
 800682a:	2101      	movs	r1, #1
 800682c:	910a      	str	r1, [sp, #40]	; 0x28
 800682e:	1c51      	adds	r1, r2, #1
 8006830:	9115      	str	r1, [sp, #84]	; 0x54
 8006832:	7852      	ldrb	r2, [r2, #1]
 8006834:	2a00      	cmp	r2, #0
 8006836:	d1c3      	bne.n	80067c0 <_strtod_l+0x38>
 8006838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800683a:	9515      	str	r5, [sp, #84]	; 0x54
 800683c:	2b00      	cmp	r3, #0
 800683e:	f040 855f 	bne.w	8007300 <_strtod_l+0xb78>
 8006842:	4642      	mov	r2, r8
 8006844:	464b      	mov	r3, r9
 8006846:	e7e3      	b.n	8006810 <_strtod_l+0x88>
 8006848:	2100      	movs	r1, #0
 800684a:	e7ef      	b.n	800682c <_strtod_l+0xa4>
 800684c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800684e:	b13a      	cbz	r2, 8006860 <_strtod_l+0xd8>
 8006850:	2135      	movs	r1, #53	; 0x35
 8006852:	a818      	add	r0, sp, #96	; 0x60
 8006854:	f7ff ff37 	bl	80066c6 <__copybits>
 8006858:	9916      	ldr	r1, [sp, #88]	; 0x58
 800685a:	4620      	mov	r0, r4
 800685c:	f7ff fb0a 	bl	8005e74 <_Bfree>
 8006860:	3f01      	subs	r7, #1
 8006862:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006864:	2f04      	cmp	r7, #4
 8006866:	d806      	bhi.n	8006876 <_strtod_l+0xee>
 8006868:	e8df f007 	tbb	[pc, r7]
 800686c:	201d0314 	.word	0x201d0314
 8006870:	14          	.byte	0x14
 8006871:	00          	.byte	0x00
 8006872:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006876:	05e9      	lsls	r1, r5, #23
 8006878:	bf48      	it	mi
 800687a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800687e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006882:	0d1b      	lsrs	r3, r3, #20
 8006884:	051b      	lsls	r3, r3, #20
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1b9      	bne.n	80067fe <_strtod_l+0x76>
 800688a:	f7fe faf5 	bl	8004e78 <__errno>
 800688e:	2322      	movs	r3, #34	; 0x22
 8006890:	6003      	str	r3, [r0, #0]
 8006892:	e7b4      	b.n	80067fe <_strtod_l+0x76>
 8006894:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006898:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800689c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80068a0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80068a4:	e7e7      	b.n	8006876 <_strtod_l+0xee>
 80068a6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006a20 <_strtod_l+0x298>
 80068aa:	e7e4      	b.n	8006876 <_strtod_l+0xee>
 80068ac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80068b0:	f04f 38ff 	mov.w	r8, #4294967295
 80068b4:	e7df      	b.n	8006876 <_strtod_l+0xee>
 80068b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	9215      	str	r2, [sp, #84]	; 0x54
 80068bc:	785b      	ldrb	r3, [r3, #1]
 80068be:	2b30      	cmp	r3, #48	; 0x30
 80068c0:	d0f9      	beq.n	80068b6 <_strtod_l+0x12e>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d09b      	beq.n	80067fe <_strtod_l+0x76>
 80068c6:	2301      	movs	r3, #1
 80068c8:	f04f 0a00 	mov.w	sl, #0
 80068cc:	9304      	str	r3, [sp, #16]
 80068ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80068d2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80068d6:	46d3      	mov	fp, sl
 80068d8:	220a      	movs	r2, #10
 80068da:	9815      	ldr	r0, [sp, #84]	; 0x54
 80068dc:	7806      	ldrb	r6, [r0, #0]
 80068de:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80068e2:	b2d9      	uxtb	r1, r3
 80068e4:	2909      	cmp	r1, #9
 80068e6:	d926      	bls.n	8006936 <_strtod_l+0x1ae>
 80068e8:	494c      	ldr	r1, [pc, #304]	; (8006a1c <_strtod_l+0x294>)
 80068ea:	2201      	movs	r2, #1
 80068ec:	f000 ffcc 	bl	8007888 <strncmp>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d030      	beq.n	8006956 <_strtod_l+0x1ce>
 80068f4:	2000      	movs	r0, #0
 80068f6:	4632      	mov	r2, r6
 80068f8:	9005      	str	r0, [sp, #20]
 80068fa:	465e      	mov	r6, fp
 80068fc:	4603      	mov	r3, r0
 80068fe:	2a65      	cmp	r2, #101	; 0x65
 8006900:	d001      	beq.n	8006906 <_strtod_l+0x17e>
 8006902:	2a45      	cmp	r2, #69	; 0x45
 8006904:	d113      	bne.n	800692e <_strtod_l+0x1a6>
 8006906:	b91e      	cbnz	r6, 8006910 <_strtod_l+0x188>
 8006908:	9a04      	ldr	r2, [sp, #16]
 800690a:	4302      	orrs	r2, r0
 800690c:	d094      	beq.n	8006838 <_strtod_l+0xb0>
 800690e:	2600      	movs	r6, #0
 8006910:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006912:	1c6a      	adds	r2, r5, #1
 8006914:	9215      	str	r2, [sp, #84]	; 0x54
 8006916:	786a      	ldrb	r2, [r5, #1]
 8006918:	2a2b      	cmp	r2, #43	; 0x2b
 800691a:	d074      	beq.n	8006a06 <_strtod_l+0x27e>
 800691c:	2a2d      	cmp	r2, #45	; 0x2d
 800691e:	d078      	beq.n	8006a12 <_strtod_l+0x28a>
 8006920:	f04f 0c00 	mov.w	ip, #0
 8006924:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006928:	2909      	cmp	r1, #9
 800692a:	d97f      	bls.n	8006a2c <_strtod_l+0x2a4>
 800692c:	9515      	str	r5, [sp, #84]	; 0x54
 800692e:	2700      	movs	r7, #0
 8006930:	e09e      	b.n	8006a70 <_strtod_l+0x2e8>
 8006932:	2300      	movs	r3, #0
 8006934:	e7c8      	b.n	80068c8 <_strtod_l+0x140>
 8006936:	f1bb 0f08 	cmp.w	fp, #8
 800693a:	bfd8      	it	le
 800693c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800693e:	f100 0001 	add.w	r0, r0, #1
 8006942:	bfda      	itte	le
 8006944:	fb02 3301 	mlale	r3, r2, r1, r3
 8006948:	9309      	strle	r3, [sp, #36]	; 0x24
 800694a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800694e:	f10b 0b01 	add.w	fp, fp, #1
 8006952:	9015      	str	r0, [sp, #84]	; 0x54
 8006954:	e7c1      	b.n	80068da <_strtod_l+0x152>
 8006956:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006958:	1c5a      	adds	r2, r3, #1
 800695a:	9215      	str	r2, [sp, #84]	; 0x54
 800695c:	785a      	ldrb	r2, [r3, #1]
 800695e:	f1bb 0f00 	cmp.w	fp, #0
 8006962:	d037      	beq.n	80069d4 <_strtod_l+0x24c>
 8006964:	9005      	str	r0, [sp, #20]
 8006966:	465e      	mov	r6, fp
 8006968:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800696c:	2b09      	cmp	r3, #9
 800696e:	d912      	bls.n	8006996 <_strtod_l+0x20e>
 8006970:	2301      	movs	r3, #1
 8006972:	e7c4      	b.n	80068fe <_strtod_l+0x176>
 8006974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006976:	1c5a      	adds	r2, r3, #1
 8006978:	9215      	str	r2, [sp, #84]	; 0x54
 800697a:	785a      	ldrb	r2, [r3, #1]
 800697c:	3001      	adds	r0, #1
 800697e:	2a30      	cmp	r2, #48	; 0x30
 8006980:	d0f8      	beq.n	8006974 <_strtod_l+0x1ec>
 8006982:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006986:	2b08      	cmp	r3, #8
 8006988:	f200 84c1 	bhi.w	800730e <_strtod_l+0xb86>
 800698c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800698e:	9005      	str	r0, [sp, #20]
 8006990:	2000      	movs	r0, #0
 8006992:	930b      	str	r3, [sp, #44]	; 0x2c
 8006994:	4606      	mov	r6, r0
 8006996:	3a30      	subs	r2, #48	; 0x30
 8006998:	f100 0301 	add.w	r3, r0, #1
 800699c:	d014      	beq.n	80069c8 <_strtod_l+0x240>
 800699e:	9905      	ldr	r1, [sp, #20]
 80069a0:	4419      	add	r1, r3
 80069a2:	9105      	str	r1, [sp, #20]
 80069a4:	4633      	mov	r3, r6
 80069a6:	eb00 0c06 	add.w	ip, r0, r6
 80069aa:	210a      	movs	r1, #10
 80069ac:	4563      	cmp	r3, ip
 80069ae:	d113      	bne.n	80069d8 <_strtod_l+0x250>
 80069b0:	1833      	adds	r3, r6, r0
 80069b2:	2b08      	cmp	r3, #8
 80069b4:	f106 0601 	add.w	r6, r6, #1
 80069b8:	4406      	add	r6, r0
 80069ba:	dc1a      	bgt.n	80069f2 <_strtod_l+0x26a>
 80069bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069be:	230a      	movs	r3, #10
 80069c0:	fb03 2301 	mla	r3, r3, r1, r2
 80069c4:	9309      	str	r3, [sp, #36]	; 0x24
 80069c6:	2300      	movs	r3, #0
 80069c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80069ca:	1c51      	adds	r1, r2, #1
 80069cc:	9115      	str	r1, [sp, #84]	; 0x54
 80069ce:	7852      	ldrb	r2, [r2, #1]
 80069d0:	4618      	mov	r0, r3
 80069d2:	e7c9      	b.n	8006968 <_strtod_l+0x1e0>
 80069d4:	4658      	mov	r0, fp
 80069d6:	e7d2      	b.n	800697e <_strtod_l+0x1f6>
 80069d8:	2b08      	cmp	r3, #8
 80069da:	f103 0301 	add.w	r3, r3, #1
 80069de:	dc03      	bgt.n	80069e8 <_strtod_l+0x260>
 80069e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80069e2:	434f      	muls	r7, r1
 80069e4:	9709      	str	r7, [sp, #36]	; 0x24
 80069e6:	e7e1      	b.n	80069ac <_strtod_l+0x224>
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	bfd8      	it	le
 80069ec:	fb01 fa0a 	mulle.w	sl, r1, sl
 80069f0:	e7dc      	b.n	80069ac <_strtod_l+0x224>
 80069f2:	2e10      	cmp	r6, #16
 80069f4:	bfdc      	itt	le
 80069f6:	230a      	movle	r3, #10
 80069f8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80069fc:	e7e3      	b.n	80069c6 <_strtod_l+0x23e>
 80069fe:	2300      	movs	r3, #0
 8006a00:	9305      	str	r3, [sp, #20]
 8006a02:	2301      	movs	r3, #1
 8006a04:	e780      	b.n	8006908 <_strtod_l+0x180>
 8006a06:	f04f 0c00 	mov.w	ip, #0
 8006a0a:	1caa      	adds	r2, r5, #2
 8006a0c:	9215      	str	r2, [sp, #84]	; 0x54
 8006a0e:	78aa      	ldrb	r2, [r5, #2]
 8006a10:	e788      	b.n	8006924 <_strtod_l+0x19c>
 8006a12:	f04f 0c01 	mov.w	ip, #1
 8006a16:	e7f8      	b.n	8006a0a <_strtod_l+0x282>
 8006a18:	08008b20 	.word	0x08008b20
 8006a1c:	08008b1c 	.word	0x08008b1c
 8006a20:	7ff00000 	.word	0x7ff00000
 8006a24:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a26:	1c51      	adds	r1, r2, #1
 8006a28:	9115      	str	r1, [sp, #84]	; 0x54
 8006a2a:	7852      	ldrb	r2, [r2, #1]
 8006a2c:	2a30      	cmp	r2, #48	; 0x30
 8006a2e:	d0f9      	beq.n	8006a24 <_strtod_l+0x29c>
 8006a30:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006a34:	2908      	cmp	r1, #8
 8006a36:	f63f af7a 	bhi.w	800692e <_strtod_l+0x1a6>
 8006a3a:	3a30      	subs	r2, #48	; 0x30
 8006a3c:	9208      	str	r2, [sp, #32]
 8006a3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a40:	920c      	str	r2, [sp, #48]	; 0x30
 8006a42:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a44:	1c57      	adds	r7, r2, #1
 8006a46:	9715      	str	r7, [sp, #84]	; 0x54
 8006a48:	7852      	ldrb	r2, [r2, #1]
 8006a4a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006a4e:	f1be 0f09 	cmp.w	lr, #9
 8006a52:	d938      	bls.n	8006ac6 <_strtod_l+0x33e>
 8006a54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006a56:	1a7f      	subs	r7, r7, r1
 8006a58:	2f08      	cmp	r7, #8
 8006a5a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006a5e:	dc03      	bgt.n	8006a68 <_strtod_l+0x2e0>
 8006a60:	9908      	ldr	r1, [sp, #32]
 8006a62:	428f      	cmp	r7, r1
 8006a64:	bfa8      	it	ge
 8006a66:	460f      	movge	r7, r1
 8006a68:	f1bc 0f00 	cmp.w	ip, #0
 8006a6c:	d000      	beq.n	8006a70 <_strtod_l+0x2e8>
 8006a6e:	427f      	negs	r7, r7
 8006a70:	2e00      	cmp	r6, #0
 8006a72:	d14f      	bne.n	8006b14 <_strtod_l+0x38c>
 8006a74:	9904      	ldr	r1, [sp, #16]
 8006a76:	4301      	orrs	r1, r0
 8006a78:	f47f aec1 	bne.w	80067fe <_strtod_l+0x76>
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f47f aedb 	bne.w	8006838 <_strtod_l+0xb0>
 8006a82:	2a69      	cmp	r2, #105	; 0x69
 8006a84:	d029      	beq.n	8006ada <_strtod_l+0x352>
 8006a86:	dc26      	bgt.n	8006ad6 <_strtod_l+0x34e>
 8006a88:	2a49      	cmp	r2, #73	; 0x49
 8006a8a:	d026      	beq.n	8006ada <_strtod_l+0x352>
 8006a8c:	2a4e      	cmp	r2, #78	; 0x4e
 8006a8e:	f47f aed3 	bne.w	8006838 <_strtod_l+0xb0>
 8006a92:	499b      	ldr	r1, [pc, #620]	; (8006d00 <_strtod_l+0x578>)
 8006a94:	a815      	add	r0, sp, #84	; 0x54
 8006a96:	f001 f9ff 	bl	8007e98 <__match>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	f43f aecc 	beq.w	8006838 <_strtod_l+0xb0>
 8006aa0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	2b28      	cmp	r3, #40	; 0x28
 8006aa6:	d12f      	bne.n	8006b08 <_strtod_l+0x380>
 8006aa8:	4996      	ldr	r1, [pc, #600]	; (8006d04 <_strtod_l+0x57c>)
 8006aaa:	aa18      	add	r2, sp, #96	; 0x60
 8006aac:	a815      	add	r0, sp, #84	; 0x54
 8006aae:	f001 fa07 	bl	8007ec0 <__hexnan>
 8006ab2:	2805      	cmp	r0, #5
 8006ab4:	d128      	bne.n	8006b08 <_strtod_l+0x380>
 8006ab6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ab8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006abc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006ac0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006ac4:	e69b      	b.n	80067fe <_strtod_l+0x76>
 8006ac6:	9f08      	ldr	r7, [sp, #32]
 8006ac8:	210a      	movs	r1, #10
 8006aca:	fb01 2107 	mla	r1, r1, r7, r2
 8006ace:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006ad2:	9208      	str	r2, [sp, #32]
 8006ad4:	e7b5      	b.n	8006a42 <_strtod_l+0x2ba>
 8006ad6:	2a6e      	cmp	r2, #110	; 0x6e
 8006ad8:	e7d9      	b.n	8006a8e <_strtod_l+0x306>
 8006ada:	498b      	ldr	r1, [pc, #556]	; (8006d08 <_strtod_l+0x580>)
 8006adc:	a815      	add	r0, sp, #84	; 0x54
 8006ade:	f001 f9db 	bl	8007e98 <__match>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	f43f aea8 	beq.w	8006838 <_strtod_l+0xb0>
 8006ae8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aea:	4988      	ldr	r1, [pc, #544]	; (8006d0c <_strtod_l+0x584>)
 8006aec:	3b01      	subs	r3, #1
 8006aee:	a815      	add	r0, sp, #84	; 0x54
 8006af0:	9315      	str	r3, [sp, #84]	; 0x54
 8006af2:	f001 f9d1 	bl	8007e98 <__match>
 8006af6:	b910      	cbnz	r0, 8006afe <_strtod_l+0x376>
 8006af8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006afa:	3301      	adds	r3, #1
 8006afc:	9315      	str	r3, [sp, #84]	; 0x54
 8006afe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006d1c <_strtod_l+0x594>
 8006b02:	f04f 0800 	mov.w	r8, #0
 8006b06:	e67a      	b.n	80067fe <_strtod_l+0x76>
 8006b08:	4881      	ldr	r0, [pc, #516]	; (8006d10 <_strtod_l+0x588>)
 8006b0a:	f000 fee1 	bl	80078d0 <nan>
 8006b0e:	ec59 8b10 	vmov	r8, r9, d0
 8006b12:	e674      	b.n	80067fe <_strtod_l+0x76>
 8006b14:	9b05      	ldr	r3, [sp, #20]
 8006b16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b18:	1afb      	subs	r3, r7, r3
 8006b1a:	f1bb 0f00 	cmp.w	fp, #0
 8006b1e:	bf08      	it	eq
 8006b20:	46b3      	moveq	fp, r6
 8006b22:	2e10      	cmp	r6, #16
 8006b24:	9308      	str	r3, [sp, #32]
 8006b26:	4635      	mov	r5, r6
 8006b28:	bfa8      	it	ge
 8006b2a:	2510      	movge	r5, #16
 8006b2c:	f7f9 fcf2 	bl	8000514 <__aeabi_ui2d>
 8006b30:	2e09      	cmp	r6, #9
 8006b32:	4680      	mov	r8, r0
 8006b34:	4689      	mov	r9, r1
 8006b36:	dd13      	ble.n	8006b60 <_strtod_l+0x3d8>
 8006b38:	4b76      	ldr	r3, [pc, #472]	; (8006d14 <_strtod_l+0x58c>)
 8006b3a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006b3e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006b42:	f7f9 fd61 	bl	8000608 <__aeabi_dmul>
 8006b46:	4680      	mov	r8, r0
 8006b48:	4650      	mov	r0, sl
 8006b4a:	4689      	mov	r9, r1
 8006b4c:	f7f9 fce2 	bl	8000514 <__aeabi_ui2d>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	4640      	mov	r0, r8
 8006b56:	4649      	mov	r1, r9
 8006b58:	f7f9 fba0 	bl	800029c <__adddf3>
 8006b5c:	4680      	mov	r8, r0
 8006b5e:	4689      	mov	r9, r1
 8006b60:	2e0f      	cmp	r6, #15
 8006b62:	dc38      	bgt.n	8006bd6 <_strtod_l+0x44e>
 8006b64:	9b08      	ldr	r3, [sp, #32]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f43f ae49 	beq.w	80067fe <_strtod_l+0x76>
 8006b6c:	dd24      	ble.n	8006bb8 <_strtod_l+0x430>
 8006b6e:	2b16      	cmp	r3, #22
 8006b70:	dc0b      	bgt.n	8006b8a <_strtod_l+0x402>
 8006b72:	4968      	ldr	r1, [pc, #416]	; (8006d14 <_strtod_l+0x58c>)
 8006b74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b7c:	4642      	mov	r2, r8
 8006b7e:	464b      	mov	r3, r9
 8006b80:	f7f9 fd42 	bl	8000608 <__aeabi_dmul>
 8006b84:	4680      	mov	r8, r0
 8006b86:	4689      	mov	r9, r1
 8006b88:	e639      	b.n	80067fe <_strtod_l+0x76>
 8006b8a:	9a08      	ldr	r2, [sp, #32]
 8006b8c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006b90:	4293      	cmp	r3, r2
 8006b92:	db20      	blt.n	8006bd6 <_strtod_l+0x44e>
 8006b94:	4c5f      	ldr	r4, [pc, #380]	; (8006d14 <_strtod_l+0x58c>)
 8006b96:	f1c6 060f 	rsb	r6, r6, #15
 8006b9a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006b9e:	4642      	mov	r2, r8
 8006ba0:	464b      	mov	r3, r9
 8006ba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ba6:	f7f9 fd2f 	bl	8000608 <__aeabi_dmul>
 8006baa:	9b08      	ldr	r3, [sp, #32]
 8006bac:	1b9e      	subs	r6, r3, r6
 8006bae:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006bb2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006bb6:	e7e3      	b.n	8006b80 <_strtod_l+0x3f8>
 8006bb8:	9b08      	ldr	r3, [sp, #32]
 8006bba:	3316      	adds	r3, #22
 8006bbc:	db0b      	blt.n	8006bd6 <_strtod_l+0x44e>
 8006bbe:	9b05      	ldr	r3, [sp, #20]
 8006bc0:	1bdf      	subs	r7, r3, r7
 8006bc2:	4b54      	ldr	r3, [pc, #336]	; (8006d14 <_strtod_l+0x58c>)
 8006bc4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bcc:	4640      	mov	r0, r8
 8006bce:	4649      	mov	r1, r9
 8006bd0:	f7f9 fe44 	bl	800085c <__aeabi_ddiv>
 8006bd4:	e7d6      	b.n	8006b84 <_strtod_l+0x3fc>
 8006bd6:	9b08      	ldr	r3, [sp, #32]
 8006bd8:	1b75      	subs	r5, r6, r5
 8006bda:	441d      	add	r5, r3
 8006bdc:	2d00      	cmp	r5, #0
 8006bde:	dd70      	ble.n	8006cc2 <_strtod_l+0x53a>
 8006be0:	f015 030f 	ands.w	r3, r5, #15
 8006be4:	d00a      	beq.n	8006bfc <_strtod_l+0x474>
 8006be6:	494b      	ldr	r1, [pc, #300]	; (8006d14 <_strtod_l+0x58c>)
 8006be8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006bec:	4642      	mov	r2, r8
 8006bee:	464b      	mov	r3, r9
 8006bf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bf4:	f7f9 fd08 	bl	8000608 <__aeabi_dmul>
 8006bf8:	4680      	mov	r8, r0
 8006bfa:	4689      	mov	r9, r1
 8006bfc:	f035 050f 	bics.w	r5, r5, #15
 8006c00:	d04d      	beq.n	8006c9e <_strtod_l+0x516>
 8006c02:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006c06:	dd22      	ble.n	8006c4e <_strtod_l+0x4c6>
 8006c08:	2500      	movs	r5, #0
 8006c0a:	46ab      	mov	fp, r5
 8006c0c:	9509      	str	r5, [sp, #36]	; 0x24
 8006c0e:	9505      	str	r5, [sp, #20]
 8006c10:	2322      	movs	r3, #34	; 0x22
 8006c12:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006d1c <_strtod_l+0x594>
 8006c16:	6023      	str	r3, [r4, #0]
 8006c18:	f04f 0800 	mov.w	r8, #0
 8006c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f43f aded 	beq.w	80067fe <_strtod_l+0x76>
 8006c24:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006c26:	4620      	mov	r0, r4
 8006c28:	f7ff f924 	bl	8005e74 <_Bfree>
 8006c2c:	9905      	ldr	r1, [sp, #20]
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f7ff f920 	bl	8005e74 <_Bfree>
 8006c34:	4659      	mov	r1, fp
 8006c36:	4620      	mov	r0, r4
 8006c38:	f7ff f91c 	bl	8005e74 <_Bfree>
 8006c3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f7ff f918 	bl	8005e74 <_Bfree>
 8006c44:	4629      	mov	r1, r5
 8006c46:	4620      	mov	r0, r4
 8006c48:	f7ff f914 	bl	8005e74 <_Bfree>
 8006c4c:	e5d7      	b.n	80067fe <_strtod_l+0x76>
 8006c4e:	4b32      	ldr	r3, [pc, #200]	; (8006d18 <_strtod_l+0x590>)
 8006c50:	9304      	str	r3, [sp, #16]
 8006c52:	2300      	movs	r3, #0
 8006c54:	112d      	asrs	r5, r5, #4
 8006c56:	4640      	mov	r0, r8
 8006c58:	4649      	mov	r1, r9
 8006c5a:	469a      	mov	sl, r3
 8006c5c:	2d01      	cmp	r5, #1
 8006c5e:	dc21      	bgt.n	8006ca4 <_strtod_l+0x51c>
 8006c60:	b10b      	cbz	r3, 8006c66 <_strtod_l+0x4de>
 8006c62:	4680      	mov	r8, r0
 8006c64:	4689      	mov	r9, r1
 8006c66:	492c      	ldr	r1, [pc, #176]	; (8006d18 <_strtod_l+0x590>)
 8006c68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006c6c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006c70:	4642      	mov	r2, r8
 8006c72:	464b      	mov	r3, r9
 8006c74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c78:	f7f9 fcc6 	bl	8000608 <__aeabi_dmul>
 8006c7c:	4b27      	ldr	r3, [pc, #156]	; (8006d1c <_strtod_l+0x594>)
 8006c7e:	460a      	mov	r2, r1
 8006c80:	400b      	ands	r3, r1
 8006c82:	4927      	ldr	r1, [pc, #156]	; (8006d20 <_strtod_l+0x598>)
 8006c84:	428b      	cmp	r3, r1
 8006c86:	4680      	mov	r8, r0
 8006c88:	d8be      	bhi.n	8006c08 <_strtod_l+0x480>
 8006c8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006c8e:	428b      	cmp	r3, r1
 8006c90:	bf86      	itte	hi
 8006c92:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006d24 <_strtod_l+0x59c>
 8006c96:	f04f 38ff 	movhi.w	r8, #4294967295
 8006c9a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	9304      	str	r3, [sp, #16]
 8006ca2:	e07b      	b.n	8006d9c <_strtod_l+0x614>
 8006ca4:	07ea      	lsls	r2, r5, #31
 8006ca6:	d505      	bpl.n	8006cb4 <_strtod_l+0x52c>
 8006ca8:	9b04      	ldr	r3, [sp, #16]
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	f7f9 fcab 	bl	8000608 <__aeabi_dmul>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	9a04      	ldr	r2, [sp, #16]
 8006cb6:	3208      	adds	r2, #8
 8006cb8:	f10a 0a01 	add.w	sl, sl, #1
 8006cbc:	106d      	asrs	r5, r5, #1
 8006cbe:	9204      	str	r2, [sp, #16]
 8006cc0:	e7cc      	b.n	8006c5c <_strtod_l+0x4d4>
 8006cc2:	d0ec      	beq.n	8006c9e <_strtod_l+0x516>
 8006cc4:	426d      	negs	r5, r5
 8006cc6:	f015 020f 	ands.w	r2, r5, #15
 8006cca:	d00a      	beq.n	8006ce2 <_strtod_l+0x55a>
 8006ccc:	4b11      	ldr	r3, [pc, #68]	; (8006d14 <_strtod_l+0x58c>)
 8006cce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cd2:	4640      	mov	r0, r8
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	f7f9 fdbf 	bl	800085c <__aeabi_ddiv>
 8006cde:	4680      	mov	r8, r0
 8006ce0:	4689      	mov	r9, r1
 8006ce2:	112d      	asrs	r5, r5, #4
 8006ce4:	d0db      	beq.n	8006c9e <_strtod_l+0x516>
 8006ce6:	2d1f      	cmp	r5, #31
 8006ce8:	dd1e      	ble.n	8006d28 <_strtod_l+0x5a0>
 8006cea:	2500      	movs	r5, #0
 8006cec:	46ab      	mov	fp, r5
 8006cee:	9509      	str	r5, [sp, #36]	; 0x24
 8006cf0:	9505      	str	r5, [sp, #20]
 8006cf2:	2322      	movs	r3, #34	; 0x22
 8006cf4:	f04f 0800 	mov.w	r8, #0
 8006cf8:	f04f 0900 	mov.w	r9, #0
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	e78d      	b.n	8006c1c <_strtod_l+0x494>
 8006d00:	08008909 	.word	0x08008909
 8006d04:	08008b34 	.word	0x08008b34
 8006d08:	08008901 	.word	0x08008901
 8006d0c:	08008938 	.word	0x08008938
 8006d10:	08008cc5 	.word	0x08008cc5
 8006d14:	08008a48 	.word	0x08008a48
 8006d18:	08008a20 	.word	0x08008a20
 8006d1c:	7ff00000 	.word	0x7ff00000
 8006d20:	7ca00000 	.word	0x7ca00000
 8006d24:	7fefffff 	.word	0x7fefffff
 8006d28:	f015 0310 	ands.w	r3, r5, #16
 8006d2c:	bf18      	it	ne
 8006d2e:	236a      	movne	r3, #106	; 0x6a
 8006d30:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80070d4 <_strtod_l+0x94c>
 8006d34:	9304      	str	r3, [sp, #16]
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	07ea      	lsls	r2, r5, #31
 8006d3e:	d504      	bpl.n	8006d4a <_strtod_l+0x5c2>
 8006d40:	e9da 2300 	ldrd	r2, r3, [sl]
 8006d44:	f7f9 fc60 	bl	8000608 <__aeabi_dmul>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	106d      	asrs	r5, r5, #1
 8006d4c:	f10a 0a08 	add.w	sl, sl, #8
 8006d50:	d1f4      	bne.n	8006d3c <_strtod_l+0x5b4>
 8006d52:	b10b      	cbz	r3, 8006d58 <_strtod_l+0x5d0>
 8006d54:	4680      	mov	r8, r0
 8006d56:	4689      	mov	r9, r1
 8006d58:	9b04      	ldr	r3, [sp, #16]
 8006d5a:	b1bb      	cbz	r3, 8006d8c <_strtod_l+0x604>
 8006d5c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006d60:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	4649      	mov	r1, r9
 8006d68:	dd10      	ble.n	8006d8c <_strtod_l+0x604>
 8006d6a:	2b1f      	cmp	r3, #31
 8006d6c:	f340 811e 	ble.w	8006fac <_strtod_l+0x824>
 8006d70:	2b34      	cmp	r3, #52	; 0x34
 8006d72:	bfde      	ittt	le
 8006d74:	f04f 33ff 	movle.w	r3, #4294967295
 8006d78:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006d7c:	4093      	lslle	r3, r2
 8006d7e:	f04f 0800 	mov.w	r8, #0
 8006d82:	bfcc      	ite	gt
 8006d84:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006d88:	ea03 0901 	andle.w	r9, r3, r1
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2300      	movs	r3, #0
 8006d90:	4640      	mov	r0, r8
 8006d92:	4649      	mov	r1, r9
 8006d94:	f7f9 fea0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d1a6      	bne.n	8006cea <_strtod_l+0x562>
 8006d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006da2:	4633      	mov	r3, r6
 8006da4:	465a      	mov	r2, fp
 8006da6:	4620      	mov	r0, r4
 8006da8:	f7ff f8cc 	bl	8005f44 <__s2b>
 8006dac:	9009      	str	r0, [sp, #36]	; 0x24
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f af2a 	beq.w	8006c08 <_strtod_l+0x480>
 8006db4:	9a08      	ldr	r2, [sp, #32]
 8006db6:	9b05      	ldr	r3, [sp, #20]
 8006db8:	2a00      	cmp	r2, #0
 8006dba:	eba3 0307 	sub.w	r3, r3, r7
 8006dbe:	bfa8      	it	ge
 8006dc0:	2300      	movge	r3, #0
 8006dc2:	930c      	str	r3, [sp, #48]	; 0x30
 8006dc4:	2500      	movs	r5, #0
 8006dc6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006dca:	9312      	str	r3, [sp, #72]	; 0x48
 8006dcc:	46ab      	mov	fp, r5
 8006dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	6859      	ldr	r1, [r3, #4]
 8006dd4:	f7ff f80e 	bl	8005df4 <_Balloc>
 8006dd8:	9005      	str	r0, [sp, #20]
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	f43f af18 	beq.w	8006c10 <_strtod_l+0x488>
 8006de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006de2:	691a      	ldr	r2, [r3, #16]
 8006de4:	3202      	adds	r2, #2
 8006de6:	f103 010c 	add.w	r1, r3, #12
 8006dea:	0092      	lsls	r2, r2, #2
 8006dec:	300c      	adds	r0, #12
 8006dee:	f7fe f870 	bl	8004ed2 <memcpy>
 8006df2:	ec49 8b10 	vmov	d0, r8, r9
 8006df6:	aa18      	add	r2, sp, #96	; 0x60
 8006df8:	a917      	add	r1, sp, #92	; 0x5c
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f7ff fbd6 	bl	80065ac <__d2b>
 8006e00:	ec49 8b18 	vmov	d8, r8, r9
 8006e04:	9016      	str	r0, [sp, #88]	; 0x58
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f43f af02 	beq.w	8006c10 <_strtod_l+0x488>
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f7ff f930 	bl	8006074 <__i2b>
 8006e14:	4683      	mov	fp, r0
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f43f aefa 	beq.w	8006c10 <_strtod_l+0x488>
 8006e1c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006e1e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	bfab      	itete	ge
 8006e24:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006e26:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006e28:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006e2a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006e2e:	bfac      	ite	ge
 8006e30:	eb06 0a03 	addge.w	sl, r6, r3
 8006e34:	1b9f      	sublt	r7, r3, r6
 8006e36:	9b04      	ldr	r3, [sp, #16]
 8006e38:	1af6      	subs	r6, r6, r3
 8006e3a:	4416      	add	r6, r2
 8006e3c:	4ba0      	ldr	r3, [pc, #640]	; (80070c0 <_strtod_l+0x938>)
 8006e3e:	3e01      	subs	r6, #1
 8006e40:	429e      	cmp	r6, r3
 8006e42:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006e46:	f280 80c4 	bge.w	8006fd2 <_strtod_l+0x84a>
 8006e4a:	1b9b      	subs	r3, r3, r6
 8006e4c:	2b1f      	cmp	r3, #31
 8006e4e:	eba2 0203 	sub.w	r2, r2, r3
 8006e52:	f04f 0101 	mov.w	r1, #1
 8006e56:	f300 80b0 	bgt.w	8006fba <_strtod_l+0x832>
 8006e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e5e:	930e      	str	r3, [sp, #56]	; 0x38
 8006e60:	2300      	movs	r3, #0
 8006e62:	930d      	str	r3, [sp, #52]	; 0x34
 8006e64:	eb0a 0602 	add.w	r6, sl, r2
 8006e68:	9b04      	ldr	r3, [sp, #16]
 8006e6a:	45b2      	cmp	sl, r6
 8006e6c:	4417      	add	r7, r2
 8006e6e:	441f      	add	r7, r3
 8006e70:	4653      	mov	r3, sl
 8006e72:	bfa8      	it	ge
 8006e74:	4633      	movge	r3, r6
 8006e76:	42bb      	cmp	r3, r7
 8006e78:	bfa8      	it	ge
 8006e7a:	463b      	movge	r3, r7
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	bfc2      	ittt	gt
 8006e80:	1af6      	subgt	r6, r6, r3
 8006e82:	1aff      	subgt	r7, r7, r3
 8006e84:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	dd17      	ble.n	8006ebe <_strtod_l+0x736>
 8006e8e:	4659      	mov	r1, fp
 8006e90:	461a      	mov	r2, r3
 8006e92:	4620      	mov	r0, r4
 8006e94:	f7ff f9ae 	bl	80061f4 <__pow5mult>
 8006e98:	4683      	mov	fp, r0
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	f43f aeb8 	beq.w	8006c10 <_strtod_l+0x488>
 8006ea0:	4601      	mov	r1, r0
 8006ea2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f7ff f8fb 	bl	80060a0 <__multiply>
 8006eaa:	900b      	str	r0, [sp, #44]	; 0x2c
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f43f aeaf 	beq.w	8006c10 <_strtod_l+0x488>
 8006eb2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f7fe ffdd 	bl	8005e74 <_Bfree>
 8006eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ebc:	9316      	str	r3, [sp, #88]	; 0x58
 8006ebe:	2e00      	cmp	r6, #0
 8006ec0:	f300 808c 	bgt.w	8006fdc <_strtod_l+0x854>
 8006ec4:	9b08      	ldr	r3, [sp, #32]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	dd08      	ble.n	8006edc <_strtod_l+0x754>
 8006eca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ecc:	9905      	ldr	r1, [sp, #20]
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f7ff f990 	bl	80061f4 <__pow5mult>
 8006ed4:	9005      	str	r0, [sp, #20]
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f43f ae9a 	beq.w	8006c10 <_strtod_l+0x488>
 8006edc:	2f00      	cmp	r7, #0
 8006ede:	dd08      	ble.n	8006ef2 <_strtod_l+0x76a>
 8006ee0:	9905      	ldr	r1, [sp, #20]
 8006ee2:	463a      	mov	r2, r7
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	f7ff f9df 	bl	80062a8 <__lshift>
 8006eea:	9005      	str	r0, [sp, #20]
 8006eec:	2800      	cmp	r0, #0
 8006eee:	f43f ae8f 	beq.w	8006c10 <_strtod_l+0x488>
 8006ef2:	f1ba 0f00 	cmp.w	sl, #0
 8006ef6:	dd08      	ble.n	8006f0a <_strtod_l+0x782>
 8006ef8:	4659      	mov	r1, fp
 8006efa:	4652      	mov	r2, sl
 8006efc:	4620      	mov	r0, r4
 8006efe:	f7ff f9d3 	bl	80062a8 <__lshift>
 8006f02:	4683      	mov	fp, r0
 8006f04:	2800      	cmp	r0, #0
 8006f06:	f43f ae83 	beq.w	8006c10 <_strtod_l+0x488>
 8006f0a:	9a05      	ldr	r2, [sp, #20]
 8006f0c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f7ff fa52 	bl	80063b8 <__mdiff>
 8006f14:	4605      	mov	r5, r0
 8006f16:	2800      	cmp	r0, #0
 8006f18:	f43f ae7a 	beq.w	8006c10 <_strtod_l+0x488>
 8006f1c:	68c3      	ldr	r3, [r0, #12]
 8006f1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f20:	2300      	movs	r3, #0
 8006f22:	60c3      	str	r3, [r0, #12]
 8006f24:	4659      	mov	r1, fp
 8006f26:	f7ff fa2b 	bl	8006380 <__mcmp>
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	da60      	bge.n	8006ff0 <_strtod_l+0x868>
 8006f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f30:	ea53 0308 	orrs.w	r3, r3, r8
 8006f34:	f040 8084 	bne.w	8007040 <_strtod_l+0x8b8>
 8006f38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d17f      	bne.n	8007040 <_strtod_l+0x8b8>
 8006f40:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f44:	0d1b      	lsrs	r3, r3, #20
 8006f46:	051b      	lsls	r3, r3, #20
 8006f48:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006f4c:	d978      	bls.n	8007040 <_strtod_l+0x8b8>
 8006f4e:	696b      	ldr	r3, [r5, #20]
 8006f50:	b913      	cbnz	r3, 8006f58 <_strtod_l+0x7d0>
 8006f52:	692b      	ldr	r3, [r5, #16]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	dd73      	ble.n	8007040 <_strtod_l+0x8b8>
 8006f58:	4629      	mov	r1, r5
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	f7ff f9a3 	bl	80062a8 <__lshift>
 8006f62:	4659      	mov	r1, fp
 8006f64:	4605      	mov	r5, r0
 8006f66:	f7ff fa0b 	bl	8006380 <__mcmp>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	dd68      	ble.n	8007040 <_strtod_l+0x8b8>
 8006f6e:	9904      	ldr	r1, [sp, #16]
 8006f70:	4a54      	ldr	r2, [pc, #336]	; (80070c4 <_strtod_l+0x93c>)
 8006f72:	464b      	mov	r3, r9
 8006f74:	2900      	cmp	r1, #0
 8006f76:	f000 8084 	beq.w	8007082 <_strtod_l+0x8fa>
 8006f7a:	ea02 0109 	and.w	r1, r2, r9
 8006f7e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006f82:	dc7e      	bgt.n	8007082 <_strtod_l+0x8fa>
 8006f84:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006f88:	f77f aeb3 	ble.w	8006cf2 <_strtod_l+0x56a>
 8006f8c:	4b4e      	ldr	r3, [pc, #312]	; (80070c8 <_strtod_l+0x940>)
 8006f8e:	4640      	mov	r0, r8
 8006f90:	4649      	mov	r1, r9
 8006f92:	2200      	movs	r2, #0
 8006f94:	f7f9 fb38 	bl	8000608 <__aeabi_dmul>
 8006f98:	4b4a      	ldr	r3, [pc, #296]	; (80070c4 <_strtod_l+0x93c>)
 8006f9a:	400b      	ands	r3, r1
 8006f9c:	4680      	mov	r8, r0
 8006f9e:	4689      	mov	r9, r1
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f47f ae3f 	bne.w	8006c24 <_strtod_l+0x49c>
 8006fa6:	2322      	movs	r3, #34	; 0x22
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	e63b      	b.n	8006c24 <_strtod_l+0x49c>
 8006fac:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb4:	ea03 0808 	and.w	r8, r3, r8
 8006fb8:	e6e8      	b.n	8006d8c <_strtod_l+0x604>
 8006fba:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006fbe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006fc2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006fc6:	36e2      	adds	r6, #226	; 0xe2
 8006fc8:	fa01 f306 	lsl.w	r3, r1, r6
 8006fcc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006fd0:	e748      	b.n	8006e64 <_strtod_l+0x6dc>
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006fda:	e743      	b.n	8006e64 <_strtod_l+0x6dc>
 8006fdc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006fde:	4632      	mov	r2, r6
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f7ff f961 	bl	80062a8 <__lshift>
 8006fe6:	9016      	str	r0, [sp, #88]	; 0x58
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	f47f af6b 	bne.w	8006ec4 <_strtod_l+0x73c>
 8006fee:	e60f      	b.n	8006c10 <_strtod_l+0x488>
 8006ff0:	46ca      	mov	sl, r9
 8006ff2:	d171      	bne.n	80070d8 <_strtod_l+0x950>
 8006ff4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ff6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ffa:	b352      	cbz	r2, 8007052 <_strtod_l+0x8ca>
 8006ffc:	4a33      	ldr	r2, [pc, #204]	; (80070cc <_strtod_l+0x944>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d12a      	bne.n	8007058 <_strtod_l+0x8d0>
 8007002:	9b04      	ldr	r3, [sp, #16]
 8007004:	4641      	mov	r1, r8
 8007006:	b1fb      	cbz	r3, 8007048 <_strtod_l+0x8c0>
 8007008:	4b2e      	ldr	r3, [pc, #184]	; (80070c4 <_strtod_l+0x93c>)
 800700a:	ea09 0303 	and.w	r3, r9, r3
 800700e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007012:	f04f 32ff 	mov.w	r2, #4294967295
 8007016:	d81a      	bhi.n	800704e <_strtod_l+0x8c6>
 8007018:	0d1b      	lsrs	r3, r3, #20
 800701a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800701e:	fa02 f303 	lsl.w	r3, r2, r3
 8007022:	4299      	cmp	r1, r3
 8007024:	d118      	bne.n	8007058 <_strtod_l+0x8d0>
 8007026:	4b2a      	ldr	r3, [pc, #168]	; (80070d0 <_strtod_l+0x948>)
 8007028:	459a      	cmp	sl, r3
 800702a:	d102      	bne.n	8007032 <_strtod_l+0x8aa>
 800702c:	3101      	adds	r1, #1
 800702e:	f43f adef 	beq.w	8006c10 <_strtod_l+0x488>
 8007032:	4b24      	ldr	r3, [pc, #144]	; (80070c4 <_strtod_l+0x93c>)
 8007034:	ea0a 0303 	and.w	r3, sl, r3
 8007038:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800703c:	f04f 0800 	mov.w	r8, #0
 8007040:	9b04      	ldr	r3, [sp, #16]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1a2      	bne.n	8006f8c <_strtod_l+0x804>
 8007046:	e5ed      	b.n	8006c24 <_strtod_l+0x49c>
 8007048:	f04f 33ff 	mov.w	r3, #4294967295
 800704c:	e7e9      	b.n	8007022 <_strtod_l+0x89a>
 800704e:	4613      	mov	r3, r2
 8007050:	e7e7      	b.n	8007022 <_strtod_l+0x89a>
 8007052:	ea53 0308 	orrs.w	r3, r3, r8
 8007056:	d08a      	beq.n	8006f6e <_strtod_l+0x7e6>
 8007058:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800705a:	b1e3      	cbz	r3, 8007096 <_strtod_l+0x90e>
 800705c:	ea13 0f0a 	tst.w	r3, sl
 8007060:	d0ee      	beq.n	8007040 <_strtod_l+0x8b8>
 8007062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007064:	9a04      	ldr	r2, [sp, #16]
 8007066:	4640      	mov	r0, r8
 8007068:	4649      	mov	r1, r9
 800706a:	b1c3      	cbz	r3, 800709e <_strtod_l+0x916>
 800706c:	f7ff fb6f 	bl	800674e <sulp>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	ec51 0b18 	vmov	r0, r1, d8
 8007078:	f7f9 f910 	bl	800029c <__adddf3>
 800707c:	4680      	mov	r8, r0
 800707e:	4689      	mov	r9, r1
 8007080:	e7de      	b.n	8007040 <_strtod_l+0x8b8>
 8007082:	4013      	ands	r3, r2
 8007084:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007088:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800708c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007090:	f04f 38ff 	mov.w	r8, #4294967295
 8007094:	e7d4      	b.n	8007040 <_strtod_l+0x8b8>
 8007096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007098:	ea13 0f08 	tst.w	r3, r8
 800709c:	e7e0      	b.n	8007060 <_strtod_l+0x8d8>
 800709e:	f7ff fb56 	bl	800674e <sulp>
 80070a2:	4602      	mov	r2, r0
 80070a4:	460b      	mov	r3, r1
 80070a6:	ec51 0b18 	vmov	r0, r1, d8
 80070aa:	f7f9 f8f5 	bl	8000298 <__aeabi_dsub>
 80070ae:	2200      	movs	r2, #0
 80070b0:	2300      	movs	r3, #0
 80070b2:	4680      	mov	r8, r0
 80070b4:	4689      	mov	r9, r1
 80070b6:	f7f9 fd0f 	bl	8000ad8 <__aeabi_dcmpeq>
 80070ba:	2800      	cmp	r0, #0
 80070bc:	d0c0      	beq.n	8007040 <_strtod_l+0x8b8>
 80070be:	e618      	b.n	8006cf2 <_strtod_l+0x56a>
 80070c0:	fffffc02 	.word	0xfffffc02
 80070c4:	7ff00000 	.word	0x7ff00000
 80070c8:	39500000 	.word	0x39500000
 80070cc:	000fffff 	.word	0x000fffff
 80070d0:	7fefffff 	.word	0x7fefffff
 80070d4:	08008b48 	.word	0x08008b48
 80070d8:	4659      	mov	r1, fp
 80070da:	4628      	mov	r0, r5
 80070dc:	f7ff fac0 	bl	8006660 <__ratio>
 80070e0:	ec57 6b10 	vmov	r6, r7, d0
 80070e4:	ee10 0a10 	vmov	r0, s0
 80070e8:	2200      	movs	r2, #0
 80070ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070ee:	4639      	mov	r1, r7
 80070f0:	f7f9 fd06 	bl	8000b00 <__aeabi_dcmple>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	d071      	beq.n	80071dc <_strtod_l+0xa54>
 80070f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d17c      	bne.n	80071f8 <_strtod_l+0xa70>
 80070fe:	f1b8 0f00 	cmp.w	r8, #0
 8007102:	d15a      	bne.n	80071ba <_strtod_l+0xa32>
 8007104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007108:	2b00      	cmp	r3, #0
 800710a:	d15d      	bne.n	80071c8 <_strtod_l+0xa40>
 800710c:	4b90      	ldr	r3, [pc, #576]	; (8007350 <_strtod_l+0xbc8>)
 800710e:	2200      	movs	r2, #0
 8007110:	4630      	mov	r0, r6
 8007112:	4639      	mov	r1, r7
 8007114:	f7f9 fcea 	bl	8000aec <__aeabi_dcmplt>
 8007118:	2800      	cmp	r0, #0
 800711a:	d15c      	bne.n	80071d6 <_strtod_l+0xa4e>
 800711c:	4630      	mov	r0, r6
 800711e:	4639      	mov	r1, r7
 8007120:	4b8c      	ldr	r3, [pc, #560]	; (8007354 <_strtod_l+0xbcc>)
 8007122:	2200      	movs	r2, #0
 8007124:	f7f9 fa70 	bl	8000608 <__aeabi_dmul>
 8007128:	4606      	mov	r6, r0
 800712a:	460f      	mov	r7, r1
 800712c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007130:	9606      	str	r6, [sp, #24]
 8007132:	9307      	str	r3, [sp, #28]
 8007134:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007138:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800713c:	4b86      	ldr	r3, [pc, #536]	; (8007358 <_strtod_l+0xbd0>)
 800713e:	ea0a 0303 	and.w	r3, sl, r3
 8007142:	930d      	str	r3, [sp, #52]	; 0x34
 8007144:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007146:	4b85      	ldr	r3, [pc, #532]	; (800735c <_strtod_l+0xbd4>)
 8007148:	429a      	cmp	r2, r3
 800714a:	f040 8090 	bne.w	800726e <_strtod_l+0xae6>
 800714e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007152:	ec49 8b10 	vmov	d0, r8, r9
 8007156:	f7ff f9b9 	bl	80064cc <__ulp>
 800715a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800715e:	ec51 0b10 	vmov	r0, r1, d0
 8007162:	f7f9 fa51 	bl	8000608 <__aeabi_dmul>
 8007166:	4642      	mov	r2, r8
 8007168:	464b      	mov	r3, r9
 800716a:	f7f9 f897 	bl	800029c <__adddf3>
 800716e:	460b      	mov	r3, r1
 8007170:	4979      	ldr	r1, [pc, #484]	; (8007358 <_strtod_l+0xbd0>)
 8007172:	4a7b      	ldr	r2, [pc, #492]	; (8007360 <_strtod_l+0xbd8>)
 8007174:	4019      	ands	r1, r3
 8007176:	4291      	cmp	r1, r2
 8007178:	4680      	mov	r8, r0
 800717a:	d944      	bls.n	8007206 <_strtod_l+0xa7e>
 800717c:	ee18 2a90 	vmov	r2, s17
 8007180:	4b78      	ldr	r3, [pc, #480]	; (8007364 <_strtod_l+0xbdc>)
 8007182:	429a      	cmp	r2, r3
 8007184:	d104      	bne.n	8007190 <_strtod_l+0xa08>
 8007186:	ee18 3a10 	vmov	r3, s16
 800718a:	3301      	adds	r3, #1
 800718c:	f43f ad40 	beq.w	8006c10 <_strtod_l+0x488>
 8007190:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007364 <_strtod_l+0xbdc>
 8007194:	f04f 38ff 	mov.w	r8, #4294967295
 8007198:	9916      	ldr	r1, [sp, #88]	; 0x58
 800719a:	4620      	mov	r0, r4
 800719c:	f7fe fe6a 	bl	8005e74 <_Bfree>
 80071a0:	9905      	ldr	r1, [sp, #20]
 80071a2:	4620      	mov	r0, r4
 80071a4:	f7fe fe66 	bl	8005e74 <_Bfree>
 80071a8:	4659      	mov	r1, fp
 80071aa:	4620      	mov	r0, r4
 80071ac:	f7fe fe62 	bl	8005e74 <_Bfree>
 80071b0:	4629      	mov	r1, r5
 80071b2:	4620      	mov	r0, r4
 80071b4:	f7fe fe5e 	bl	8005e74 <_Bfree>
 80071b8:	e609      	b.n	8006dce <_strtod_l+0x646>
 80071ba:	f1b8 0f01 	cmp.w	r8, #1
 80071be:	d103      	bne.n	80071c8 <_strtod_l+0xa40>
 80071c0:	f1b9 0f00 	cmp.w	r9, #0
 80071c4:	f43f ad95 	beq.w	8006cf2 <_strtod_l+0x56a>
 80071c8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007320 <_strtod_l+0xb98>
 80071cc:	4f60      	ldr	r7, [pc, #384]	; (8007350 <_strtod_l+0xbc8>)
 80071ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80071d2:	2600      	movs	r6, #0
 80071d4:	e7ae      	b.n	8007134 <_strtod_l+0x9ac>
 80071d6:	4f5f      	ldr	r7, [pc, #380]	; (8007354 <_strtod_l+0xbcc>)
 80071d8:	2600      	movs	r6, #0
 80071da:	e7a7      	b.n	800712c <_strtod_l+0x9a4>
 80071dc:	4b5d      	ldr	r3, [pc, #372]	; (8007354 <_strtod_l+0xbcc>)
 80071de:	4630      	mov	r0, r6
 80071e0:	4639      	mov	r1, r7
 80071e2:	2200      	movs	r2, #0
 80071e4:	f7f9 fa10 	bl	8000608 <__aeabi_dmul>
 80071e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ea:	4606      	mov	r6, r0
 80071ec:	460f      	mov	r7, r1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d09c      	beq.n	800712c <_strtod_l+0x9a4>
 80071f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80071f6:	e79d      	b.n	8007134 <_strtod_l+0x9ac>
 80071f8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007328 <_strtod_l+0xba0>
 80071fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007200:	ec57 6b17 	vmov	r6, r7, d7
 8007204:	e796      	b.n	8007134 <_strtod_l+0x9ac>
 8007206:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800720a:	9b04      	ldr	r3, [sp, #16]
 800720c:	46ca      	mov	sl, r9
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1c2      	bne.n	8007198 <_strtod_l+0xa10>
 8007212:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007216:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007218:	0d1b      	lsrs	r3, r3, #20
 800721a:	051b      	lsls	r3, r3, #20
 800721c:	429a      	cmp	r2, r3
 800721e:	d1bb      	bne.n	8007198 <_strtod_l+0xa10>
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 fd50 	bl	8000cc8 <__aeabi_d2lz>
 8007228:	f7f9 f9c0 	bl	80005ac <__aeabi_l2d>
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 f830 	bl	8000298 <__aeabi_dsub>
 8007238:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800723a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800723e:	ea43 0308 	orr.w	r3, r3, r8
 8007242:	4313      	orrs	r3, r2
 8007244:	4606      	mov	r6, r0
 8007246:	460f      	mov	r7, r1
 8007248:	d054      	beq.n	80072f4 <_strtod_l+0xb6c>
 800724a:	a339      	add	r3, pc, #228	; (adr r3, 8007330 <_strtod_l+0xba8>)
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	f7f9 fc4c 	bl	8000aec <__aeabi_dcmplt>
 8007254:	2800      	cmp	r0, #0
 8007256:	f47f ace5 	bne.w	8006c24 <_strtod_l+0x49c>
 800725a:	a337      	add	r3, pc, #220	; (adr r3, 8007338 <_strtod_l+0xbb0>)
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	4630      	mov	r0, r6
 8007262:	4639      	mov	r1, r7
 8007264:	f7f9 fc60 	bl	8000b28 <__aeabi_dcmpgt>
 8007268:	2800      	cmp	r0, #0
 800726a:	d095      	beq.n	8007198 <_strtod_l+0xa10>
 800726c:	e4da      	b.n	8006c24 <_strtod_l+0x49c>
 800726e:	9b04      	ldr	r3, [sp, #16]
 8007270:	b333      	cbz	r3, 80072c0 <_strtod_l+0xb38>
 8007272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007274:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007278:	d822      	bhi.n	80072c0 <_strtod_l+0xb38>
 800727a:	a331      	add	r3, pc, #196	; (adr r3, 8007340 <_strtod_l+0xbb8>)
 800727c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007280:	4630      	mov	r0, r6
 8007282:	4639      	mov	r1, r7
 8007284:	f7f9 fc3c 	bl	8000b00 <__aeabi_dcmple>
 8007288:	b1a0      	cbz	r0, 80072b4 <_strtod_l+0xb2c>
 800728a:	4639      	mov	r1, r7
 800728c:	4630      	mov	r0, r6
 800728e:	f7f9 fc93 	bl	8000bb8 <__aeabi_d2uiz>
 8007292:	2801      	cmp	r0, #1
 8007294:	bf38      	it	cc
 8007296:	2001      	movcc	r0, #1
 8007298:	f7f9 f93c 	bl	8000514 <__aeabi_ui2d>
 800729c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800729e:	4606      	mov	r6, r0
 80072a0:	460f      	mov	r7, r1
 80072a2:	bb23      	cbnz	r3, 80072ee <_strtod_l+0xb66>
 80072a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072a8:	9010      	str	r0, [sp, #64]	; 0x40
 80072aa:	9311      	str	r3, [sp, #68]	; 0x44
 80072ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80072b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80072bc:	1a9b      	subs	r3, r3, r2
 80072be:	930f      	str	r3, [sp, #60]	; 0x3c
 80072c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80072c4:	eeb0 0a48 	vmov.f32	s0, s16
 80072c8:	eef0 0a68 	vmov.f32	s1, s17
 80072cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80072d0:	f7ff f8fc 	bl	80064cc <__ulp>
 80072d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80072d8:	ec53 2b10 	vmov	r2, r3, d0
 80072dc:	f7f9 f994 	bl	8000608 <__aeabi_dmul>
 80072e0:	ec53 2b18 	vmov	r2, r3, d8
 80072e4:	f7f8 ffda 	bl	800029c <__adddf3>
 80072e8:	4680      	mov	r8, r0
 80072ea:	4689      	mov	r9, r1
 80072ec:	e78d      	b.n	800720a <_strtod_l+0xa82>
 80072ee:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80072f2:	e7db      	b.n	80072ac <_strtod_l+0xb24>
 80072f4:	a314      	add	r3, pc, #80	; (adr r3, 8007348 <_strtod_l+0xbc0>)
 80072f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fa:	f7f9 fbf7 	bl	8000aec <__aeabi_dcmplt>
 80072fe:	e7b3      	b.n	8007268 <_strtod_l+0xae0>
 8007300:	2300      	movs	r3, #0
 8007302:	930a      	str	r3, [sp, #40]	; 0x28
 8007304:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007306:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007308:	6013      	str	r3, [r2, #0]
 800730a:	f7ff ba7c 	b.w	8006806 <_strtod_l+0x7e>
 800730e:	2a65      	cmp	r2, #101	; 0x65
 8007310:	f43f ab75 	beq.w	80069fe <_strtod_l+0x276>
 8007314:	2a45      	cmp	r2, #69	; 0x45
 8007316:	f43f ab72 	beq.w	80069fe <_strtod_l+0x276>
 800731a:	2301      	movs	r3, #1
 800731c:	f7ff bbaa 	b.w	8006a74 <_strtod_l+0x2ec>
 8007320:	00000000 	.word	0x00000000
 8007324:	bff00000 	.word	0xbff00000
 8007328:	00000000 	.word	0x00000000
 800732c:	3ff00000 	.word	0x3ff00000
 8007330:	94a03595 	.word	0x94a03595
 8007334:	3fdfffff 	.word	0x3fdfffff
 8007338:	35afe535 	.word	0x35afe535
 800733c:	3fe00000 	.word	0x3fe00000
 8007340:	ffc00000 	.word	0xffc00000
 8007344:	41dfffff 	.word	0x41dfffff
 8007348:	94a03595 	.word	0x94a03595
 800734c:	3fcfffff 	.word	0x3fcfffff
 8007350:	3ff00000 	.word	0x3ff00000
 8007354:	3fe00000 	.word	0x3fe00000
 8007358:	7ff00000 	.word	0x7ff00000
 800735c:	7fe00000 	.word	0x7fe00000
 8007360:	7c9fffff 	.word	0x7c9fffff
 8007364:	7fefffff 	.word	0x7fefffff

08007368 <_strtod_r>:
 8007368:	4b01      	ldr	r3, [pc, #4]	; (8007370 <_strtod_r+0x8>)
 800736a:	f7ff ba0d 	b.w	8006788 <_strtod_l>
 800736e:	bf00      	nop
 8007370:	2000006c 	.word	0x2000006c

08007374 <_strtol_l.constprop.0>:
 8007374:	2b01      	cmp	r3, #1
 8007376:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800737a:	d001      	beq.n	8007380 <_strtol_l.constprop.0+0xc>
 800737c:	2b24      	cmp	r3, #36	; 0x24
 800737e:	d906      	bls.n	800738e <_strtol_l.constprop.0+0x1a>
 8007380:	f7fd fd7a 	bl	8004e78 <__errno>
 8007384:	2316      	movs	r3, #22
 8007386:	6003      	str	r3, [r0, #0]
 8007388:	2000      	movs	r0, #0
 800738a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007474 <_strtol_l.constprop.0+0x100>
 8007392:	460d      	mov	r5, r1
 8007394:	462e      	mov	r6, r5
 8007396:	f815 4b01 	ldrb.w	r4, [r5], #1
 800739a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800739e:	f017 0708 	ands.w	r7, r7, #8
 80073a2:	d1f7      	bne.n	8007394 <_strtol_l.constprop.0+0x20>
 80073a4:	2c2d      	cmp	r4, #45	; 0x2d
 80073a6:	d132      	bne.n	800740e <_strtol_l.constprop.0+0x9a>
 80073a8:	782c      	ldrb	r4, [r5, #0]
 80073aa:	2701      	movs	r7, #1
 80073ac:	1cb5      	adds	r5, r6, #2
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d05b      	beq.n	800746a <_strtol_l.constprop.0+0xf6>
 80073b2:	2b10      	cmp	r3, #16
 80073b4:	d109      	bne.n	80073ca <_strtol_l.constprop.0+0x56>
 80073b6:	2c30      	cmp	r4, #48	; 0x30
 80073b8:	d107      	bne.n	80073ca <_strtol_l.constprop.0+0x56>
 80073ba:	782c      	ldrb	r4, [r5, #0]
 80073bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80073c0:	2c58      	cmp	r4, #88	; 0x58
 80073c2:	d14d      	bne.n	8007460 <_strtol_l.constprop.0+0xec>
 80073c4:	786c      	ldrb	r4, [r5, #1]
 80073c6:	2310      	movs	r3, #16
 80073c8:	3502      	adds	r5, #2
 80073ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80073ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80073d2:	f04f 0e00 	mov.w	lr, #0
 80073d6:	fbb8 f9f3 	udiv	r9, r8, r3
 80073da:	4676      	mov	r6, lr
 80073dc:	fb03 8a19 	mls	sl, r3, r9, r8
 80073e0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80073e4:	f1bc 0f09 	cmp.w	ip, #9
 80073e8:	d816      	bhi.n	8007418 <_strtol_l.constprop.0+0xa4>
 80073ea:	4664      	mov	r4, ip
 80073ec:	42a3      	cmp	r3, r4
 80073ee:	dd24      	ble.n	800743a <_strtol_l.constprop.0+0xc6>
 80073f0:	f1be 3fff 	cmp.w	lr, #4294967295
 80073f4:	d008      	beq.n	8007408 <_strtol_l.constprop.0+0x94>
 80073f6:	45b1      	cmp	r9, r6
 80073f8:	d31c      	bcc.n	8007434 <_strtol_l.constprop.0+0xc0>
 80073fa:	d101      	bne.n	8007400 <_strtol_l.constprop.0+0x8c>
 80073fc:	45a2      	cmp	sl, r4
 80073fe:	db19      	blt.n	8007434 <_strtol_l.constprop.0+0xc0>
 8007400:	fb06 4603 	mla	r6, r6, r3, r4
 8007404:	f04f 0e01 	mov.w	lr, #1
 8007408:	f815 4b01 	ldrb.w	r4, [r5], #1
 800740c:	e7e8      	b.n	80073e0 <_strtol_l.constprop.0+0x6c>
 800740e:	2c2b      	cmp	r4, #43	; 0x2b
 8007410:	bf04      	itt	eq
 8007412:	782c      	ldrbeq	r4, [r5, #0]
 8007414:	1cb5      	addeq	r5, r6, #2
 8007416:	e7ca      	b.n	80073ae <_strtol_l.constprop.0+0x3a>
 8007418:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800741c:	f1bc 0f19 	cmp.w	ip, #25
 8007420:	d801      	bhi.n	8007426 <_strtol_l.constprop.0+0xb2>
 8007422:	3c37      	subs	r4, #55	; 0x37
 8007424:	e7e2      	b.n	80073ec <_strtol_l.constprop.0+0x78>
 8007426:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800742a:	f1bc 0f19 	cmp.w	ip, #25
 800742e:	d804      	bhi.n	800743a <_strtol_l.constprop.0+0xc6>
 8007430:	3c57      	subs	r4, #87	; 0x57
 8007432:	e7db      	b.n	80073ec <_strtol_l.constprop.0+0x78>
 8007434:	f04f 3eff 	mov.w	lr, #4294967295
 8007438:	e7e6      	b.n	8007408 <_strtol_l.constprop.0+0x94>
 800743a:	f1be 3fff 	cmp.w	lr, #4294967295
 800743e:	d105      	bne.n	800744c <_strtol_l.constprop.0+0xd8>
 8007440:	2322      	movs	r3, #34	; 0x22
 8007442:	6003      	str	r3, [r0, #0]
 8007444:	4646      	mov	r6, r8
 8007446:	b942      	cbnz	r2, 800745a <_strtol_l.constprop.0+0xe6>
 8007448:	4630      	mov	r0, r6
 800744a:	e79e      	b.n	800738a <_strtol_l.constprop.0+0x16>
 800744c:	b107      	cbz	r7, 8007450 <_strtol_l.constprop.0+0xdc>
 800744e:	4276      	negs	r6, r6
 8007450:	2a00      	cmp	r2, #0
 8007452:	d0f9      	beq.n	8007448 <_strtol_l.constprop.0+0xd4>
 8007454:	f1be 0f00 	cmp.w	lr, #0
 8007458:	d000      	beq.n	800745c <_strtol_l.constprop.0+0xe8>
 800745a:	1e69      	subs	r1, r5, #1
 800745c:	6011      	str	r1, [r2, #0]
 800745e:	e7f3      	b.n	8007448 <_strtol_l.constprop.0+0xd4>
 8007460:	2430      	movs	r4, #48	; 0x30
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1b1      	bne.n	80073ca <_strtol_l.constprop.0+0x56>
 8007466:	2308      	movs	r3, #8
 8007468:	e7af      	b.n	80073ca <_strtol_l.constprop.0+0x56>
 800746a:	2c30      	cmp	r4, #48	; 0x30
 800746c:	d0a5      	beq.n	80073ba <_strtol_l.constprop.0+0x46>
 800746e:	230a      	movs	r3, #10
 8007470:	e7ab      	b.n	80073ca <_strtol_l.constprop.0+0x56>
 8007472:	bf00      	nop
 8007474:	08008b71 	.word	0x08008b71

08007478 <_strtol_r>:
 8007478:	f7ff bf7c 	b.w	8007374 <_strtol_l.constprop.0>

0800747c <__ssputs_r>:
 800747c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007480:	688e      	ldr	r6, [r1, #8]
 8007482:	461f      	mov	r7, r3
 8007484:	42be      	cmp	r6, r7
 8007486:	680b      	ldr	r3, [r1, #0]
 8007488:	4682      	mov	sl, r0
 800748a:	460c      	mov	r4, r1
 800748c:	4690      	mov	r8, r2
 800748e:	d82c      	bhi.n	80074ea <__ssputs_r+0x6e>
 8007490:	898a      	ldrh	r2, [r1, #12]
 8007492:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007496:	d026      	beq.n	80074e6 <__ssputs_r+0x6a>
 8007498:	6965      	ldr	r5, [r4, #20]
 800749a:	6909      	ldr	r1, [r1, #16]
 800749c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074a0:	eba3 0901 	sub.w	r9, r3, r1
 80074a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074a8:	1c7b      	adds	r3, r7, #1
 80074aa:	444b      	add	r3, r9
 80074ac:	106d      	asrs	r5, r5, #1
 80074ae:	429d      	cmp	r5, r3
 80074b0:	bf38      	it	cc
 80074b2:	461d      	movcc	r5, r3
 80074b4:	0553      	lsls	r3, r2, #21
 80074b6:	d527      	bpl.n	8007508 <__ssputs_r+0x8c>
 80074b8:	4629      	mov	r1, r5
 80074ba:	f7fe fc0f 	bl	8005cdc <_malloc_r>
 80074be:	4606      	mov	r6, r0
 80074c0:	b360      	cbz	r0, 800751c <__ssputs_r+0xa0>
 80074c2:	6921      	ldr	r1, [r4, #16]
 80074c4:	464a      	mov	r2, r9
 80074c6:	f7fd fd04 	bl	8004ed2 <memcpy>
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d4:	81a3      	strh	r3, [r4, #12]
 80074d6:	6126      	str	r6, [r4, #16]
 80074d8:	6165      	str	r5, [r4, #20]
 80074da:	444e      	add	r6, r9
 80074dc:	eba5 0509 	sub.w	r5, r5, r9
 80074e0:	6026      	str	r6, [r4, #0]
 80074e2:	60a5      	str	r5, [r4, #8]
 80074e4:	463e      	mov	r6, r7
 80074e6:	42be      	cmp	r6, r7
 80074e8:	d900      	bls.n	80074ec <__ssputs_r+0x70>
 80074ea:	463e      	mov	r6, r7
 80074ec:	6820      	ldr	r0, [r4, #0]
 80074ee:	4632      	mov	r2, r6
 80074f0:	4641      	mov	r1, r8
 80074f2:	f7fd fc54 	bl	8004d9e <memmove>
 80074f6:	68a3      	ldr	r3, [r4, #8]
 80074f8:	1b9b      	subs	r3, r3, r6
 80074fa:	60a3      	str	r3, [r4, #8]
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	4433      	add	r3, r6
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	2000      	movs	r0, #0
 8007504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007508:	462a      	mov	r2, r5
 800750a:	f000 fd86 	bl	800801a <_realloc_r>
 800750e:	4606      	mov	r6, r0
 8007510:	2800      	cmp	r0, #0
 8007512:	d1e0      	bne.n	80074d6 <__ssputs_r+0x5a>
 8007514:	6921      	ldr	r1, [r4, #16]
 8007516:	4650      	mov	r0, sl
 8007518:	f7fe fb6c 	bl	8005bf4 <_free_r>
 800751c:	230c      	movs	r3, #12
 800751e:	f8ca 3000 	str.w	r3, [sl]
 8007522:	89a3      	ldrh	r3, [r4, #12]
 8007524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	f04f 30ff 	mov.w	r0, #4294967295
 800752e:	e7e9      	b.n	8007504 <__ssputs_r+0x88>

08007530 <_svfiprintf_r>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	4698      	mov	r8, r3
 8007536:	898b      	ldrh	r3, [r1, #12]
 8007538:	061b      	lsls	r3, r3, #24
 800753a:	b09d      	sub	sp, #116	; 0x74
 800753c:	4607      	mov	r7, r0
 800753e:	460d      	mov	r5, r1
 8007540:	4614      	mov	r4, r2
 8007542:	d50e      	bpl.n	8007562 <_svfiprintf_r+0x32>
 8007544:	690b      	ldr	r3, [r1, #16]
 8007546:	b963      	cbnz	r3, 8007562 <_svfiprintf_r+0x32>
 8007548:	2140      	movs	r1, #64	; 0x40
 800754a:	f7fe fbc7 	bl	8005cdc <_malloc_r>
 800754e:	6028      	str	r0, [r5, #0]
 8007550:	6128      	str	r0, [r5, #16]
 8007552:	b920      	cbnz	r0, 800755e <_svfiprintf_r+0x2e>
 8007554:	230c      	movs	r3, #12
 8007556:	603b      	str	r3, [r7, #0]
 8007558:	f04f 30ff 	mov.w	r0, #4294967295
 800755c:	e0d0      	b.n	8007700 <_svfiprintf_r+0x1d0>
 800755e:	2340      	movs	r3, #64	; 0x40
 8007560:	616b      	str	r3, [r5, #20]
 8007562:	2300      	movs	r3, #0
 8007564:	9309      	str	r3, [sp, #36]	; 0x24
 8007566:	2320      	movs	r3, #32
 8007568:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800756c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007570:	2330      	movs	r3, #48	; 0x30
 8007572:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007718 <_svfiprintf_r+0x1e8>
 8007576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800757a:	f04f 0901 	mov.w	r9, #1
 800757e:	4623      	mov	r3, r4
 8007580:	469a      	mov	sl, r3
 8007582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007586:	b10a      	cbz	r2, 800758c <_svfiprintf_r+0x5c>
 8007588:	2a25      	cmp	r2, #37	; 0x25
 800758a:	d1f9      	bne.n	8007580 <_svfiprintf_r+0x50>
 800758c:	ebba 0b04 	subs.w	fp, sl, r4
 8007590:	d00b      	beq.n	80075aa <_svfiprintf_r+0x7a>
 8007592:	465b      	mov	r3, fp
 8007594:	4622      	mov	r2, r4
 8007596:	4629      	mov	r1, r5
 8007598:	4638      	mov	r0, r7
 800759a:	f7ff ff6f 	bl	800747c <__ssputs_r>
 800759e:	3001      	adds	r0, #1
 80075a0:	f000 80a9 	beq.w	80076f6 <_svfiprintf_r+0x1c6>
 80075a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075a6:	445a      	add	r2, fp
 80075a8:	9209      	str	r2, [sp, #36]	; 0x24
 80075aa:	f89a 3000 	ldrb.w	r3, [sl]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 80a1 	beq.w	80076f6 <_svfiprintf_r+0x1c6>
 80075b4:	2300      	movs	r3, #0
 80075b6:	f04f 32ff 	mov.w	r2, #4294967295
 80075ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075be:	f10a 0a01 	add.w	sl, sl, #1
 80075c2:	9304      	str	r3, [sp, #16]
 80075c4:	9307      	str	r3, [sp, #28]
 80075c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075ca:	931a      	str	r3, [sp, #104]	; 0x68
 80075cc:	4654      	mov	r4, sl
 80075ce:	2205      	movs	r2, #5
 80075d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075d4:	4850      	ldr	r0, [pc, #320]	; (8007718 <_svfiprintf_r+0x1e8>)
 80075d6:	f7f8 fe03 	bl	80001e0 <memchr>
 80075da:	9a04      	ldr	r2, [sp, #16]
 80075dc:	b9d8      	cbnz	r0, 8007616 <_svfiprintf_r+0xe6>
 80075de:	06d0      	lsls	r0, r2, #27
 80075e0:	bf44      	itt	mi
 80075e2:	2320      	movmi	r3, #32
 80075e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075e8:	0711      	lsls	r1, r2, #28
 80075ea:	bf44      	itt	mi
 80075ec:	232b      	movmi	r3, #43	; 0x2b
 80075ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075f2:	f89a 3000 	ldrb.w	r3, [sl]
 80075f6:	2b2a      	cmp	r3, #42	; 0x2a
 80075f8:	d015      	beq.n	8007626 <_svfiprintf_r+0xf6>
 80075fa:	9a07      	ldr	r2, [sp, #28]
 80075fc:	4654      	mov	r4, sl
 80075fe:	2000      	movs	r0, #0
 8007600:	f04f 0c0a 	mov.w	ip, #10
 8007604:	4621      	mov	r1, r4
 8007606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800760a:	3b30      	subs	r3, #48	; 0x30
 800760c:	2b09      	cmp	r3, #9
 800760e:	d94d      	bls.n	80076ac <_svfiprintf_r+0x17c>
 8007610:	b1b0      	cbz	r0, 8007640 <_svfiprintf_r+0x110>
 8007612:	9207      	str	r2, [sp, #28]
 8007614:	e014      	b.n	8007640 <_svfiprintf_r+0x110>
 8007616:	eba0 0308 	sub.w	r3, r0, r8
 800761a:	fa09 f303 	lsl.w	r3, r9, r3
 800761e:	4313      	orrs	r3, r2
 8007620:	9304      	str	r3, [sp, #16]
 8007622:	46a2      	mov	sl, r4
 8007624:	e7d2      	b.n	80075cc <_svfiprintf_r+0x9c>
 8007626:	9b03      	ldr	r3, [sp, #12]
 8007628:	1d19      	adds	r1, r3, #4
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	9103      	str	r1, [sp, #12]
 800762e:	2b00      	cmp	r3, #0
 8007630:	bfbb      	ittet	lt
 8007632:	425b      	neglt	r3, r3
 8007634:	f042 0202 	orrlt.w	r2, r2, #2
 8007638:	9307      	strge	r3, [sp, #28]
 800763a:	9307      	strlt	r3, [sp, #28]
 800763c:	bfb8      	it	lt
 800763e:	9204      	strlt	r2, [sp, #16]
 8007640:	7823      	ldrb	r3, [r4, #0]
 8007642:	2b2e      	cmp	r3, #46	; 0x2e
 8007644:	d10c      	bne.n	8007660 <_svfiprintf_r+0x130>
 8007646:	7863      	ldrb	r3, [r4, #1]
 8007648:	2b2a      	cmp	r3, #42	; 0x2a
 800764a:	d134      	bne.n	80076b6 <_svfiprintf_r+0x186>
 800764c:	9b03      	ldr	r3, [sp, #12]
 800764e:	1d1a      	adds	r2, r3, #4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	9203      	str	r2, [sp, #12]
 8007654:	2b00      	cmp	r3, #0
 8007656:	bfb8      	it	lt
 8007658:	f04f 33ff 	movlt.w	r3, #4294967295
 800765c:	3402      	adds	r4, #2
 800765e:	9305      	str	r3, [sp, #20]
 8007660:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007728 <_svfiprintf_r+0x1f8>
 8007664:	7821      	ldrb	r1, [r4, #0]
 8007666:	2203      	movs	r2, #3
 8007668:	4650      	mov	r0, sl
 800766a:	f7f8 fdb9 	bl	80001e0 <memchr>
 800766e:	b138      	cbz	r0, 8007680 <_svfiprintf_r+0x150>
 8007670:	9b04      	ldr	r3, [sp, #16]
 8007672:	eba0 000a 	sub.w	r0, r0, sl
 8007676:	2240      	movs	r2, #64	; 0x40
 8007678:	4082      	lsls	r2, r0
 800767a:	4313      	orrs	r3, r2
 800767c:	3401      	adds	r4, #1
 800767e:	9304      	str	r3, [sp, #16]
 8007680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007684:	4825      	ldr	r0, [pc, #148]	; (800771c <_svfiprintf_r+0x1ec>)
 8007686:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800768a:	2206      	movs	r2, #6
 800768c:	f7f8 fda8 	bl	80001e0 <memchr>
 8007690:	2800      	cmp	r0, #0
 8007692:	d038      	beq.n	8007706 <_svfiprintf_r+0x1d6>
 8007694:	4b22      	ldr	r3, [pc, #136]	; (8007720 <_svfiprintf_r+0x1f0>)
 8007696:	bb1b      	cbnz	r3, 80076e0 <_svfiprintf_r+0x1b0>
 8007698:	9b03      	ldr	r3, [sp, #12]
 800769a:	3307      	adds	r3, #7
 800769c:	f023 0307 	bic.w	r3, r3, #7
 80076a0:	3308      	adds	r3, #8
 80076a2:	9303      	str	r3, [sp, #12]
 80076a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a6:	4433      	add	r3, r6
 80076a8:	9309      	str	r3, [sp, #36]	; 0x24
 80076aa:	e768      	b.n	800757e <_svfiprintf_r+0x4e>
 80076ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80076b0:	460c      	mov	r4, r1
 80076b2:	2001      	movs	r0, #1
 80076b4:	e7a6      	b.n	8007604 <_svfiprintf_r+0xd4>
 80076b6:	2300      	movs	r3, #0
 80076b8:	3401      	adds	r4, #1
 80076ba:	9305      	str	r3, [sp, #20]
 80076bc:	4619      	mov	r1, r3
 80076be:	f04f 0c0a 	mov.w	ip, #10
 80076c2:	4620      	mov	r0, r4
 80076c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076c8:	3a30      	subs	r2, #48	; 0x30
 80076ca:	2a09      	cmp	r2, #9
 80076cc:	d903      	bls.n	80076d6 <_svfiprintf_r+0x1a6>
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d0c6      	beq.n	8007660 <_svfiprintf_r+0x130>
 80076d2:	9105      	str	r1, [sp, #20]
 80076d4:	e7c4      	b.n	8007660 <_svfiprintf_r+0x130>
 80076d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80076da:	4604      	mov	r4, r0
 80076dc:	2301      	movs	r3, #1
 80076de:	e7f0      	b.n	80076c2 <_svfiprintf_r+0x192>
 80076e0:	ab03      	add	r3, sp, #12
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	462a      	mov	r2, r5
 80076e6:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <_svfiprintf_r+0x1f4>)
 80076e8:	a904      	add	r1, sp, #16
 80076ea:	4638      	mov	r0, r7
 80076ec:	f7fc fc5c 	bl	8003fa8 <_printf_float>
 80076f0:	1c42      	adds	r2, r0, #1
 80076f2:	4606      	mov	r6, r0
 80076f4:	d1d6      	bne.n	80076a4 <_svfiprintf_r+0x174>
 80076f6:	89ab      	ldrh	r3, [r5, #12]
 80076f8:	065b      	lsls	r3, r3, #25
 80076fa:	f53f af2d 	bmi.w	8007558 <_svfiprintf_r+0x28>
 80076fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007700:	b01d      	add	sp, #116	; 0x74
 8007702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007706:	ab03      	add	r3, sp, #12
 8007708:	9300      	str	r3, [sp, #0]
 800770a:	462a      	mov	r2, r5
 800770c:	4b05      	ldr	r3, [pc, #20]	; (8007724 <_svfiprintf_r+0x1f4>)
 800770e:	a904      	add	r1, sp, #16
 8007710:	4638      	mov	r0, r7
 8007712:	f7fc feed 	bl	80044f0 <_printf_i>
 8007716:	e7eb      	b.n	80076f0 <_svfiprintf_r+0x1c0>
 8007718:	08008c71 	.word	0x08008c71
 800771c:	08008c7b 	.word	0x08008c7b
 8007720:	08003fa9 	.word	0x08003fa9
 8007724:	0800747d 	.word	0x0800747d
 8007728:	08008c77 	.word	0x08008c77

0800772c <__sflush_r>:
 800772c:	898a      	ldrh	r2, [r1, #12]
 800772e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007732:	4605      	mov	r5, r0
 8007734:	0710      	lsls	r0, r2, #28
 8007736:	460c      	mov	r4, r1
 8007738:	d458      	bmi.n	80077ec <__sflush_r+0xc0>
 800773a:	684b      	ldr	r3, [r1, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	dc05      	bgt.n	800774c <__sflush_r+0x20>
 8007740:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	dc02      	bgt.n	800774c <__sflush_r+0x20>
 8007746:	2000      	movs	r0, #0
 8007748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800774c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800774e:	2e00      	cmp	r6, #0
 8007750:	d0f9      	beq.n	8007746 <__sflush_r+0x1a>
 8007752:	2300      	movs	r3, #0
 8007754:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007758:	682f      	ldr	r7, [r5, #0]
 800775a:	6a21      	ldr	r1, [r4, #32]
 800775c:	602b      	str	r3, [r5, #0]
 800775e:	d032      	beq.n	80077c6 <__sflush_r+0x9a>
 8007760:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007762:	89a3      	ldrh	r3, [r4, #12]
 8007764:	075a      	lsls	r2, r3, #29
 8007766:	d505      	bpl.n	8007774 <__sflush_r+0x48>
 8007768:	6863      	ldr	r3, [r4, #4]
 800776a:	1ac0      	subs	r0, r0, r3
 800776c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800776e:	b10b      	cbz	r3, 8007774 <__sflush_r+0x48>
 8007770:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007772:	1ac0      	subs	r0, r0, r3
 8007774:	2300      	movs	r3, #0
 8007776:	4602      	mov	r2, r0
 8007778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800777a:	6a21      	ldr	r1, [r4, #32]
 800777c:	4628      	mov	r0, r5
 800777e:	47b0      	blx	r6
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	d106      	bne.n	8007794 <__sflush_r+0x68>
 8007786:	6829      	ldr	r1, [r5, #0]
 8007788:	291d      	cmp	r1, #29
 800778a:	d82b      	bhi.n	80077e4 <__sflush_r+0xb8>
 800778c:	4a29      	ldr	r2, [pc, #164]	; (8007834 <__sflush_r+0x108>)
 800778e:	410a      	asrs	r2, r1
 8007790:	07d6      	lsls	r6, r2, #31
 8007792:	d427      	bmi.n	80077e4 <__sflush_r+0xb8>
 8007794:	2200      	movs	r2, #0
 8007796:	6062      	str	r2, [r4, #4]
 8007798:	04d9      	lsls	r1, r3, #19
 800779a:	6922      	ldr	r2, [r4, #16]
 800779c:	6022      	str	r2, [r4, #0]
 800779e:	d504      	bpl.n	80077aa <__sflush_r+0x7e>
 80077a0:	1c42      	adds	r2, r0, #1
 80077a2:	d101      	bne.n	80077a8 <__sflush_r+0x7c>
 80077a4:	682b      	ldr	r3, [r5, #0]
 80077a6:	b903      	cbnz	r3, 80077aa <__sflush_r+0x7e>
 80077a8:	6560      	str	r0, [r4, #84]	; 0x54
 80077aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077ac:	602f      	str	r7, [r5, #0]
 80077ae:	2900      	cmp	r1, #0
 80077b0:	d0c9      	beq.n	8007746 <__sflush_r+0x1a>
 80077b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077b6:	4299      	cmp	r1, r3
 80077b8:	d002      	beq.n	80077c0 <__sflush_r+0x94>
 80077ba:	4628      	mov	r0, r5
 80077bc:	f7fe fa1a 	bl	8005bf4 <_free_r>
 80077c0:	2000      	movs	r0, #0
 80077c2:	6360      	str	r0, [r4, #52]	; 0x34
 80077c4:	e7c0      	b.n	8007748 <__sflush_r+0x1c>
 80077c6:	2301      	movs	r3, #1
 80077c8:	4628      	mov	r0, r5
 80077ca:	47b0      	blx	r6
 80077cc:	1c41      	adds	r1, r0, #1
 80077ce:	d1c8      	bne.n	8007762 <__sflush_r+0x36>
 80077d0:	682b      	ldr	r3, [r5, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d0c5      	beq.n	8007762 <__sflush_r+0x36>
 80077d6:	2b1d      	cmp	r3, #29
 80077d8:	d001      	beq.n	80077de <__sflush_r+0xb2>
 80077da:	2b16      	cmp	r3, #22
 80077dc:	d101      	bne.n	80077e2 <__sflush_r+0xb6>
 80077de:	602f      	str	r7, [r5, #0]
 80077e0:	e7b1      	b.n	8007746 <__sflush_r+0x1a>
 80077e2:	89a3      	ldrh	r3, [r4, #12]
 80077e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077e8:	81a3      	strh	r3, [r4, #12]
 80077ea:	e7ad      	b.n	8007748 <__sflush_r+0x1c>
 80077ec:	690f      	ldr	r7, [r1, #16]
 80077ee:	2f00      	cmp	r7, #0
 80077f0:	d0a9      	beq.n	8007746 <__sflush_r+0x1a>
 80077f2:	0793      	lsls	r3, r2, #30
 80077f4:	680e      	ldr	r6, [r1, #0]
 80077f6:	bf08      	it	eq
 80077f8:	694b      	ldreq	r3, [r1, #20]
 80077fa:	600f      	str	r7, [r1, #0]
 80077fc:	bf18      	it	ne
 80077fe:	2300      	movne	r3, #0
 8007800:	eba6 0807 	sub.w	r8, r6, r7
 8007804:	608b      	str	r3, [r1, #8]
 8007806:	f1b8 0f00 	cmp.w	r8, #0
 800780a:	dd9c      	ble.n	8007746 <__sflush_r+0x1a>
 800780c:	6a21      	ldr	r1, [r4, #32]
 800780e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007810:	4643      	mov	r3, r8
 8007812:	463a      	mov	r2, r7
 8007814:	4628      	mov	r0, r5
 8007816:	47b0      	blx	r6
 8007818:	2800      	cmp	r0, #0
 800781a:	dc06      	bgt.n	800782a <__sflush_r+0xfe>
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007822:	81a3      	strh	r3, [r4, #12]
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	e78e      	b.n	8007748 <__sflush_r+0x1c>
 800782a:	4407      	add	r7, r0
 800782c:	eba8 0800 	sub.w	r8, r8, r0
 8007830:	e7e9      	b.n	8007806 <__sflush_r+0xda>
 8007832:	bf00      	nop
 8007834:	dfbffffe 	.word	0xdfbffffe

08007838 <_fflush_r>:
 8007838:	b538      	push	{r3, r4, r5, lr}
 800783a:	690b      	ldr	r3, [r1, #16]
 800783c:	4605      	mov	r5, r0
 800783e:	460c      	mov	r4, r1
 8007840:	b913      	cbnz	r3, 8007848 <_fflush_r+0x10>
 8007842:	2500      	movs	r5, #0
 8007844:	4628      	mov	r0, r5
 8007846:	bd38      	pop	{r3, r4, r5, pc}
 8007848:	b118      	cbz	r0, 8007852 <_fflush_r+0x1a>
 800784a:	6a03      	ldr	r3, [r0, #32]
 800784c:	b90b      	cbnz	r3, 8007852 <_fflush_r+0x1a>
 800784e:	f7fd fa0d 	bl	8004c6c <__sinit>
 8007852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d0f3      	beq.n	8007842 <_fflush_r+0xa>
 800785a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800785c:	07d0      	lsls	r0, r2, #31
 800785e:	d404      	bmi.n	800786a <_fflush_r+0x32>
 8007860:	0599      	lsls	r1, r3, #22
 8007862:	d402      	bmi.n	800786a <_fflush_r+0x32>
 8007864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007866:	f7fd fb32 	bl	8004ece <__retarget_lock_acquire_recursive>
 800786a:	4628      	mov	r0, r5
 800786c:	4621      	mov	r1, r4
 800786e:	f7ff ff5d 	bl	800772c <__sflush_r>
 8007872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007874:	07da      	lsls	r2, r3, #31
 8007876:	4605      	mov	r5, r0
 8007878:	d4e4      	bmi.n	8007844 <_fflush_r+0xc>
 800787a:	89a3      	ldrh	r3, [r4, #12]
 800787c:	059b      	lsls	r3, r3, #22
 800787e:	d4e1      	bmi.n	8007844 <_fflush_r+0xc>
 8007880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007882:	f7fd fb25 	bl	8004ed0 <__retarget_lock_release_recursive>
 8007886:	e7dd      	b.n	8007844 <_fflush_r+0xc>

08007888 <strncmp>:
 8007888:	b510      	push	{r4, lr}
 800788a:	b16a      	cbz	r2, 80078a8 <strncmp+0x20>
 800788c:	3901      	subs	r1, #1
 800788e:	1884      	adds	r4, r0, r2
 8007890:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007894:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007898:	429a      	cmp	r2, r3
 800789a:	d103      	bne.n	80078a4 <strncmp+0x1c>
 800789c:	42a0      	cmp	r0, r4
 800789e:	d001      	beq.n	80078a4 <strncmp+0x1c>
 80078a0:	2a00      	cmp	r2, #0
 80078a2:	d1f5      	bne.n	8007890 <strncmp+0x8>
 80078a4:	1ad0      	subs	r0, r2, r3
 80078a6:	bd10      	pop	{r4, pc}
 80078a8:	4610      	mov	r0, r2
 80078aa:	e7fc      	b.n	80078a6 <strncmp+0x1e>

080078ac <_sbrk_r>:
 80078ac:	b538      	push	{r3, r4, r5, lr}
 80078ae:	4d06      	ldr	r5, [pc, #24]	; (80078c8 <_sbrk_r+0x1c>)
 80078b0:	2300      	movs	r3, #0
 80078b2:	4604      	mov	r4, r0
 80078b4:	4608      	mov	r0, r1
 80078b6:	602b      	str	r3, [r5, #0]
 80078b8:	f7f9 fee2 	bl	8001680 <_sbrk>
 80078bc:	1c43      	adds	r3, r0, #1
 80078be:	d102      	bne.n	80078c6 <_sbrk_r+0x1a>
 80078c0:	682b      	ldr	r3, [r5, #0]
 80078c2:	b103      	cbz	r3, 80078c6 <_sbrk_r+0x1a>
 80078c4:	6023      	str	r3, [r4, #0]
 80078c6:	bd38      	pop	{r3, r4, r5, pc}
 80078c8:	20000628 	.word	0x20000628
 80078cc:	00000000 	.word	0x00000000

080078d0 <nan>:
 80078d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80078d8 <nan+0x8>
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop
 80078d8:	00000000 	.word	0x00000000
 80078dc:	7ff80000 	.word	0x7ff80000

080078e0 <__assert_func>:
 80078e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078e2:	4614      	mov	r4, r2
 80078e4:	461a      	mov	r2, r3
 80078e6:	4b09      	ldr	r3, [pc, #36]	; (800790c <__assert_func+0x2c>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4605      	mov	r5, r0
 80078ec:	68d8      	ldr	r0, [r3, #12]
 80078ee:	b14c      	cbz	r4, 8007904 <__assert_func+0x24>
 80078f0:	4b07      	ldr	r3, [pc, #28]	; (8007910 <__assert_func+0x30>)
 80078f2:	9100      	str	r1, [sp, #0]
 80078f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078f8:	4906      	ldr	r1, [pc, #24]	; (8007914 <__assert_func+0x34>)
 80078fa:	462b      	mov	r3, r5
 80078fc:	f000 fbca 	bl	8008094 <fiprintf>
 8007900:	f000 fbda 	bl	80080b8 <abort>
 8007904:	4b04      	ldr	r3, [pc, #16]	; (8007918 <__assert_func+0x38>)
 8007906:	461c      	mov	r4, r3
 8007908:	e7f3      	b.n	80078f2 <__assert_func+0x12>
 800790a:	bf00      	nop
 800790c:	20000068 	.word	0x20000068
 8007910:	08008c8a 	.word	0x08008c8a
 8007914:	08008c97 	.word	0x08008c97
 8007918:	08008cc5 	.word	0x08008cc5

0800791c <_calloc_r>:
 800791c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800791e:	fba1 2402 	umull	r2, r4, r1, r2
 8007922:	b94c      	cbnz	r4, 8007938 <_calloc_r+0x1c>
 8007924:	4611      	mov	r1, r2
 8007926:	9201      	str	r2, [sp, #4]
 8007928:	f7fe f9d8 	bl	8005cdc <_malloc_r>
 800792c:	9a01      	ldr	r2, [sp, #4]
 800792e:	4605      	mov	r5, r0
 8007930:	b930      	cbnz	r0, 8007940 <_calloc_r+0x24>
 8007932:	4628      	mov	r0, r5
 8007934:	b003      	add	sp, #12
 8007936:	bd30      	pop	{r4, r5, pc}
 8007938:	220c      	movs	r2, #12
 800793a:	6002      	str	r2, [r0, #0]
 800793c:	2500      	movs	r5, #0
 800793e:	e7f8      	b.n	8007932 <_calloc_r+0x16>
 8007940:	4621      	mov	r1, r4
 8007942:	f7fd fa46 	bl	8004dd2 <memset>
 8007946:	e7f4      	b.n	8007932 <_calloc_r+0x16>

08007948 <rshift>:
 8007948:	6903      	ldr	r3, [r0, #16]
 800794a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800794e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007952:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007956:	f100 0414 	add.w	r4, r0, #20
 800795a:	dd45      	ble.n	80079e8 <rshift+0xa0>
 800795c:	f011 011f 	ands.w	r1, r1, #31
 8007960:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007964:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007968:	d10c      	bne.n	8007984 <rshift+0x3c>
 800796a:	f100 0710 	add.w	r7, r0, #16
 800796e:	4629      	mov	r1, r5
 8007970:	42b1      	cmp	r1, r6
 8007972:	d334      	bcc.n	80079de <rshift+0x96>
 8007974:	1a9b      	subs	r3, r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	1eea      	subs	r2, r5, #3
 800797a:	4296      	cmp	r6, r2
 800797c:	bf38      	it	cc
 800797e:	2300      	movcc	r3, #0
 8007980:	4423      	add	r3, r4
 8007982:	e015      	b.n	80079b0 <rshift+0x68>
 8007984:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007988:	f1c1 0820 	rsb	r8, r1, #32
 800798c:	40cf      	lsrs	r7, r1
 800798e:	f105 0e04 	add.w	lr, r5, #4
 8007992:	46a1      	mov	r9, r4
 8007994:	4576      	cmp	r6, lr
 8007996:	46f4      	mov	ip, lr
 8007998:	d815      	bhi.n	80079c6 <rshift+0x7e>
 800799a:	1a9a      	subs	r2, r3, r2
 800799c:	0092      	lsls	r2, r2, #2
 800799e:	3a04      	subs	r2, #4
 80079a0:	3501      	adds	r5, #1
 80079a2:	42ae      	cmp	r6, r5
 80079a4:	bf38      	it	cc
 80079a6:	2200      	movcc	r2, #0
 80079a8:	18a3      	adds	r3, r4, r2
 80079aa:	50a7      	str	r7, [r4, r2]
 80079ac:	b107      	cbz	r7, 80079b0 <rshift+0x68>
 80079ae:	3304      	adds	r3, #4
 80079b0:	1b1a      	subs	r2, r3, r4
 80079b2:	42a3      	cmp	r3, r4
 80079b4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80079b8:	bf08      	it	eq
 80079ba:	2300      	moveq	r3, #0
 80079bc:	6102      	str	r2, [r0, #16]
 80079be:	bf08      	it	eq
 80079c0:	6143      	streq	r3, [r0, #20]
 80079c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079c6:	f8dc c000 	ldr.w	ip, [ip]
 80079ca:	fa0c fc08 	lsl.w	ip, ip, r8
 80079ce:	ea4c 0707 	orr.w	r7, ip, r7
 80079d2:	f849 7b04 	str.w	r7, [r9], #4
 80079d6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80079da:	40cf      	lsrs	r7, r1
 80079dc:	e7da      	b.n	8007994 <rshift+0x4c>
 80079de:	f851 cb04 	ldr.w	ip, [r1], #4
 80079e2:	f847 cf04 	str.w	ip, [r7, #4]!
 80079e6:	e7c3      	b.n	8007970 <rshift+0x28>
 80079e8:	4623      	mov	r3, r4
 80079ea:	e7e1      	b.n	80079b0 <rshift+0x68>

080079ec <__hexdig_fun>:
 80079ec:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80079f0:	2b09      	cmp	r3, #9
 80079f2:	d802      	bhi.n	80079fa <__hexdig_fun+0xe>
 80079f4:	3820      	subs	r0, #32
 80079f6:	b2c0      	uxtb	r0, r0
 80079f8:	4770      	bx	lr
 80079fa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80079fe:	2b05      	cmp	r3, #5
 8007a00:	d801      	bhi.n	8007a06 <__hexdig_fun+0x1a>
 8007a02:	3847      	subs	r0, #71	; 0x47
 8007a04:	e7f7      	b.n	80079f6 <__hexdig_fun+0xa>
 8007a06:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007a0a:	2b05      	cmp	r3, #5
 8007a0c:	d801      	bhi.n	8007a12 <__hexdig_fun+0x26>
 8007a0e:	3827      	subs	r0, #39	; 0x27
 8007a10:	e7f1      	b.n	80079f6 <__hexdig_fun+0xa>
 8007a12:	2000      	movs	r0, #0
 8007a14:	4770      	bx	lr
	...

08007a18 <__gethex>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	4617      	mov	r7, r2
 8007a1e:	680a      	ldr	r2, [r1, #0]
 8007a20:	b085      	sub	sp, #20
 8007a22:	f102 0b02 	add.w	fp, r2, #2
 8007a26:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007a2a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007a2e:	4681      	mov	r9, r0
 8007a30:	468a      	mov	sl, r1
 8007a32:	9302      	str	r3, [sp, #8]
 8007a34:	32fe      	adds	r2, #254	; 0xfe
 8007a36:	eb02 030b 	add.w	r3, r2, fp
 8007a3a:	46d8      	mov	r8, fp
 8007a3c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007a40:	9301      	str	r3, [sp, #4]
 8007a42:	2830      	cmp	r0, #48	; 0x30
 8007a44:	d0f7      	beq.n	8007a36 <__gethex+0x1e>
 8007a46:	f7ff ffd1 	bl	80079ec <__hexdig_fun>
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d138      	bne.n	8007ac2 <__gethex+0xaa>
 8007a50:	49a7      	ldr	r1, [pc, #668]	; (8007cf0 <__gethex+0x2d8>)
 8007a52:	2201      	movs	r2, #1
 8007a54:	4640      	mov	r0, r8
 8007a56:	f7ff ff17 	bl	8007888 <strncmp>
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d169      	bne.n	8007b34 <__gethex+0x11c>
 8007a60:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007a64:	465d      	mov	r5, fp
 8007a66:	f7ff ffc1 	bl	80079ec <__hexdig_fun>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d064      	beq.n	8007b38 <__gethex+0x120>
 8007a6e:	465a      	mov	r2, fp
 8007a70:	7810      	ldrb	r0, [r2, #0]
 8007a72:	2830      	cmp	r0, #48	; 0x30
 8007a74:	4690      	mov	r8, r2
 8007a76:	f102 0201 	add.w	r2, r2, #1
 8007a7a:	d0f9      	beq.n	8007a70 <__gethex+0x58>
 8007a7c:	f7ff ffb6 	bl	80079ec <__hexdig_fun>
 8007a80:	2301      	movs	r3, #1
 8007a82:	fab0 f480 	clz	r4, r0
 8007a86:	0964      	lsrs	r4, r4, #5
 8007a88:	465e      	mov	r6, fp
 8007a8a:	9301      	str	r3, [sp, #4]
 8007a8c:	4642      	mov	r2, r8
 8007a8e:	4615      	mov	r5, r2
 8007a90:	3201      	adds	r2, #1
 8007a92:	7828      	ldrb	r0, [r5, #0]
 8007a94:	f7ff ffaa 	bl	80079ec <__hexdig_fun>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	d1f8      	bne.n	8007a8e <__gethex+0x76>
 8007a9c:	4994      	ldr	r1, [pc, #592]	; (8007cf0 <__gethex+0x2d8>)
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	f7ff fef1 	bl	8007888 <strncmp>
 8007aa6:	b978      	cbnz	r0, 8007ac8 <__gethex+0xb0>
 8007aa8:	b946      	cbnz	r6, 8007abc <__gethex+0xa4>
 8007aaa:	1c6e      	adds	r6, r5, #1
 8007aac:	4632      	mov	r2, r6
 8007aae:	4615      	mov	r5, r2
 8007ab0:	3201      	adds	r2, #1
 8007ab2:	7828      	ldrb	r0, [r5, #0]
 8007ab4:	f7ff ff9a 	bl	80079ec <__hexdig_fun>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d1f8      	bne.n	8007aae <__gethex+0x96>
 8007abc:	1b73      	subs	r3, r6, r5
 8007abe:	009e      	lsls	r6, r3, #2
 8007ac0:	e004      	b.n	8007acc <__gethex+0xb4>
 8007ac2:	2400      	movs	r4, #0
 8007ac4:	4626      	mov	r6, r4
 8007ac6:	e7e1      	b.n	8007a8c <__gethex+0x74>
 8007ac8:	2e00      	cmp	r6, #0
 8007aca:	d1f7      	bne.n	8007abc <__gethex+0xa4>
 8007acc:	782b      	ldrb	r3, [r5, #0]
 8007ace:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007ad2:	2b50      	cmp	r3, #80	; 0x50
 8007ad4:	d13d      	bne.n	8007b52 <__gethex+0x13a>
 8007ad6:	786b      	ldrb	r3, [r5, #1]
 8007ad8:	2b2b      	cmp	r3, #43	; 0x2b
 8007ada:	d02f      	beq.n	8007b3c <__gethex+0x124>
 8007adc:	2b2d      	cmp	r3, #45	; 0x2d
 8007ade:	d031      	beq.n	8007b44 <__gethex+0x12c>
 8007ae0:	1c69      	adds	r1, r5, #1
 8007ae2:	f04f 0b00 	mov.w	fp, #0
 8007ae6:	7808      	ldrb	r0, [r1, #0]
 8007ae8:	f7ff ff80 	bl	80079ec <__hexdig_fun>
 8007aec:	1e42      	subs	r2, r0, #1
 8007aee:	b2d2      	uxtb	r2, r2
 8007af0:	2a18      	cmp	r2, #24
 8007af2:	d82e      	bhi.n	8007b52 <__gethex+0x13a>
 8007af4:	f1a0 0210 	sub.w	r2, r0, #16
 8007af8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007afc:	f7ff ff76 	bl	80079ec <__hexdig_fun>
 8007b00:	f100 3cff 	add.w	ip, r0, #4294967295
 8007b04:	fa5f fc8c 	uxtb.w	ip, ip
 8007b08:	f1bc 0f18 	cmp.w	ip, #24
 8007b0c:	d91d      	bls.n	8007b4a <__gethex+0x132>
 8007b0e:	f1bb 0f00 	cmp.w	fp, #0
 8007b12:	d000      	beq.n	8007b16 <__gethex+0xfe>
 8007b14:	4252      	negs	r2, r2
 8007b16:	4416      	add	r6, r2
 8007b18:	f8ca 1000 	str.w	r1, [sl]
 8007b1c:	b1dc      	cbz	r4, 8007b56 <__gethex+0x13e>
 8007b1e:	9b01      	ldr	r3, [sp, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	bf14      	ite	ne
 8007b24:	f04f 0800 	movne.w	r8, #0
 8007b28:	f04f 0806 	moveq.w	r8, #6
 8007b2c:	4640      	mov	r0, r8
 8007b2e:	b005      	add	sp, #20
 8007b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b34:	4645      	mov	r5, r8
 8007b36:	4626      	mov	r6, r4
 8007b38:	2401      	movs	r4, #1
 8007b3a:	e7c7      	b.n	8007acc <__gethex+0xb4>
 8007b3c:	f04f 0b00 	mov.w	fp, #0
 8007b40:	1ca9      	adds	r1, r5, #2
 8007b42:	e7d0      	b.n	8007ae6 <__gethex+0xce>
 8007b44:	f04f 0b01 	mov.w	fp, #1
 8007b48:	e7fa      	b.n	8007b40 <__gethex+0x128>
 8007b4a:	230a      	movs	r3, #10
 8007b4c:	fb03 0002 	mla	r0, r3, r2, r0
 8007b50:	e7d0      	b.n	8007af4 <__gethex+0xdc>
 8007b52:	4629      	mov	r1, r5
 8007b54:	e7e0      	b.n	8007b18 <__gethex+0x100>
 8007b56:	eba5 0308 	sub.w	r3, r5, r8
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	2b07      	cmp	r3, #7
 8007b60:	dc0a      	bgt.n	8007b78 <__gethex+0x160>
 8007b62:	4648      	mov	r0, r9
 8007b64:	f7fe f946 	bl	8005df4 <_Balloc>
 8007b68:	4604      	mov	r4, r0
 8007b6a:	b940      	cbnz	r0, 8007b7e <__gethex+0x166>
 8007b6c:	4b61      	ldr	r3, [pc, #388]	; (8007cf4 <__gethex+0x2dc>)
 8007b6e:	4602      	mov	r2, r0
 8007b70:	21e4      	movs	r1, #228	; 0xe4
 8007b72:	4861      	ldr	r0, [pc, #388]	; (8007cf8 <__gethex+0x2e0>)
 8007b74:	f7ff feb4 	bl	80078e0 <__assert_func>
 8007b78:	3101      	adds	r1, #1
 8007b7a:	105b      	asrs	r3, r3, #1
 8007b7c:	e7ef      	b.n	8007b5e <__gethex+0x146>
 8007b7e:	f100 0a14 	add.w	sl, r0, #20
 8007b82:	2300      	movs	r3, #0
 8007b84:	495a      	ldr	r1, [pc, #360]	; (8007cf0 <__gethex+0x2d8>)
 8007b86:	f8cd a004 	str.w	sl, [sp, #4]
 8007b8a:	469b      	mov	fp, r3
 8007b8c:	45a8      	cmp	r8, r5
 8007b8e:	d342      	bcc.n	8007c16 <__gethex+0x1fe>
 8007b90:	9801      	ldr	r0, [sp, #4]
 8007b92:	f840 bb04 	str.w	fp, [r0], #4
 8007b96:	eba0 000a 	sub.w	r0, r0, sl
 8007b9a:	1080      	asrs	r0, r0, #2
 8007b9c:	6120      	str	r0, [r4, #16]
 8007b9e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007ba2:	4658      	mov	r0, fp
 8007ba4:	f7fe fa18 	bl	8005fd8 <__hi0bits>
 8007ba8:	683d      	ldr	r5, [r7, #0]
 8007baa:	eba8 0000 	sub.w	r0, r8, r0
 8007bae:	42a8      	cmp	r0, r5
 8007bb0:	dd59      	ble.n	8007c66 <__gethex+0x24e>
 8007bb2:	eba0 0805 	sub.w	r8, r0, r5
 8007bb6:	4641      	mov	r1, r8
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f7fe fda7 	bl	800670c <__any_on>
 8007bbe:	4683      	mov	fp, r0
 8007bc0:	b1b8      	cbz	r0, 8007bf2 <__gethex+0x1da>
 8007bc2:	f108 33ff 	add.w	r3, r8, #4294967295
 8007bc6:	1159      	asrs	r1, r3, #5
 8007bc8:	f003 021f 	and.w	r2, r3, #31
 8007bcc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007bd0:	f04f 0b01 	mov.w	fp, #1
 8007bd4:	fa0b f202 	lsl.w	r2, fp, r2
 8007bd8:	420a      	tst	r2, r1
 8007bda:	d00a      	beq.n	8007bf2 <__gethex+0x1da>
 8007bdc:	455b      	cmp	r3, fp
 8007bde:	dd06      	ble.n	8007bee <__gethex+0x1d6>
 8007be0:	f1a8 0102 	sub.w	r1, r8, #2
 8007be4:	4620      	mov	r0, r4
 8007be6:	f7fe fd91 	bl	800670c <__any_on>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d138      	bne.n	8007c60 <__gethex+0x248>
 8007bee:	f04f 0b02 	mov.w	fp, #2
 8007bf2:	4641      	mov	r1, r8
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f7ff fea7 	bl	8007948 <rshift>
 8007bfa:	4446      	add	r6, r8
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	42b3      	cmp	r3, r6
 8007c00:	da41      	bge.n	8007c86 <__gethex+0x26e>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4648      	mov	r0, r9
 8007c06:	f7fe f935 	bl	8005e74 <_Bfree>
 8007c0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	6013      	str	r3, [r2, #0]
 8007c10:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007c14:	e78a      	b.n	8007b2c <__gethex+0x114>
 8007c16:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007c1a:	2a2e      	cmp	r2, #46	; 0x2e
 8007c1c:	d014      	beq.n	8007c48 <__gethex+0x230>
 8007c1e:	2b20      	cmp	r3, #32
 8007c20:	d106      	bne.n	8007c30 <__gethex+0x218>
 8007c22:	9b01      	ldr	r3, [sp, #4]
 8007c24:	f843 bb04 	str.w	fp, [r3], #4
 8007c28:	f04f 0b00 	mov.w	fp, #0
 8007c2c:	9301      	str	r3, [sp, #4]
 8007c2e:	465b      	mov	r3, fp
 8007c30:	7828      	ldrb	r0, [r5, #0]
 8007c32:	9303      	str	r3, [sp, #12]
 8007c34:	f7ff feda 	bl	80079ec <__hexdig_fun>
 8007c38:	9b03      	ldr	r3, [sp, #12]
 8007c3a:	f000 000f 	and.w	r0, r0, #15
 8007c3e:	4098      	lsls	r0, r3
 8007c40:	ea4b 0b00 	orr.w	fp, fp, r0
 8007c44:	3304      	adds	r3, #4
 8007c46:	e7a1      	b.n	8007b8c <__gethex+0x174>
 8007c48:	45a8      	cmp	r8, r5
 8007c4a:	d8e8      	bhi.n	8007c1e <__gethex+0x206>
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	4628      	mov	r0, r5
 8007c50:	9303      	str	r3, [sp, #12]
 8007c52:	f7ff fe19 	bl	8007888 <strncmp>
 8007c56:	4926      	ldr	r1, [pc, #152]	; (8007cf0 <__gethex+0x2d8>)
 8007c58:	9b03      	ldr	r3, [sp, #12]
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d1df      	bne.n	8007c1e <__gethex+0x206>
 8007c5e:	e795      	b.n	8007b8c <__gethex+0x174>
 8007c60:	f04f 0b03 	mov.w	fp, #3
 8007c64:	e7c5      	b.n	8007bf2 <__gethex+0x1da>
 8007c66:	da0b      	bge.n	8007c80 <__gethex+0x268>
 8007c68:	eba5 0800 	sub.w	r8, r5, r0
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	4642      	mov	r2, r8
 8007c70:	4648      	mov	r0, r9
 8007c72:	f7fe fb19 	bl	80062a8 <__lshift>
 8007c76:	eba6 0608 	sub.w	r6, r6, r8
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	f100 0a14 	add.w	sl, r0, #20
 8007c80:	f04f 0b00 	mov.w	fp, #0
 8007c84:	e7ba      	b.n	8007bfc <__gethex+0x1e4>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	42b3      	cmp	r3, r6
 8007c8a:	dd73      	ble.n	8007d74 <__gethex+0x35c>
 8007c8c:	1b9e      	subs	r6, r3, r6
 8007c8e:	42b5      	cmp	r5, r6
 8007c90:	dc34      	bgt.n	8007cfc <__gethex+0x2e4>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	d023      	beq.n	8007ce0 <__gethex+0x2c8>
 8007c98:	2b03      	cmp	r3, #3
 8007c9a:	d025      	beq.n	8007ce8 <__gethex+0x2d0>
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d115      	bne.n	8007ccc <__gethex+0x2b4>
 8007ca0:	42b5      	cmp	r5, r6
 8007ca2:	d113      	bne.n	8007ccc <__gethex+0x2b4>
 8007ca4:	2d01      	cmp	r5, #1
 8007ca6:	d10b      	bne.n	8007cc0 <__gethex+0x2a8>
 8007ca8:	9a02      	ldr	r2, [sp, #8]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6013      	str	r3, [r2, #0]
 8007cae:	2301      	movs	r3, #1
 8007cb0:	6123      	str	r3, [r4, #16]
 8007cb2:	f8ca 3000 	str.w	r3, [sl]
 8007cb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cb8:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007cbc:	601c      	str	r4, [r3, #0]
 8007cbe:	e735      	b.n	8007b2c <__gethex+0x114>
 8007cc0:	1e69      	subs	r1, r5, #1
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f7fe fd22 	bl	800670c <__any_on>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d1ed      	bne.n	8007ca8 <__gethex+0x290>
 8007ccc:	4621      	mov	r1, r4
 8007cce:	4648      	mov	r0, r9
 8007cd0:	f7fe f8d0 	bl	8005e74 <_Bfree>
 8007cd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	6013      	str	r3, [r2, #0]
 8007cda:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007cde:	e725      	b.n	8007b2c <__gethex+0x114>
 8007ce0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d1f2      	bne.n	8007ccc <__gethex+0x2b4>
 8007ce6:	e7df      	b.n	8007ca8 <__gethex+0x290>
 8007ce8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1dc      	bne.n	8007ca8 <__gethex+0x290>
 8007cee:	e7ed      	b.n	8007ccc <__gethex+0x2b4>
 8007cf0:	08008b1c 	.word	0x08008b1c
 8007cf4:	080089b1 	.word	0x080089b1
 8007cf8:	08008cc6 	.word	0x08008cc6
 8007cfc:	f106 38ff 	add.w	r8, r6, #4294967295
 8007d00:	f1bb 0f00 	cmp.w	fp, #0
 8007d04:	d133      	bne.n	8007d6e <__gethex+0x356>
 8007d06:	f1b8 0f00 	cmp.w	r8, #0
 8007d0a:	d004      	beq.n	8007d16 <__gethex+0x2fe>
 8007d0c:	4641      	mov	r1, r8
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f7fe fcfc 	bl	800670c <__any_on>
 8007d14:	4683      	mov	fp, r0
 8007d16:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007d20:	f008 081f 	and.w	r8, r8, #31
 8007d24:	fa03 f308 	lsl.w	r3, r3, r8
 8007d28:	4213      	tst	r3, r2
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	bf18      	it	ne
 8007d30:	f04b 0b02 	orrne.w	fp, fp, #2
 8007d34:	1bad      	subs	r5, r5, r6
 8007d36:	f7ff fe07 	bl	8007948 <rshift>
 8007d3a:	687e      	ldr	r6, [r7, #4]
 8007d3c:	f04f 0802 	mov.w	r8, #2
 8007d40:	f1bb 0f00 	cmp.w	fp, #0
 8007d44:	d04a      	beq.n	8007ddc <__gethex+0x3c4>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	d016      	beq.n	8007d7a <__gethex+0x362>
 8007d4c:	2b03      	cmp	r3, #3
 8007d4e:	d018      	beq.n	8007d82 <__gethex+0x36a>
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d109      	bne.n	8007d68 <__gethex+0x350>
 8007d54:	f01b 0f02 	tst.w	fp, #2
 8007d58:	d006      	beq.n	8007d68 <__gethex+0x350>
 8007d5a:	f8da 3000 	ldr.w	r3, [sl]
 8007d5e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007d62:	f01b 0f01 	tst.w	fp, #1
 8007d66:	d10f      	bne.n	8007d88 <__gethex+0x370>
 8007d68:	f048 0810 	orr.w	r8, r8, #16
 8007d6c:	e036      	b.n	8007ddc <__gethex+0x3c4>
 8007d6e:	f04f 0b01 	mov.w	fp, #1
 8007d72:	e7d0      	b.n	8007d16 <__gethex+0x2fe>
 8007d74:	f04f 0801 	mov.w	r8, #1
 8007d78:	e7e2      	b.n	8007d40 <__gethex+0x328>
 8007d7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d7c:	f1c3 0301 	rsb	r3, r3, #1
 8007d80:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d0ef      	beq.n	8007d68 <__gethex+0x350>
 8007d88:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007d8c:	f104 0214 	add.w	r2, r4, #20
 8007d90:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	4694      	mov	ip, r2
 8007d9e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007da2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007da6:	d01e      	beq.n	8007de6 <__gethex+0x3ce>
 8007da8:	3101      	adds	r1, #1
 8007daa:	f8cc 1000 	str.w	r1, [ip]
 8007dae:	f1b8 0f02 	cmp.w	r8, #2
 8007db2:	f104 0214 	add.w	r2, r4, #20
 8007db6:	d13d      	bne.n	8007e34 <__gethex+0x41c>
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	42ab      	cmp	r3, r5
 8007dbe:	d10b      	bne.n	8007dd8 <__gethex+0x3c0>
 8007dc0:	1169      	asrs	r1, r5, #5
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	f005 051f 	and.w	r5, r5, #31
 8007dc8:	fa03 f505 	lsl.w	r5, r3, r5
 8007dcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007dd0:	421d      	tst	r5, r3
 8007dd2:	bf18      	it	ne
 8007dd4:	f04f 0801 	movne.w	r8, #1
 8007dd8:	f048 0820 	orr.w	r8, r8, #32
 8007ddc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dde:	601c      	str	r4, [r3, #0]
 8007de0:	9b02      	ldr	r3, [sp, #8]
 8007de2:	601e      	str	r6, [r3, #0]
 8007de4:	e6a2      	b.n	8007b2c <__gethex+0x114>
 8007de6:	4290      	cmp	r0, r2
 8007de8:	f842 3c04 	str.w	r3, [r2, #-4]
 8007dec:	d8d6      	bhi.n	8007d9c <__gethex+0x384>
 8007dee:	68a2      	ldr	r2, [r4, #8]
 8007df0:	4593      	cmp	fp, r2
 8007df2:	db17      	blt.n	8007e24 <__gethex+0x40c>
 8007df4:	6861      	ldr	r1, [r4, #4]
 8007df6:	4648      	mov	r0, r9
 8007df8:	3101      	adds	r1, #1
 8007dfa:	f7fd fffb 	bl	8005df4 <_Balloc>
 8007dfe:	4682      	mov	sl, r0
 8007e00:	b918      	cbnz	r0, 8007e0a <__gethex+0x3f2>
 8007e02:	4b1b      	ldr	r3, [pc, #108]	; (8007e70 <__gethex+0x458>)
 8007e04:	4602      	mov	r2, r0
 8007e06:	2184      	movs	r1, #132	; 0x84
 8007e08:	e6b3      	b.n	8007b72 <__gethex+0x15a>
 8007e0a:	6922      	ldr	r2, [r4, #16]
 8007e0c:	3202      	adds	r2, #2
 8007e0e:	f104 010c 	add.w	r1, r4, #12
 8007e12:	0092      	lsls	r2, r2, #2
 8007e14:	300c      	adds	r0, #12
 8007e16:	f7fd f85c 	bl	8004ed2 <memcpy>
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	f7fe f829 	bl	8005e74 <_Bfree>
 8007e22:	4654      	mov	r4, sl
 8007e24:	6922      	ldr	r2, [r4, #16]
 8007e26:	1c51      	adds	r1, r2, #1
 8007e28:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007e2c:	6121      	str	r1, [r4, #16]
 8007e2e:	2101      	movs	r1, #1
 8007e30:	6151      	str	r1, [r2, #20]
 8007e32:	e7bc      	b.n	8007dae <__gethex+0x396>
 8007e34:	6921      	ldr	r1, [r4, #16]
 8007e36:	4559      	cmp	r1, fp
 8007e38:	dd0b      	ble.n	8007e52 <__gethex+0x43a>
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f7ff fd83 	bl	8007948 <rshift>
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	3601      	adds	r6, #1
 8007e46:	42b3      	cmp	r3, r6
 8007e48:	f6ff aedb 	blt.w	8007c02 <__gethex+0x1ea>
 8007e4c:	f04f 0801 	mov.w	r8, #1
 8007e50:	e7c2      	b.n	8007dd8 <__gethex+0x3c0>
 8007e52:	f015 051f 	ands.w	r5, r5, #31
 8007e56:	d0f9      	beq.n	8007e4c <__gethex+0x434>
 8007e58:	9b01      	ldr	r3, [sp, #4]
 8007e5a:	441a      	add	r2, r3
 8007e5c:	f1c5 0520 	rsb	r5, r5, #32
 8007e60:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007e64:	f7fe f8b8 	bl	8005fd8 <__hi0bits>
 8007e68:	42a8      	cmp	r0, r5
 8007e6a:	dbe6      	blt.n	8007e3a <__gethex+0x422>
 8007e6c:	e7ee      	b.n	8007e4c <__gethex+0x434>
 8007e6e:	bf00      	nop
 8007e70:	080089b1 	.word	0x080089b1

08007e74 <L_shift>:
 8007e74:	f1c2 0208 	rsb	r2, r2, #8
 8007e78:	0092      	lsls	r2, r2, #2
 8007e7a:	b570      	push	{r4, r5, r6, lr}
 8007e7c:	f1c2 0620 	rsb	r6, r2, #32
 8007e80:	6843      	ldr	r3, [r0, #4]
 8007e82:	6804      	ldr	r4, [r0, #0]
 8007e84:	fa03 f506 	lsl.w	r5, r3, r6
 8007e88:	432c      	orrs	r4, r5
 8007e8a:	40d3      	lsrs	r3, r2
 8007e8c:	6004      	str	r4, [r0, #0]
 8007e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007e92:	4288      	cmp	r0, r1
 8007e94:	d3f4      	bcc.n	8007e80 <L_shift+0xc>
 8007e96:	bd70      	pop	{r4, r5, r6, pc}

08007e98 <__match>:
 8007e98:	b530      	push	{r4, r5, lr}
 8007e9a:	6803      	ldr	r3, [r0, #0]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ea2:	b914      	cbnz	r4, 8007eaa <__match+0x12>
 8007ea4:	6003      	str	r3, [r0, #0]
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	bd30      	pop	{r4, r5, pc}
 8007eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007eb2:	2d19      	cmp	r5, #25
 8007eb4:	bf98      	it	ls
 8007eb6:	3220      	addls	r2, #32
 8007eb8:	42a2      	cmp	r2, r4
 8007eba:	d0f0      	beq.n	8007e9e <__match+0x6>
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	e7f3      	b.n	8007ea8 <__match+0x10>

08007ec0 <__hexnan>:
 8007ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec4:	680b      	ldr	r3, [r1, #0]
 8007ec6:	6801      	ldr	r1, [r0, #0]
 8007ec8:	115e      	asrs	r6, r3, #5
 8007eca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007ece:	f013 031f 	ands.w	r3, r3, #31
 8007ed2:	b087      	sub	sp, #28
 8007ed4:	bf18      	it	ne
 8007ed6:	3604      	addne	r6, #4
 8007ed8:	2500      	movs	r5, #0
 8007eda:	1f37      	subs	r7, r6, #4
 8007edc:	4682      	mov	sl, r0
 8007ede:	4690      	mov	r8, r2
 8007ee0:	9301      	str	r3, [sp, #4]
 8007ee2:	f846 5c04 	str.w	r5, [r6, #-4]
 8007ee6:	46b9      	mov	r9, r7
 8007ee8:	463c      	mov	r4, r7
 8007eea:	9502      	str	r5, [sp, #8]
 8007eec:	46ab      	mov	fp, r5
 8007eee:	784a      	ldrb	r2, [r1, #1]
 8007ef0:	1c4b      	adds	r3, r1, #1
 8007ef2:	9303      	str	r3, [sp, #12]
 8007ef4:	b342      	cbz	r2, 8007f48 <__hexnan+0x88>
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	9105      	str	r1, [sp, #20]
 8007efa:	9204      	str	r2, [sp, #16]
 8007efc:	f7ff fd76 	bl	80079ec <__hexdig_fun>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d14f      	bne.n	8007fa4 <__hexnan+0xe4>
 8007f04:	9a04      	ldr	r2, [sp, #16]
 8007f06:	9905      	ldr	r1, [sp, #20]
 8007f08:	2a20      	cmp	r2, #32
 8007f0a:	d818      	bhi.n	8007f3e <__hexnan+0x7e>
 8007f0c:	9b02      	ldr	r3, [sp, #8]
 8007f0e:	459b      	cmp	fp, r3
 8007f10:	dd13      	ble.n	8007f3a <__hexnan+0x7a>
 8007f12:	454c      	cmp	r4, r9
 8007f14:	d206      	bcs.n	8007f24 <__hexnan+0x64>
 8007f16:	2d07      	cmp	r5, #7
 8007f18:	dc04      	bgt.n	8007f24 <__hexnan+0x64>
 8007f1a:	462a      	mov	r2, r5
 8007f1c:	4649      	mov	r1, r9
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f7ff ffa8 	bl	8007e74 <L_shift>
 8007f24:	4544      	cmp	r4, r8
 8007f26:	d950      	bls.n	8007fca <__hexnan+0x10a>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8007f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f32:	f8cd b008 	str.w	fp, [sp, #8]
 8007f36:	464c      	mov	r4, r9
 8007f38:	461d      	mov	r5, r3
 8007f3a:	9903      	ldr	r1, [sp, #12]
 8007f3c:	e7d7      	b.n	8007eee <__hexnan+0x2e>
 8007f3e:	2a29      	cmp	r2, #41	; 0x29
 8007f40:	d155      	bne.n	8007fee <__hexnan+0x12e>
 8007f42:	3102      	adds	r1, #2
 8007f44:	f8ca 1000 	str.w	r1, [sl]
 8007f48:	f1bb 0f00 	cmp.w	fp, #0
 8007f4c:	d04f      	beq.n	8007fee <__hexnan+0x12e>
 8007f4e:	454c      	cmp	r4, r9
 8007f50:	d206      	bcs.n	8007f60 <__hexnan+0xa0>
 8007f52:	2d07      	cmp	r5, #7
 8007f54:	dc04      	bgt.n	8007f60 <__hexnan+0xa0>
 8007f56:	462a      	mov	r2, r5
 8007f58:	4649      	mov	r1, r9
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f7ff ff8a 	bl	8007e74 <L_shift>
 8007f60:	4544      	cmp	r4, r8
 8007f62:	d934      	bls.n	8007fce <__hexnan+0x10e>
 8007f64:	f1a8 0204 	sub.w	r2, r8, #4
 8007f68:	4623      	mov	r3, r4
 8007f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007f6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007f72:	429f      	cmp	r7, r3
 8007f74:	d2f9      	bcs.n	8007f6a <__hexnan+0xaa>
 8007f76:	1b3b      	subs	r3, r7, r4
 8007f78:	f023 0303 	bic.w	r3, r3, #3
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	3e03      	subs	r6, #3
 8007f80:	3401      	adds	r4, #1
 8007f82:	42a6      	cmp	r6, r4
 8007f84:	bf38      	it	cc
 8007f86:	2304      	movcc	r3, #4
 8007f88:	4443      	add	r3, r8
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f843 2b04 	str.w	r2, [r3], #4
 8007f90:	429f      	cmp	r7, r3
 8007f92:	d2fb      	bcs.n	8007f8c <__hexnan+0xcc>
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	b91b      	cbnz	r3, 8007fa0 <__hexnan+0xe0>
 8007f98:	4547      	cmp	r7, r8
 8007f9a:	d126      	bne.n	8007fea <__hexnan+0x12a>
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	603b      	str	r3, [r7, #0]
 8007fa0:	2005      	movs	r0, #5
 8007fa2:	e025      	b.n	8007ff0 <__hexnan+0x130>
 8007fa4:	3501      	adds	r5, #1
 8007fa6:	2d08      	cmp	r5, #8
 8007fa8:	f10b 0b01 	add.w	fp, fp, #1
 8007fac:	dd06      	ble.n	8007fbc <__hexnan+0xfc>
 8007fae:	4544      	cmp	r4, r8
 8007fb0:	d9c3      	bls.n	8007f3a <__hexnan+0x7a>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	f844 3c04 	str.w	r3, [r4, #-4]
 8007fb8:	2501      	movs	r5, #1
 8007fba:	3c04      	subs	r4, #4
 8007fbc:	6822      	ldr	r2, [r4, #0]
 8007fbe:	f000 000f 	and.w	r0, r0, #15
 8007fc2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007fc6:	6020      	str	r0, [r4, #0]
 8007fc8:	e7b7      	b.n	8007f3a <__hexnan+0x7a>
 8007fca:	2508      	movs	r5, #8
 8007fcc:	e7b5      	b.n	8007f3a <__hexnan+0x7a>
 8007fce:	9b01      	ldr	r3, [sp, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d0df      	beq.n	8007f94 <__hexnan+0xd4>
 8007fd4:	f1c3 0320 	rsb	r3, r3, #32
 8007fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fdc:	40da      	lsrs	r2, r3
 8007fde:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	f846 3c04 	str.w	r3, [r6, #-4]
 8007fe8:	e7d4      	b.n	8007f94 <__hexnan+0xd4>
 8007fea:	3f04      	subs	r7, #4
 8007fec:	e7d2      	b.n	8007f94 <__hexnan+0xd4>
 8007fee:	2004      	movs	r0, #4
 8007ff0:	b007      	add	sp, #28
 8007ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ff6 <__ascii_mbtowc>:
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	b901      	cbnz	r1, 8007ffc <__ascii_mbtowc+0x6>
 8007ffa:	a901      	add	r1, sp, #4
 8007ffc:	b142      	cbz	r2, 8008010 <__ascii_mbtowc+0x1a>
 8007ffe:	b14b      	cbz	r3, 8008014 <__ascii_mbtowc+0x1e>
 8008000:	7813      	ldrb	r3, [r2, #0]
 8008002:	600b      	str	r3, [r1, #0]
 8008004:	7812      	ldrb	r2, [r2, #0]
 8008006:	1e10      	subs	r0, r2, #0
 8008008:	bf18      	it	ne
 800800a:	2001      	movne	r0, #1
 800800c:	b002      	add	sp, #8
 800800e:	4770      	bx	lr
 8008010:	4610      	mov	r0, r2
 8008012:	e7fb      	b.n	800800c <__ascii_mbtowc+0x16>
 8008014:	f06f 0001 	mvn.w	r0, #1
 8008018:	e7f8      	b.n	800800c <__ascii_mbtowc+0x16>

0800801a <_realloc_r>:
 800801a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801e:	4680      	mov	r8, r0
 8008020:	4614      	mov	r4, r2
 8008022:	460e      	mov	r6, r1
 8008024:	b921      	cbnz	r1, 8008030 <_realloc_r+0x16>
 8008026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800802a:	4611      	mov	r1, r2
 800802c:	f7fd be56 	b.w	8005cdc <_malloc_r>
 8008030:	b92a      	cbnz	r2, 800803e <_realloc_r+0x24>
 8008032:	f7fd fddf 	bl	8005bf4 <_free_r>
 8008036:	4625      	mov	r5, r4
 8008038:	4628      	mov	r0, r5
 800803a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800803e:	f000 f842 	bl	80080c6 <_malloc_usable_size_r>
 8008042:	4284      	cmp	r4, r0
 8008044:	4607      	mov	r7, r0
 8008046:	d802      	bhi.n	800804e <_realloc_r+0x34>
 8008048:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800804c:	d812      	bhi.n	8008074 <_realloc_r+0x5a>
 800804e:	4621      	mov	r1, r4
 8008050:	4640      	mov	r0, r8
 8008052:	f7fd fe43 	bl	8005cdc <_malloc_r>
 8008056:	4605      	mov	r5, r0
 8008058:	2800      	cmp	r0, #0
 800805a:	d0ed      	beq.n	8008038 <_realloc_r+0x1e>
 800805c:	42bc      	cmp	r4, r7
 800805e:	4622      	mov	r2, r4
 8008060:	4631      	mov	r1, r6
 8008062:	bf28      	it	cs
 8008064:	463a      	movcs	r2, r7
 8008066:	f7fc ff34 	bl	8004ed2 <memcpy>
 800806a:	4631      	mov	r1, r6
 800806c:	4640      	mov	r0, r8
 800806e:	f7fd fdc1 	bl	8005bf4 <_free_r>
 8008072:	e7e1      	b.n	8008038 <_realloc_r+0x1e>
 8008074:	4635      	mov	r5, r6
 8008076:	e7df      	b.n	8008038 <_realloc_r+0x1e>

08008078 <__ascii_wctomb>:
 8008078:	b149      	cbz	r1, 800808e <__ascii_wctomb+0x16>
 800807a:	2aff      	cmp	r2, #255	; 0xff
 800807c:	bf85      	ittet	hi
 800807e:	238a      	movhi	r3, #138	; 0x8a
 8008080:	6003      	strhi	r3, [r0, #0]
 8008082:	700a      	strbls	r2, [r1, #0]
 8008084:	f04f 30ff 	movhi.w	r0, #4294967295
 8008088:	bf98      	it	ls
 800808a:	2001      	movls	r0, #1
 800808c:	4770      	bx	lr
 800808e:	4608      	mov	r0, r1
 8008090:	4770      	bx	lr
	...

08008094 <fiprintf>:
 8008094:	b40e      	push	{r1, r2, r3}
 8008096:	b503      	push	{r0, r1, lr}
 8008098:	4601      	mov	r1, r0
 800809a:	ab03      	add	r3, sp, #12
 800809c:	4805      	ldr	r0, [pc, #20]	; (80080b4 <fiprintf+0x20>)
 800809e:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a2:	6800      	ldr	r0, [r0, #0]
 80080a4:	9301      	str	r3, [sp, #4]
 80080a6:	f000 f83f 	bl	8008128 <_vfiprintf_r>
 80080aa:	b002      	add	sp, #8
 80080ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b0:	b003      	add	sp, #12
 80080b2:	4770      	bx	lr
 80080b4:	20000068 	.word	0x20000068

080080b8 <abort>:
 80080b8:	b508      	push	{r3, lr}
 80080ba:	2006      	movs	r0, #6
 80080bc:	f000 fa0c 	bl	80084d8 <raise>
 80080c0:	2001      	movs	r0, #1
 80080c2:	f7f9 faaf 	bl	8001624 <_exit>

080080c6 <_malloc_usable_size_r>:
 80080c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ca:	1f18      	subs	r0, r3, #4
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	bfbc      	itt	lt
 80080d0:	580b      	ldrlt	r3, [r1, r0]
 80080d2:	18c0      	addlt	r0, r0, r3
 80080d4:	4770      	bx	lr

080080d6 <__sfputc_r>:
 80080d6:	6893      	ldr	r3, [r2, #8]
 80080d8:	3b01      	subs	r3, #1
 80080da:	2b00      	cmp	r3, #0
 80080dc:	b410      	push	{r4}
 80080de:	6093      	str	r3, [r2, #8]
 80080e0:	da08      	bge.n	80080f4 <__sfputc_r+0x1e>
 80080e2:	6994      	ldr	r4, [r2, #24]
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	db01      	blt.n	80080ec <__sfputc_r+0x16>
 80080e8:	290a      	cmp	r1, #10
 80080ea:	d103      	bne.n	80080f4 <__sfputc_r+0x1e>
 80080ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f0:	f000 b934 	b.w	800835c <__swbuf_r>
 80080f4:	6813      	ldr	r3, [r2, #0]
 80080f6:	1c58      	adds	r0, r3, #1
 80080f8:	6010      	str	r0, [r2, #0]
 80080fa:	7019      	strb	r1, [r3, #0]
 80080fc:	4608      	mov	r0, r1
 80080fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008102:	4770      	bx	lr

08008104 <__sfputs_r>:
 8008104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008106:	4606      	mov	r6, r0
 8008108:	460f      	mov	r7, r1
 800810a:	4614      	mov	r4, r2
 800810c:	18d5      	adds	r5, r2, r3
 800810e:	42ac      	cmp	r4, r5
 8008110:	d101      	bne.n	8008116 <__sfputs_r+0x12>
 8008112:	2000      	movs	r0, #0
 8008114:	e007      	b.n	8008126 <__sfputs_r+0x22>
 8008116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800811a:	463a      	mov	r2, r7
 800811c:	4630      	mov	r0, r6
 800811e:	f7ff ffda 	bl	80080d6 <__sfputc_r>
 8008122:	1c43      	adds	r3, r0, #1
 8008124:	d1f3      	bne.n	800810e <__sfputs_r+0xa>
 8008126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008128 <_vfiprintf_r>:
 8008128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800812c:	460d      	mov	r5, r1
 800812e:	b09d      	sub	sp, #116	; 0x74
 8008130:	4614      	mov	r4, r2
 8008132:	4698      	mov	r8, r3
 8008134:	4606      	mov	r6, r0
 8008136:	b118      	cbz	r0, 8008140 <_vfiprintf_r+0x18>
 8008138:	6a03      	ldr	r3, [r0, #32]
 800813a:	b90b      	cbnz	r3, 8008140 <_vfiprintf_r+0x18>
 800813c:	f7fc fd96 	bl	8004c6c <__sinit>
 8008140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008142:	07d9      	lsls	r1, r3, #31
 8008144:	d405      	bmi.n	8008152 <_vfiprintf_r+0x2a>
 8008146:	89ab      	ldrh	r3, [r5, #12]
 8008148:	059a      	lsls	r2, r3, #22
 800814a:	d402      	bmi.n	8008152 <_vfiprintf_r+0x2a>
 800814c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800814e:	f7fc febe 	bl	8004ece <__retarget_lock_acquire_recursive>
 8008152:	89ab      	ldrh	r3, [r5, #12]
 8008154:	071b      	lsls	r3, r3, #28
 8008156:	d501      	bpl.n	800815c <_vfiprintf_r+0x34>
 8008158:	692b      	ldr	r3, [r5, #16]
 800815a:	b99b      	cbnz	r3, 8008184 <_vfiprintf_r+0x5c>
 800815c:	4629      	mov	r1, r5
 800815e:	4630      	mov	r0, r6
 8008160:	f000 f93a 	bl	80083d8 <__swsetup_r>
 8008164:	b170      	cbz	r0, 8008184 <_vfiprintf_r+0x5c>
 8008166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008168:	07dc      	lsls	r4, r3, #31
 800816a:	d504      	bpl.n	8008176 <_vfiprintf_r+0x4e>
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	b01d      	add	sp, #116	; 0x74
 8008172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008176:	89ab      	ldrh	r3, [r5, #12]
 8008178:	0598      	lsls	r0, r3, #22
 800817a:	d4f7      	bmi.n	800816c <_vfiprintf_r+0x44>
 800817c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800817e:	f7fc fea7 	bl	8004ed0 <__retarget_lock_release_recursive>
 8008182:	e7f3      	b.n	800816c <_vfiprintf_r+0x44>
 8008184:	2300      	movs	r3, #0
 8008186:	9309      	str	r3, [sp, #36]	; 0x24
 8008188:	2320      	movs	r3, #32
 800818a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800818e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008192:	2330      	movs	r3, #48	; 0x30
 8008194:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008348 <_vfiprintf_r+0x220>
 8008198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800819c:	f04f 0901 	mov.w	r9, #1
 80081a0:	4623      	mov	r3, r4
 80081a2:	469a      	mov	sl, r3
 80081a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a8:	b10a      	cbz	r2, 80081ae <_vfiprintf_r+0x86>
 80081aa:	2a25      	cmp	r2, #37	; 0x25
 80081ac:	d1f9      	bne.n	80081a2 <_vfiprintf_r+0x7a>
 80081ae:	ebba 0b04 	subs.w	fp, sl, r4
 80081b2:	d00b      	beq.n	80081cc <_vfiprintf_r+0xa4>
 80081b4:	465b      	mov	r3, fp
 80081b6:	4622      	mov	r2, r4
 80081b8:	4629      	mov	r1, r5
 80081ba:	4630      	mov	r0, r6
 80081bc:	f7ff ffa2 	bl	8008104 <__sfputs_r>
 80081c0:	3001      	adds	r0, #1
 80081c2:	f000 80a9 	beq.w	8008318 <_vfiprintf_r+0x1f0>
 80081c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081c8:	445a      	add	r2, fp
 80081ca:	9209      	str	r2, [sp, #36]	; 0x24
 80081cc:	f89a 3000 	ldrb.w	r3, [sl]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f000 80a1 	beq.w	8008318 <_vfiprintf_r+0x1f0>
 80081d6:	2300      	movs	r3, #0
 80081d8:	f04f 32ff 	mov.w	r2, #4294967295
 80081dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081e0:	f10a 0a01 	add.w	sl, sl, #1
 80081e4:	9304      	str	r3, [sp, #16]
 80081e6:	9307      	str	r3, [sp, #28]
 80081e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081ec:	931a      	str	r3, [sp, #104]	; 0x68
 80081ee:	4654      	mov	r4, sl
 80081f0:	2205      	movs	r2, #5
 80081f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081f6:	4854      	ldr	r0, [pc, #336]	; (8008348 <_vfiprintf_r+0x220>)
 80081f8:	f7f7 fff2 	bl	80001e0 <memchr>
 80081fc:	9a04      	ldr	r2, [sp, #16]
 80081fe:	b9d8      	cbnz	r0, 8008238 <_vfiprintf_r+0x110>
 8008200:	06d1      	lsls	r1, r2, #27
 8008202:	bf44      	itt	mi
 8008204:	2320      	movmi	r3, #32
 8008206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800820a:	0713      	lsls	r3, r2, #28
 800820c:	bf44      	itt	mi
 800820e:	232b      	movmi	r3, #43	; 0x2b
 8008210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008214:	f89a 3000 	ldrb.w	r3, [sl]
 8008218:	2b2a      	cmp	r3, #42	; 0x2a
 800821a:	d015      	beq.n	8008248 <_vfiprintf_r+0x120>
 800821c:	9a07      	ldr	r2, [sp, #28]
 800821e:	4654      	mov	r4, sl
 8008220:	2000      	movs	r0, #0
 8008222:	f04f 0c0a 	mov.w	ip, #10
 8008226:	4621      	mov	r1, r4
 8008228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800822c:	3b30      	subs	r3, #48	; 0x30
 800822e:	2b09      	cmp	r3, #9
 8008230:	d94d      	bls.n	80082ce <_vfiprintf_r+0x1a6>
 8008232:	b1b0      	cbz	r0, 8008262 <_vfiprintf_r+0x13a>
 8008234:	9207      	str	r2, [sp, #28]
 8008236:	e014      	b.n	8008262 <_vfiprintf_r+0x13a>
 8008238:	eba0 0308 	sub.w	r3, r0, r8
 800823c:	fa09 f303 	lsl.w	r3, r9, r3
 8008240:	4313      	orrs	r3, r2
 8008242:	9304      	str	r3, [sp, #16]
 8008244:	46a2      	mov	sl, r4
 8008246:	e7d2      	b.n	80081ee <_vfiprintf_r+0xc6>
 8008248:	9b03      	ldr	r3, [sp, #12]
 800824a:	1d19      	adds	r1, r3, #4
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	9103      	str	r1, [sp, #12]
 8008250:	2b00      	cmp	r3, #0
 8008252:	bfbb      	ittet	lt
 8008254:	425b      	neglt	r3, r3
 8008256:	f042 0202 	orrlt.w	r2, r2, #2
 800825a:	9307      	strge	r3, [sp, #28]
 800825c:	9307      	strlt	r3, [sp, #28]
 800825e:	bfb8      	it	lt
 8008260:	9204      	strlt	r2, [sp, #16]
 8008262:	7823      	ldrb	r3, [r4, #0]
 8008264:	2b2e      	cmp	r3, #46	; 0x2e
 8008266:	d10c      	bne.n	8008282 <_vfiprintf_r+0x15a>
 8008268:	7863      	ldrb	r3, [r4, #1]
 800826a:	2b2a      	cmp	r3, #42	; 0x2a
 800826c:	d134      	bne.n	80082d8 <_vfiprintf_r+0x1b0>
 800826e:	9b03      	ldr	r3, [sp, #12]
 8008270:	1d1a      	adds	r2, r3, #4
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	9203      	str	r2, [sp, #12]
 8008276:	2b00      	cmp	r3, #0
 8008278:	bfb8      	it	lt
 800827a:	f04f 33ff 	movlt.w	r3, #4294967295
 800827e:	3402      	adds	r4, #2
 8008280:	9305      	str	r3, [sp, #20]
 8008282:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008358 <_vfiprintf_r+0x230>
 8008286:	7821      	ldrb	r1, [r4, #0]
 8008288:	2203      	movs	r2, #3
 800828a:	4650      	mov	r0, sl
 800828c:	f7f7 ffa8 	bl	80001e0 <memchr>
 8008290:	b138      	cbz	r0, 80082a2 <_vfiprintf_r+0x17a>
 8008292:	9b04      	ldr	r3, [sp, #16]
 8008294:	eba0 000a 	sub.w	r0, r0, sl
 8008298:	2240      	movs	r2, #64	; 0x40
 800829a:	4082      	lsls	r2, r0
 800829c:	4313      	orrs	r3, r2
 800829e:	3401      	adds	r4, #1
 80082a0:	9304      	str	r3, [sp, #16]
 80082a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a6:	4829      	ldr	r0, [pc, #164]	; (800834c <_vfiprintf_r+0x224>)
 80082a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082ac:	2206      	movs	r2, #6
 80082ae:	f7f7 ff97 	bl	80001e0 <memchr>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d03f      	beq.n	8008336 <_vfiprintf_r+0x20e>
 80082b6:	4b26      	ldr	r3, [pc, #152]	; (8008350 <_vfiprintf_r+0x228>)
 80082b8:	bb1b      	cbnz	r3, 8008302 <_vfiprintf_r+0x1da>
 80082ba:	9b03      	ldr	r3, [sp, #12]
 80082bc:	3307      	adds	r3, #7
 80082be:	f023 0307 	bic.w	r3, r3, #7
 80082c2:	3308      	adds	r3, #8
 80082c4:	9303      	str	r3, [sp, #12]
 80082c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c8:	443b      	add	r3, r7
 80082ca:	9309      	str	r3, [sp, #36]	; 0x24
 80082cc:	e768      	b.n	80081a0 <_vfiprintf_r+0x78>
 80082ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80082d2:	460c      	mov	r4, r1
 80082d4:	2001      	movs	r0, #1
 80082d6:	e7a6      	b.n	8008226 <_vfiprintf_r+0xfe>
 80082d8:	2300      	movs	r3, #0
 80082da:	3401      	adds	r4, #1
 80082dc:	9305      	str	r3, [sp, #20]
 80082de:	4619      	mov	r1, r3
 80082e0:	f04f 0c0a 	mov.w	ip, #10
 80082e4:	4620      	mov	r0, r4
 80082e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ea:	3a30      	subs	r2, #48	; 0x30
 80082ec:	2a09      	cmp	r2, #9
 80082ee:	d903      	bls.n	80082f8 <_vfiprintf_r+0x1d0>
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d0c6      	beq.n	8008282 <_vfiprintf_r+0x15a>
 80082f4:	9105      	str	r1, [sp, #20]
 80082f6:	e7c4      	b.n	8008282 <_vfiprintf_r+0x15a>
 80082f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082fc:	4604      	mov	r4, r0
 80082fe:	2301      	movs	r3, #1
 8008300:	e7f0      	b.n	80082e4 <_vfiprintf_r+0x1bc>
 8008302:	ab03      	add	r3, sp, #12
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	462a      	mov	r2, r5
 8008308:	4b12      	ldr	r3, [pc, #72]	; (8008354 <_vfiprintf_r+0x22c>)
 800830a:	a904      	add	r1, sp, #16
 800830c:	4630      	mov	r0, r6
 800830e:	f7fb fe4b 	bl	8003fa8 <_printf_float>
 8008312:	4607      	mov	r7, r0
 8008314:	1c78      	adds	r0, r7, #1
 8008316:	d1d6      	bne.n	80082c6 <_vfiprintf_r+0x19e>
 8008318:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800831a:	07d9      	lsls	r1, r3, #31
 800831c:	d405      	bmi.n	800832a <_vfiprintf_r+0x202>
 800831e:	89ab      	ldrh	r3, [r5, #12]
 8008320:	059a      	lsls	r2, r3, #22
 8008322:	d402      	bmi.n	800832a <_vfiprintf_r+0x202>
 8008324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008326:	f7fc fdd3 	bl	8004ed0 <__retarget_lock_release_recursive>
 800832a:	89ab      	ldrh	r3, [r5, #12]
 800832c:	065b      	lsls	r3, r3, #25
 800832e:	f53f af1d 	bmi.w	800816c <_vfiprintf_r+0x44>
 8008332:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008334:	e71c      	b.n	8008170 <_vfiprintf_r+0x48>
 8008336:	ab03      	add	r3, sp, #12
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	462a      	mov	r2, r5
 800833c:	4b05      	ldr	r3, [pc, #20]	; (8008354 <_vfiprintf_r+0x22c>)
 800833e:	a904      	add	r1, sp, #16
 8008340:	4630      	mov	r0, r6
 8008342:	f7fc f8d5 	bl	80044f0 <_printf_i>
 8008346:	e7e4      	b.n	8008312 <_vfiprintf_r+0x1ea>
 8008348:	08008c71 	.word	0x08008c71
 800834c:	08008c7b 	.word	0x08008c7b
 8008350:	08003fa9 	.word	0x08003fa9
 8008354:	08008105 	.word	0x08008105
 8008358:	08008c77 	.word	0x08008c77

0800835c <__swbuf_r>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	460e      	mov	r6, r1
 8008360:	4614      	mov	r4, r2
 8008362:	4605      	mov	r5, r0
 8008364:	b118      	cbz	r0, 800836e <__swbuf_r+0x12>
 8008366:	6a03      	ldr	r3, [r0, #32]
 8008368:	b90b      	cbnz	r3, 800836e <__swbuf_r+0x12>
 800836a:	f7fc fc7f 	bl	8004c6c <__sinit>
 800836e:	69a3      	ldr	r3, [r4, #24]
 8008370:	60a3      	str	r3, [r4, #8]
 8008372:	89a3      	ldrh	r3, [r4, #12]
 8008374:	071a      	lsls	r2, r3, #28
 8008376:	d525      	bpl.n	80083c4 <__swbuf_r+0x68>
 8008378:	6923      	ldr	r3, [r4, #16]
 800837a:	b31b      	cbz	r3, 80083c4 <__swbuf_r+0x68>
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	6922      	ldr	r2, [r4, #16]
 8008380:	1a98      	subs	r0, r3, r2
 8008382:	6963      	ldr	r3, [r4, #20]
 8008384:	b2f6      	uxtb	r6, r6
 8008386:	4283      	cmp	r3, r0
 8008388:	4637      	mov	r7, r6
 800838a:	dc04      	bgt.n	8008396 <__swbuf_r+0x3a>
 800838c:	4621      	mov	r1, r4
 800838e:	4628      	mov	r0, r5
 8008390:	f7ff fa52 	bl	8007838 <_fflush_r>
 8008394:	b9e0      	cbnz	r0, 80083d0 <__swbuf_r+0x74>
 8008396:	68a3      	ldr	r3, [r4, #8]
 8008398:	3b01      	subs	r3, #1
 800839a:	60a3      	str	r3, [r4, #8]
 800839c:	6823      	ldr	r3, [r4, #0]
 800839e:	1c5a      	adds	r2, r3, #1
 80083a0:	6022      	str	r2, [r4, #0]
 80083a2:	701e      	strb	r6, [r3, #0]
 80083a4:	6962      	ldr	r2, [r4, #20]
 80083a6:	1c43      	adds	r3, r0, #1
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d004      	beq.n	80083b6 <__swbuf_r+0x5a>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	07db      	lsls	r3, r3, #31
 80083b0:	d506      	bpl.n	80083c0 <__swbuf_r+0x64>
 80083b2:	2e0a      	cmp	r6, #10
 80083b4:	d104      	bne.n	80083c0 <__swbuf_r+0x64>
 80083b6:	4621      	mov	r1, r4
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7ff fa3d 	bl	8007838 <_fflush_r>
 80083be:	b938      	cbnz	r0, 80083d0 <__swbuf_r+0x74>
 80083c0:	4638      	mov	r0, r7
 80083c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083c4:	4621      	mov	r1, r4
 80083c6:	4628      	mov	r0, r5
 80083c8:	f000 f806 	bl	80083d8 <__swsetup_r>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d0d5      	beq.n	800837c <__swbuf_r+0x20>
 80083d0:	f04f 37ff 	mov.w	r7, #4294967295
 80083d4:	e7f4      	b.n	80083c0 <__swbuf_r+0x64>
	...

080083d8 <__swsetup_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	4b2a      	ldr	r3, [pc, #168]	; (8008484 <__swsetup_r+0xac>)
 80083dc:	4605      	mov	r5, r0
 80083de:	6818      	ldr	r0, [r3, #0]
 80083e0:	460c      	mov	r4, r1
 80083e2:	b118      	cbz	r0, 80083ec <__swsetup_r+0x14>
 80083e4:	6a03      	ldr	r3, [r0, #32]
 80083e6:	b90b      	cbnz	r3, 80083ec <__swsetup_r+0x14>
 80083e8:	f7fc fc40 	bl	8004c6c <__sinit>
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083f2:	0718      	lsls	r0, r3, #28
 80083f4:	d422      	bmi.n	800843c <__swsetup_r+0x64>
 80083f6:	06d9      	lsls	r1, r3, #27
 80083f8:	d407      	bmi.n	800840a <__swsetup_r+0x32>
 80083fa:	2309      	movs	r3, #9
 80083fc:	602b      	str	r3, [r5, #0]
 80083fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	e034      	b.n	8008474 <__swsetup_r+0x9c>
 800840a:	0758      	lsls	r0, r3, #29
 800840c:	d512      	bpl.n	8008434 <__swsetup_r+0x5c>
 800840e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008410:	b141      	cbz	r1, 8008424 <__swsetup_r+0x4c>
 8008412:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008416:	4299      	cmp	r1, r3
 8008418:	d002      	beq.n	8008420 <__swsetup_r+0x48>
 800841a:	4628      	mov	r0, r5
 800841c:	f7fd fbea 	bl	8005bf4 <_free_r>
 8008420:	2300      	movs	r3, #0
 8008422:	6363      	str	r3, [r4, #52]	; 0x34
 8008424:	89a3      	ldrh	r3, [r4, #12]
 8008426:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800842a:	81a3      	strh	r3, [r4, #12]
 800842c:	2300      	movs	r3, #0
 800842e:	6063      	str	r3, [r4, #4]
 8008430:	6923      	ldr	r3, [r4, #16]
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	f043 0308 	orr.w	r3, r3, #8
 800843a:	81a3      	strh	r3, [r4, #12]
 800843c:	6923      	ldr	r3, [r4, #16]
 800843e:	b94b      	cbnz	r3, 8008454 <__swsetup_r+0x7c>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008446:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800844a:	d003      	beq.n	8008454 <__swsetup_r+0x7c>
 800844c:	4621      	mov	r1, r4
 800844e:	4628      	mov	r0, r5
 8008450:	f000 f884 	bl	800855c <__smakebuf_r>
 8008454:	89a0      	ldrh	r0, [r4, #12]
 8008456:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800845a:	f010 0301 	ands.w	r3, r0, #1
 800845e:	d00a      	beq.n	8008476 <__swsetup_r+0x9e>
 8008460:	2300      	movs	r3, #0
 8008462:	60a3      	str	r3, [r4, #8]
 8008464:	6963      	ldr	r3, [r4, #20]
 8008466:	425b      	negs	r3, r3
 8008468:	61a3      	str	r3, [r4, #24]
 800846a:	6923      	ldr	r3, [r4, #16]
 800846c:	b943      	cbnz	r3, 8008480 <__swsetup_r+0xa8>
 800846e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008472:	d1c4      	bne.n	80083fe <__swsetup_r+0x26>
 8008474:	bd38      	pop	{r3, r4, r5, pc}
 8008476:	0781      	lsls	r1, r0, #30
 8008478:	bf58      	it	pl
 800847a:	6963      	ldrpl	r3, [r4, #20]
 800847c:	60a3      	str	r3, [r4, #8]
 800847e:	e7f4      	b.n	800846a <__swsetup_r+0x92>
 8008480:	2000      	movs	r0, #0
 8008482:	e7f7      	b.n	8008474 <__swsetup_r+0x9c>
 8008484:	20000068 	.word	0x20000068

08008488 <_raise_r>:
 8008488:	291f      	cmp	r1, #31
 800848a:	b538      	push	{r3, r4, r5, lr}
 800848c:	4604      	mov	r4, r0
 800848e:	460d      	mov	r5, r1
 8008490:	d904      	bls.n	800849c <_raise_r+0x14>
 8008492:	2316      	movs	r3, #22
 8008494:	6003      	str	r3, [r0, #0]
 8008496:	f04f 30ff 	mov.w	r0, #4294967295
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800849e:	b112      	cbz	r2, 80084a6 <_raise_r+0x1e>
 80084a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084a4:	b94b      	cbnz	r3, 80084ba <_raise_r+0x32>
 80084a6:	4620      	mov	r0, r4
 80084a8:	f000 f830 	bl	800850c <_getpid_r>
 80084ac:	462a      	mov	r2, r5
 80084ae:	4601      	mov	r1, r0
 80084b0:	4620      	mov	r0, r4
 80084b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084b6:	f000 b817 	b.w	80084e8 <_kill_r>
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d00a      	beq.n	80084d4 <_raise_r+0x4c>
 80084be:	1c59      	adds	r1, r3, #1
 80084c0:	d103      	bne.n	80084ca <_raise_r+0x42>
 80084c2:	2316      	movs	r3, #22
 80084c4:	6003      	str	r3, [r0, #0]
 80084c6:	2001      	movs	r0, #1
 80084c8:	e7e7      	b.n	800849a <_raise_r+0x12>
 80084ca:	2400      	movs	r4, #0
 80084cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084d0:	4628      	mov	r0, r5
 80084d2:	4798      	blx	r3
 80084d4:	2000      	movs	r0, #0
 80084d6:	e7e0      	b.n	800849a <_raise_r+0x12>

080084d8 <raise>:
 80084d8:	4b02      	ldr	r3, [pc, #8]	; (80084e4 <raise+0xc>)
 80084da:	4601      	mov	r1, r0
 80084dc:	6818      	ldr	r0, [r3, #0]
 80084de:	f7ff bfd3 	b.w	8008488 <_raise_r>
 80084e2:	bf00      	nop
 80084e4:	20000068 	.word	0x20000068

080084e8 <_kill_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	4d07      	ldr	r5, [pc, #28]	; (8008508 <_kill_r+0x20>)
 80084ec:	2300      	movs	r3, #0
 80084ee:	4604      	mov	r4, r0
 80084f0:	4608      	mov	r0, r1
 80084f2:	4611      	mov	r1, r2
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	f7f9 f88d 	bl	8001614 <_kill>
 80084fa:	1c43      	adds	r3, r0, #1
 80084fc:	d102      	bne.n	8008504 <_kill_r+0x1c>
 80084fe:	682b      	ldr	r3, [r5, #0]
 8008500:	b103      	cbz	r3, 8008504 <_kill_r+0x1c>
 8008502:	6023      	str	r3, [r4, #0]
 8008504:	bd38      	pop	{r3, r4, r5, pc}
 8008506:	bf00      	nop
 8008508:	20000628 	.word	0x20000628

0800850c <_getpid_r>:
 800850c:	f7f9 b880 	b.w	8001610 <_getpid>

08008510 <__swhatbuf_r>:
 8008510:	b570      	push	{r4, r5, r6, lr}
 8008512:	460c      	mov	r4, r1
 8008514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008518:	2900      	cmp	r1, #0
 800851a:	b096      	sub	sp, #88	; 0x58
 800851c:	4615      	mov	r5, r2
 800851e:	461e      	mov	r6, r3
 8008520:	da0d      	bge.n	800853e <__swhatbuf_r+0x2e>
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008528:	f04f 0100 	mov.w	r1, #0
 800852c:	bf0c      	ite	eq
 800852e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008532:	2340      	movne	r3, #64	; 0x40
 8008534:	2000      	movs	r0, #0
 8008536:	6031      	str	r1, [r6, #0]
 8008538:	602b      	str	r3, [r5, #0]
 800853a:	b016      	add	sp, #88	; 0x58
 800853c:	bd70      	pop	{r4, r5, r6, pc}
 800853e:	466a      	mov	r2, sp
 8008540:	f000 f848 	bl	80085d4 <_fstat_r>
 8008544:	2800      	cmp	r0, #0
 8008546:	dbec      	blt.n	8008522 <__swhatbuf_r+0x12>
 8008548:	9901      	ldr	r1, [sp, #4]
 800854a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800854e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008552:	4259      	negs	r1, r3
 8008554:	4159      	adcs	r1, r3
 8008556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800855a:	e7eb      	b.n	8008534 <__swhatbuf_r+0x24>

0800855c <__smakebuf_r>:
 800855c:	898b      	ldrh	r3, [r1, #12]
 800855e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008560:	079d      	lsls	r5, r3, #30
 8008562:	4606      	mov	r6, r0
 8008564:	460c      	mov	r4, r1
 8008566:	d507      	bpl.n	8008578 <__smakebuf_r+0x1c>
 8008568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	6123      	str	r3, [r4, #16]
 8008570:	2301      	movs	r3, #1
 8008572:	6163      	str	r3, [r4, #20]
 8008574:	b002      	add	sp, #8
 8008576:	bd70      	pop	{r4, r5, r6, pc}
 8008578:	ab01      	add	r3, sp, #4
 800857a:	466a      	mov	r2, sp
 800857c:	f7ff ffc8 	bl	8008510 <__swhatbuf_r>
 8008580:	9900      	ldr	r1, [sp, #0]
 8008582:	4605      	mov	r5, r0
 8008584:	4630      	mov	r0, r6
 8008586:	f7fd fba9 	bl	8005cdc <_malloc_r>
 800858a:	b948      	cbnz	r0, 80085a0 <__smakebuf_r+0x44>
 800858c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008590:	059a      	lsls	r2, r3, #22
 8008592:	d4ef      	bmi.n	8008574 <__smakebuf_r+0x18>
 8008594:	f023 0303 	bic.w	r3, r3, #3
 8008598:	f043 0302 	orr.w	r3, r3, #2
 800859c:	81a3      	strh	r3, [r4, #12]
 800859e:	e7e3      	b.n	8008568 <__smakebuf_r+0xc>
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	6020      	str	r0, [r4, #0]
 80085a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085a8:	81a3      	strh	r3, [r4, #12]
 80085aa:	9b00      	ldr	r3, [sp, #0]
 80085ac:	6163      	str	r3, [r4, #20]
 80085ae:	9b01      	ldr	r3, [sp, #4]
 80085b0:	6120      	str	r0, [r4, #16]
 80085b2:	b15b      	cbz	r3, 80085cc <__smakebuf_r+0x70>
 80085b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085b8:	4630      	mov	r0, r6
 80085ba:	f000 f81d 	bl	80085f8 <_isatty_r>
 80085be:	b128      	cbz	r0, 80085cc <__smakebuf_r+0x70>
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f023 0303 	bic.w	r3, r3, #3
 80085c6:	f043 0301 	orr.w	r3, r3, #1
 80085ca:	81a3      	strh	r3, [r4, #12]
 80085cc:	89a3      	ldrh	r3, [r4, #12]
 80085ce:	431d      	orrs	r5, r3
 80085d0:	81a5      	strh	r5, [r4, #12]
 80085d2:	e7cf      	b.n	8008574 <__smakebuf_r+0x18>

080085d4 <_fstat_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4d07      	ldr	r5, [pc, #28]	; (80085f4 <_fstat_r+0x20>)
 80085d8:	2300      	movs	r3, #0
 80085da:	4604      	mov	r4, r0
 80085dc:	4608      	mov	r0, r1
 80085de:	4611      	mov	r1, r2
 80085e0:	602b      	str	r3, [r5, #0]
 80085e2:	f7f9 f844 	bl	800166e <_fstat>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	d102      	bne.n	80085f0 <_fstat_r+0x1c>
 80085ea:	682b      	ldr	r3, [r5, #0]
 80085ec:	b103      	cbz	r3, 80085f0 <_fstat_r+0x1c>
 80085ee:	6023      	str	r3, [r4, #0]
 80085f0:	bd38      	pop	{r3, r4, r5, pc}
 80085f2:	bf00      	nop
 80085f4:	20000628 	.word	0x20000628

080085f8 <_isatty_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	4d06      	ldr	r5, [pc, #24]	; (8008614 <_isatty_r+0x1c>)
 80085fc:	2300      	movs	r3, #0
 80085fe:	4604      	mov	r4, r0
 8008600:	4608      	mov	r0, r1
 8008602:	602b      	str	r3, [r5, #0]
 8008604:	f7f9 f838 	bl	8001678 <_isatty>
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	d102      	bne.n	8008612 <_isatty_r+0x1a>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	b103      	cbz	r3, 8008612 <_isatty_r+0x1a>
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	20000628 	.word	0x20000628

08008618 <_init>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	bf00      	nop
 800861c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800861e:	bc08      	pop	{r3}
 8008620:	469e      	mov	lr, r3
 8008622:	4770      	bx	lr

08008624 <_fini>:
 8008624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008626:	bf00      	nop
 8008628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862a:	bc08      	pop	{r3}
 800862c:	469e      	mov	lr, r3
 800862e:	4770      	bx	lr
