{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/vreducepd",
    "result": {"pageContext":{"op":{"id":"vreducepd","variants":["VREDUCEPD"],"variant_descriptions":{"VREDUCEPD":"Perform reduction transformation on double-precision floating point values in zmm2/m512/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in zmm1 register under writemask k1."},"text":"<p>Perform reduction transformation of the packed binary encoded double-precision FP values in the source operand (the second operand) and store the reduced results in binary FP format to the destination operand (the first operand) under the writemask k1.</p><p>The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source value, where M is a unsigned integer specified by imm8[7:4], see <a href=\"https://www.felixcloutier.com/x86/VREDUCEPD.html#fig-5-28\" rel=\"noreferrer noopener\" target=\"_blank\">Figure 5-28</a>. Specifically, the reduction transformation can be expressed as:</p><p>dest = src – (ROUND(2<sup>M</sup>*src))*2<sup>-M</sup>;</p><p>where “Round()” treats “src”, “2<sup>M</sup>”, and their product as binary FP numbers with normalized significand and biased exponents.</p><p>The magnitude of the reduced result can be expressed by considering src= 2<sup>p</sup>*man2,</p><p>where ‘man2’ is the normalized significand and ‘p’ is the unbiased exponent</p><p>Then if RC = RNE: 0&lt;=|Reduced Result|&lt;=2<sup>p-M-1</sup></p><p>Then if RC ≠ RNE: 0&lt;=|Reduced Result|&lt;2<sup>p-M</sup></p><p>This instruction might end up with a precision exception set. However, in case of SPE set (i.e. Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.</p><p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p><p>Handling of special case of input values are listed in <a href=\"https://www.felixcloutier.com/x86/VREDUCEPD.html#tbl-5-24\" rel=\"noreferrer noopener\" target=\"_blank\">Table 5-24</a>.</p><p>* Round control = (imm8.MS1)? MXCSR.RC: imm8.RC</p>","href":"https://www.felixcloutier.com/x86/VREDUCEPD.html"}}},
    "staticQueryHashes": ["2451724630","3830446752","63159454"]}