library verilog;
use verilog.vl_types.all;
entity IBUFG is
    generic(
        CAPACITANCE     : string  := "DONT_CARE";
        IBUF_DELAY_VALUE: string  := "0";
        IOSTANDARD      : string  := "DEFAULT"
    );
    port(
        O               : out    vl_logic;
        I               : in     vl_logic
    );
end IBUFG;
