# RV32IMF Core Design and Testing

## Introduction
This project involves the design and testing of an RV32IMF core, which is a 32-bit RISC-V core with support for integer, multiplication, and floating-point instructions.

## Features
- 32-bit RISC-V architecture
- Support for integer instructions
- Support for multiplication and division instructions
- Support for single-precision floating-point instructions

## License
This project is licensed under the Apache License 2.0. See the [LICENSE](LICENSE) file for more details.
