/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [18:0] _01_;
  reg [6:0] _02_;
  reg [6:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [22:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [21:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [36:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_3z | _00_) & celloutsig_0_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_2z | celloutsig_1_11z[7]) & celloutsig_1_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[0] | celloutsig_0_7z[8]) & celloutsig_0_5z);
  assign celloutsig_0_21z = ~((celloutsig_0_15z | celloutsig_0_2z[2]) & celloutsig_0_15z);
  assign celloutsig_0_24z = ~((celloutsig_0_12z[2] | celloutsig_0_10z) & celloutsig_0_20z);
  assign celloutsig_0_29z = ~((celloutsig_0_3z | celloutsig_0_22z[0]) & celloutsig_0_4z);
  assign celloutsig_0_3z = in_data[29] | celloutsig_0_2z[0];
  assign celloutsig_0_40z = celloutsig_0_16z | celloutsig_0_27z;
  assign celloutsig_0_5z = celloutsig_0_2z[5] | celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_2z[3];
  assign celloutsig_0_14z = in_data[73] | celloutsig_0_1z;
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= in_data[58:56];
  assign { _04_[2], _00_, _04_[0] } = _16_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_25z[13:6], celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_12z[6:2], celloutsig_0_16z, celloutsig_0_36z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= celloutsig_1_5z[9:3];
  assign celloutsig_0_41z = celloutsig_0_12z[10:1] || { celloutsig_0_25z[14:9], celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_0_65z = { celloutsig_0_38z[2:1], celloutsig_0_34z, celloutsig_0_24z } || celloutsig_0_57z;
  assign celloutsig_1_13z = { celloutsig_1_6z[8:2], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_2z } || { in_data[157:148], celloutsig_1_0z };
  assign celloutsig_0_13z = { _04_[2], _00_, _04_[0], celloutsig_0_11z, celloutsig_0_10z } || { celloutsig_0_11z[2:0], celloutsig_0_9z, _04_[2], _00_, _04_[0], celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_17z[9:7], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_14z } || { celloutsig_0_6z[3], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_0_45z = celloutsig_0_34z % { 1'h1, celloutsig_0_25z[12:9] };
  assign celloutsig_0_57z = { celloutsig_0_22z[2], celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_34z } % { 1'h1, _02_[3:2], celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_38z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[173:164], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[15:1], celloutsig_1_2z };
  assign celloutsig_0_17z = { in_data[54:47], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z } % { 1'h1, celloutsig_0_11z[2:1], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[74:67] % { 1'h1, _00_, _04_[2], _00_, _04_[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = - in_data[186:175];
  assign celloutsig_0_11z = - { celloutsig_0_2z[6:4], celloutsig_0_4z };
  assign celloutsig_0_12z = - { celloutsig_0_11z[2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_25z = - { celloutsig_0_12z[13:11], celloutsig_0_15z, _04_[2], _00_, _04_[0], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_34z = celloutsig_0_6z[4:0] | { _01_[4:3], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_18z };
  assign celloutsig_0_38z = { celloutsig_0_7z[1], celloutsig_0_33z, celloutsig_0_19z } | { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_2z | { in_data[50:47], celloutsig_0_3z, _04_[2], _00_, _04_[0] };
  assign celloutsig_0_67z = { celloutsig_0_25z[21:2], celloutsig_0_64z, celloutsig_0_18z } | { _01_[14:11], celloutsig_0_39z, celloutsig_0_65z, celloutsig_0_57z, celloutsig_0_56z, celloutsig_0_34z, celloutsig_0_40z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[162:143] | { in_data[169:151], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[7:1] | celloutsig_1_5z[16:10];
  assign celloutsig_0_7z = { in_data[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } | { _04_[2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_10z = celloutsig_1_7z[6:1] | { celloutsig_1_5z[10:7], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_4z[1:0], _03_, celloutsig_1_8z } | { _03_[4:2], _03_ };
  assign celloutsig_0_8z = { in_data[9:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } | { celloutsig_0_7z[4], _04_[2], _00_, _04_[0], celloutsig_0_6z };
  assign celloutsig_1_18z = _03_[5:3] | { celloutsig_1_1z[14:13], celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[176:152], celloutsig_1_6z } | { _03_[4], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_22z = { celloutsig_0_2z[5:3], celloutsig_0_16z } | { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_33z = & { celloutsig_0_31z, celloutsig_0_25z[8:4], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_17z[1:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z[12:0], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[23:19] };
  assign celloutsig_0_37z = & { celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_64z = & celloutsig_0_12z[3:0];
  assign celloutsig_0_66z = & { celloutsig_0_57z, celloutsig_0_50z, celloutsig_0_44z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z[3:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, in_data[65:62] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z[19:2] };
  assign celloutsig_0_15z = & celloutsig_0_12z[12:0];
  assign celloutsig_0_16z = & { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = & in_data[23:19];
  assign celloutsig_0_26z = & { celloutsig_0_17z[1:0], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[23:19] };
  assign celloutsig_0_27z = & { celloutsig_0_17z[11:5], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_28z = & { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z[4] };
  assign celloutsig_0_35z = ~((celloutsig_0_19z & celloutsig_0_2z[6]) | celloutsig_0_5z);
  assign celloutsig_0_36z = ~((celloutsig_0_28z & celloutsig_0_26z) | celloutsig_0_4z);
  assign celloutsig_0_39z = ~((celloutsig_0_13z & celloutsig_0_25z[7]) | celloutsig_0_36z);
  assign celloutsig_0_44z = ~((celloutsig_0_9z & celloutsig_0_33z) | celloutsig_0_11z[0]);
  assign celloutsig_0_50z = ~((_01_[14] & celloutsig_0_37z) | celloutsig_0_45z[1]);
  assign celloutsig_0_56z = ~((celloutsig_0_41z & celloutsig_0_10z) | celloutsig_0_16z);
  assign celloutsig_1_0z = ~((in_data[166] & in_data[102]) | in_data[186]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[16] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_6z[9]) | celloutsig_1_5z[6]);
  assign celloutsig_1_14z = ~((celloutsig_1_5z[16] & celloutsig_1_7z[5]) | celloutsig_1_10z[2]);
  assign celloutsig_0_18z = ~((celloutsig_0_8z[9] & celloutsig_0_16z) | celloutsig_0_17z[14]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z & celloutsig_0_3z) | celloutsig_0_3z);
  assign celloutsig_0_20z = ~((celloutsig_0_4z & celloutsig_0_12z[10]) | celloutsig_0_13z);
  assign celloutsig_0_23z = ~((celloutsig_0_1z & celloutsig_0_12z[8]) | celloutsig_0_17z[12]);
  assign celloutsig_0_30z = ~((celloutsig_0_2z[6] & celloutsig_0_20z) | celloutsig_0_4z);
  assign _04_[1] = _00_;
  assign { out_data[130:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z[35:4], celloutsig_0_66z, celloutsig_0_67z };
endmodule
