<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="ProjectModuleManager">
    <modules>
      <module fileurl="file://$PROJECT_DIR$/.idea/MIPS-Multicycle-CPU-Using-Verilog.iml" filepath="$PROJECT_DIR$/.idea/MIPS-Multicycle-CPU-Using-Verilog.iml" />
    </modules>
  </component>
</project>