module uart_top (
    input wire clk,               // System clock
    input wire reset,             // Reset signal
    input wire tx_start,          // Signal to start transmission
    input wire [7:0] tx_data_in,  // 8-bit data to transmit
    input wire rx,                // UART receive input
    output wire tx,               // UART transmission output
    output wire busy,             // Busy signal for transmitter
    output wire [7:0] rx_data_out, // 8-bit data received
    output wire rx_done ,          // Reception done signal
	 output wire [7:0]data
);

    // Instantiate UART Transmitter
    uart_transmitter transmitter (
        .clk(clk), 
        .reset(reset), 
        .transmit(tx_start), 
        .data_in(tx_data_in), 
        .tx(tx), 
        .busy(busy) 
    );

    // Instantiate UART Receiver (Note: Fixed module name from uart_reciever to uart_receiver)
    uart_receiver receiver (
        .clk(clk), 
        .reset(reset),      // Reset signal for receiver
        .rx(rx),            // UART receive input
        .done(rx_done),     // Reception done signal
        .rxdata(rx_data_out), // Received data output
        .data(data)             // Final received data (optional, could be used elsewhere)
    );
endmodule