#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc887e024c0 .scope module, "rippleCounter_testbench" "rippleCounter_testbench" 2 16;
 .timescale 0 0;
P_0x7fc887e035a0 .param/l "ClockDelay" 0 2 20, +C4<00000000000000000000000000000001>;
v0x7fc887e16cc0_0 .var "clk", 0 0;
v0x7fc887e16d90_0 .net "count", 3 0, L_0x7fc887e17750;  1 drivers
v0x7fc887e16e20_0 .var/i "i", 31 0;
v0x7fc887e16eb0_0 .var "rst", 0 0;
S_0x7fc887e02790 .scope module, "myRippleCounter" "rippleCounter" 2 19, 2 3 0, S_0x7fc887e024c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "count"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x7fc887e16990_0 .net "clk", 0 0, v0x7fc887e16cc0_0;  1 drivers
v0x7fc887e16a40_0 .net "count", 3 0, L_0x7fc887e17750;  alias, 1 drivers
v0x7fc887e16ad0_0 .net "qBar", 3 0, L_0x7fc887e17920;  1 drivers
v0x7fc887e16b60_0 .net "reset", 0 0, v0x7fc887e16eb0_0;  1 drivers
L_0x7fc887e16ff0 .part L_0x7fc887e17920, 1, 1;
L_0x7fc887e170d0 .part L_0x7fc887e17750, 0, 1;
L_0x7fc887e17260 .part L_0x7fc887e17920, 2, 1;
L_0x7fc887e17360 .part L_0x7fc887e17750, 1, 1;
L_0x7fc887e174d0 .part L_0x7fc887e17920, 3, 1;
L_0x7fc887e175c0 .part L_0x7fc887e17750, 2, 1;
L_0x7fc887e17750 .concat8 [ 1 1 1 1], v0x7fc887e166f0_0, v0x7fc887e14ef0_0, v0x7fc887e157b0_0, v0x7fc887e16080_0;
L_0x7fc887e17920 .concat8 [ 1 1 1 1], L_0x7fc887e176e0, L_0x7fc887e16f40, L_0x7fc887e171d0, L_0x7fc887e17420;
L_0x7fc887e17ac0 .part L_0x7fc887e17920, 0, 1;
S_0x7fc887e03130 .scope generate, "eachFlipFlop[1]" "eachFlipFlop[1]" 2 10, 2 10 0, S_0x7fc887e02790;
 .timescale 0 0;
P_0x7fc887e03290 .param/l "i" 0 2 10, +C4<01>;
S_0x7fc887e04c60 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fc887e03130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fc887e16f40 .functor NOT 1, v0x7fc887e14ef0_0, C4<0>, C4<0>, C4<0>;
v0x7fc887e04e90_0 .net "D", 0 0, L_0x7fc887e16ff0;  1 drivers
v0x7fc887e14e50_0 .net "clk", 0 0, L_0x7fc887e170d0;  1 drivers
v0x7fc887e14ef0_0 .var "q", 0 0;
v0x7fc887e14fa0_0 .net "qBar", 0 0, L_0x7fc887e16f40;  1 drivers
v0x7fc887e15040_0 .net "rst", 0 0, v0x7fc887e16eb0_0;  alias, 1 drivers
E_0x7fc887e03450/0 .event negedge, v0x7fc887e15040_0;
E_0x7fc887e03450/1 .event posedge, v0x7fc887e14e50_0;
E_0x7fc887e03450 .event/or E_0x7fc887e03450/0, E_0x7fc887e03450/1;
S_0x7fc887e151a0 .scope generate, "eachFlipFlop[2]" "eachFlipFlop[2]" 2 10, 2 10 0, S_0x7fc887e02790;
 .timescale 0 0;
P_0x7fc887e15350 .param/l "i" 0 2 10, +C4<010>;
S_0x7fc887e153d0 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fc887e151a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fc887e171d0 .functor NOT 1, v0x7fc887e157b0_0, C4<0>, C4<0>, C4<0>;
v0x7fc887e15660_0 .net "D", 0 0, L_0x7fc887e17260;  1 drivers
v0x7fc887e15710_0 .net "clk", 0 0, L_0x7fc887e17360;  1 drivers
v0x7fc887e157b0_0 .var "q", 0 0;
v0x7fc887e15860_0 .net "qBar", 0 0, L_0x7fc887e171d0;  1 drivers
v0x7fc887e15900_0 .net "rst", 0 0, v0x7fc887e16eb0_0;  alias, 1 drivers
E_0x7fc887e15630/0 .event negedge, v0x7fc887e15040_0;
E_0x7fc887e15630/1 .event posedge, v0x7fc887e15710_0;
E_0x7fc887e15630 .event/or E_0x7fc887e15630/0, E_0x7fc887e15630/1;
S_0x7fc887e15a40 .scope generate, "eachFlipFlop[3]" "eachFlipFlop[3]" 2 10, 2 10 0, S_0x7fc887e02790;
 .timescale 0 0;
P_0x7fc887e15c20 .param/l "i" 0 2 10, +C4<011>;
S_0x7fc887e15ca0 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fc887e15a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fc887e17420 .functor NOT 1, v0x7fc887e16080_0, C4<0>, C4<0>, C4<0>;
v0x7fc887e15f30_0 .net "D", 0 0, L_0x7fc887e174d0;  1 drivers
v0x7fc887e15fe0_0 .net "clk", 0 0, L_0x7fc887e175c0;  1 drivers
v0x7fc887e16080_0 .var "q", 0 0;
v0x7fc887e16130_0 .net "qBar", 0 0, L_0x7fc887e17420;  1 drivers
v0x7fc887e161d0_0 .net "rst", 0 0, v0x7fc887e16eb0_0;  alias, 1 drivers
E_0x7fc887e15f00/0 .event negedge, v0x7fc887e15040_0;
E_0x7fc887e15f00/1 .event posedge, v0x7fc887e15fe0_0;
E_0x7fc887e15f00 .event/or E_0x7fc887e15f00/0, E_0x7fc887e15f00/1;
S_0x7fc887e16340 .scope module, "zerothFlipFlop" "DFlipFlop" 2 8, 3 1 0, S_0x7fc887e02790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fc887e176e0 .functor NOT 1, v0x7fc887e166f0_0, C4<0>, C4<0>, C4<0>;
v0x7fc887e165a0_0 .net "D", 0 0, L_0x7fc887e17ac0;  1 drivers
v0x7fc887e16650_0 .net "clk", 0 0, v0x7fc887e16cc0_0;  alias, 1 drivers
v0x7fc887e166f0_0 .var "q", 0 0;
v0x7fc887e167a0_0 .net "qBar", 0 0, L_0x7fc887e176e0;  1 drivers
v0x7fc887e16840_0 .net "rst", 0 0, v0x7fc887e16eb0_0;  alias, 1 drivers
E_0x7fc887e16570/0 .event negedge, v0x7fc887e15040_0;
E_0x7fc887e16570/1 .event posedge, v0x7fc887e16650_0;
E_0x7fc887e16570 .event/or E_0x7fc887e16570/0, E_0x7fc887e16570/1;
    .scope S_0x7fc887e04c60;
T_0 ;
    %wait E_0x7fc887e03450;
    %load/vec4 v0x7fc887e15040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc887e14ef0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc887e04e90_0;
    %store/vec4 v0x7fc887e14ef0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc887e153d0;
T_1 ;
    %wait E_0x7fc887e15630;
    %load/vec4 v0x7fc887e15900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc887e157b0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc887e15660_0;
    %store/vec4 v0x7fc887e157b0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc887e15ca0;
T_2 ;
    %wait E_0x7fc887e15f00;
    %load/vec4 v0x7fc887e161d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc887e16080_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fc887e15f30_0;
    %store/vec4 v0x7fc887e16080_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc887e16340;
T_3 ;
    %wait E_0x7fc887e16570;
    %load/vec4 v0x7fc887e16840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc887e166f0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc887e165a0_0;
    %store/vec4 v0x7fc887e166f0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc887e024c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc887e16cc0_0, 0;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fc887e16cc0_0;
    %inv;
    %assign/vec4 v0x7fc887e16cc0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fc887e024c0;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "rippleCounter.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fc887e02790 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc887e16eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc887e16eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc887e16e20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fc887e16e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 1, 0;
    %load/vec4 v0x7fc887e16e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc887e16e20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rippleCounter.v";
    "./DFlipFlop.v";
