VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN uDPR ;

UNITS DISTANCE MICRONS 1000 ;
#DIEAREA ( 0 0 ) ( 1380000 710000 ) ;

VIAS 1 ;
- M7_M6_0
  + VIARULE M7_M6
  + CUTSIZE 50 130
  + LAYERS M6 VIA6 M7
  + CUTSPACING 80 80
  + ENCLOSURE 30 80 30 80
  + ROWCOL 2 4 ;
END VIAS

PINS 426 ;
- v08 + NET v08
  + SPECIAL
  + DIRECTION INOUT
  + USE POWER
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 3250 0 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + PLACED ( 0 7250 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + PLACED ( 0 3250 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 7250 0 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + LAYER M6 ( 0 210000 ) ( 1380000 210500 )
    + LAYER M6 ( 0 -100000 ) ( 1380000 -99500 )
    + LAYER M6 ( 0 -50000 ) ( 1380000 -49500 )
    + LAYER M6 ( 0 -40000 ) ( 1380000 -39500 )
    + LAYER M6 ( 0 -30000 ) ( 1380000 -29500 )
    + LAYER M6 ( 0 10000 ) ( 1380000 10500 )
    + LAYER M6 ( 0 -20000 ) ( 1380000 -19500 )
    + LAYER M6 ( 0 -10000 ) ( 1380000 -9500 )
    + LAYER M6 ( 0 300000 ) ( 1380000 300500 )
    + LAYER M6 ( 0 310000 ) ( 1380000 310500 )
    + LAYER M6 ( 0 320000 ) ( 1380000 320500 )
    + LAYER M6 ( 0 330000 ) ( 1380000 330500 )
    + LAYER M6 ( 0 -70000 ) ( 1380000 -69500 )
    + LAYER M6 ( 0 -80000 ) ( 1380000 -79500 )
    + LAYER M6 ( 0 -90000 ) ( 1380000 -89500 )
    + LAYER M6 ( 0 100000 ) ( 1380000 100500 )
    + LAYER M6 ( 0 90000 ) ( 1380000 90500 )
    + LAYER M6 ( 0 80000 ) ( 1380000 80500 )
    + LAYER M6 ( 0 -60000 ) ( 1380000 -59500 )
    + LAYER M6 ( 0 130000 ) ( 1380000 130500 )
    + LAYER M6 ( 0 470000 ) ( 1380000 470500 )
    + LAYER M6 ( 0 120000 ) ( 1380000 120500 )
    + LAYER M6 ( 0 110000 ) ( 1380000 110500 )
    + LAYER M6 ( 0 140000 ) ( 1380000 140500 )
    + LAYER M6 ( 0 30000 ) ( 1380000 30500 )
    + LAYER M6 ( 0 20000 ) ( 1380000 20500 )
    + LAYER M6 ( 0 490000 ) ( 1380000 490500 )
    + LAYER M6 ( 0 480000 ) ( 1380000 480500 )
    + LAYER M6 ( 0 500000 ) ( 1380000 500500 )
    + LAYER M6 ( 0 60000 ) ( 1380000 60500 )
    + LAYER M6 ( 0 530000 ) ( 1380000 530500 )
    + LAYER M6 ( 0 50000 ) ( 1380000 50500 )
    + LAYER M6 ( 0 520000 ) ( 1380000 520500 )
    + LAYER M6 ( 0 40000 ) ( 1380000 40500 )
    + LAYER M6 ( 0 510000 ) ( 1380000 510500 )
    + LAYER M6 ( 0 430000 ) ( 1380000 430500 )
    + LAYER M6 ( 0 420000 ) ( 1380000 420500 )
    + LAYER M6 ( 0 70000 ) ( 1380000 70500 )
    + LAYER M6 ( 0 410000 ) ( 1380000 410500 )
    + LAYER M6 ( 0 460000 ) ( 1380000 460500 )
    + LAYER M6 ( 0 450000 ) ( 1380000 450500 )
    + LAYER M6 ( 0 440000 ) ( 1380000 440500 )
    + LAYER M6 ( 0 540000 ) ( 1380000 540500 )
    + LAYER M6 ( 0 570000 ) ( 1380000 570500 )
    + LAYER M6 ( 0 590000 ) ( 1380000 590500 )
    + LAYER M6 ( 0 560000 ) ( 1380000 560500 )
    + LAYER M6 ( 0 550000 ) ( 1380000 550500 )
    + LAYER M6 ( 0 580000 ) ( 1380000 580500 )
    + LAYER M6 ( 0 270000 ) ( 1380000 270500 )
    + LAYER M6 ( 0 230000 ) ( 1380000 230500 )
    + LAYER M6 ( 0 220000 ) ( 1380000 220500 )
    + LAYER M6 ( 0 150000 ) ( 1380000 150500 )
    + LAYER M6 ( 0 260000 ) ( 1380000 260500 )
    + LAYER M6 ( 0 250000 ) ( 1380000 250500 )
    + LAYER M6 ( 0 240000 ) ( 1380000 240500 )
    + LAYER M6 ( 0 190000 ) ( 1380000 190500 )
    + LAYER M6 ( 0 180000 ) ( 1380000 180500 )
    + LAYER M6 ( 0 170000 ) ( 1380000 170500 )
    + LAYER M6 ( 0 160000 ) ( 1380000 160500 )
    + LAYER M6 ( 0 360000 ) ( 1380000 360500 )
    + LAYER M6 ( 0 350000 ) ( 1380000 350500 )
    + LAYER M6 ( 0 340000 ) ( 1380000 340500 )
    + LAYER M6 ( 0 200000 ) ( 1380000 200500 )
    + LAYER M6 ( 0 400000 ) ( 1380000 400500 )
    + LAYER M6 ( 0 390000 ) ( 1380000 390500 )
    + LAYER M6 ( 0 380000 ) ( 1380000 380500 )
    + LAYER M6 ( 0 370000 ) ( 1380000 370500 )
    + LAYER M6 ( 0 290000 ) ( 1380000 290500 )
    + LAYER M6 ( 0 280000 ) ( 1380000 280500 )
    + PLACED ( 0 113250 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + LAYER M6 ( 0 -10000 ) ( 1380000 -9500 )
    + LAYER M6 ( 0 80000 ) ( 1380000 80500 )
    + LAYER M6 ( 0 90000 ) ( 1380000 90500 )
    + LAYER M6 ( 0 -20000 ) ( 1380000 -19500 )
    + LAYER M6 ( 0 300000 ) ( 1380000 300500 )
    + LAYER M6 ( 0 40000 ) ( 1380000 40500 )
    + LAYER M6 ( 0 50000 ) ( 1380000 50500 )
    + LAYER M6 ( 0 60000 ) ( 1380000 60500 )
    + LAYER M6 ( 0 70000 ) ( 1380000 70500 )
    + LAYER M6 ( 0 400000 ) ( 1380000 400500 )
    + LAYER M6 ( 0 410000 ) ( 1380000 410500 )
    + LAYER M6 ( 0 420000 ) ( 1380000 420500 )
    + LAYER M6 ( 0 260000 ) ( 1380000 260500 )
    + LAYER M6 ( 0 20000 ) ( 1380000 20500 )
    + LAYER M6 ( 0 10000 ) ( 1380000 10500 )
    + LAYER M6 ( 0 180000 ) ( 1380000 180500 )
    + LAYER M6 ( 0 170000 ) ( 1380000 170500 )
    + LAYER M6 ( 0 130000 ) ( 1380000 130500 )
    + LAYER M6 ( 0 30000 ) ( 1380000 30500 )
    + LAYER M6 ( 0 220000 ) ( 1380000 220500 )
    + LAYER M6 ( 0 560000 ) ( 1380000 560500 )
    + LAYER M6 ( 0 210000 ) ( 1380000 210500 )
    + LAYER M6 ( 0 200000 ) ( 1380000 200500 )
    + LAYER M6 ( 0 190000 ) ( 1380000 190500 )
    + LAYER M6 ( 0 120000 ) ( 1380000 120500 )
    + LAYER M6 ( 0 590000 ) ( 1380000 590500 )
    + LAYER M6 ( 0 620000 ) ( 1380000 620500 )
    + LAYER M6 ( 0 110000 ) ( 1380000 110500 )
    + LAYER M6 ( 0 580000 ) ( 1380000 580500 )
    + LAYER M6 ( 0 100000 ) ( 1380000 100500 )
    + LAYER M6 ( 0 570000 ) ( 1380000 570500 )
    + LAYER M6 ( 0 150000 ) ( 1380000 150500 )
    + LAYER M6 ( 0 140000 ) ( 1380000 140500 )
    + LAYER M6 ( 0 610000 ) ( 1380000 610500 )
    + LAYER M6 ( 0 600000 ) ( 1380000 600500 )
    + LAYER M6 ( 0 520000 ) ( 1380000 520500 )
    + LAYER M6 ( 0 510000 ) ( 1380000 510500 )
    + LAYER M6 ( 0 160000 ) ( 1380000 160500 )
    + LAYER M6 ( 0 500000 ) ( 1380000 500500 )
    + LAYER M6 ( 0 550000 ) ( 1380000 550500 )
    + LAYER M6 ( 0 540000 ) ( 1380000 540500 )
    + LAYER M6 ( 0 530000 ) ( 1380000 530500 )
    + LAYER M6 ( 0 660000 ) ( 1380000 660500 )
    + LAYER M6 ( 0 650000 ) ( 1380000 650500 )
    + LAYER M6 ( 0 640000 ) ( 1380000 640500 )
    + LAYER M6 ( 0 630000 ) ( 1380000 630500 )
    + LAYER M6 ( 0 670000 ) ( 1380000 670500 )
    + LAYER M6 ( 0 320000 ) ( 1380000 320500 )
    + LAYER M6 ( 0 310000 ) ( 1380000 310500 )
    + LAYER M6 ( 0 230000 ) ( 1380000 230500 )
    + LAYER M6 ( 0 350000 ) ( 1380000 350500 )
    + LAYER M6 ( 0 340000 ) ( 1380000 340500 )
    + LAYER M6 ( 0 330000 ) ( 1380000 330500 )
    + LAYER M6 ( 0 280000 ) ( 1380000 280500 )
    + LAYER M6 ( 0 270000 ) ( 1380000 270500 )
    + LAYER M6 ( 0 250000 ) ( 1380000 250500 )
    + LAYER M6 ( 0 240000 ) ( 1380000 240500 )
    + LAYER M6 ( 0 450000 ) ( 1380000 450500 )
    + LAYER M6 ( 0 440000 ) ( 1380000 440500 )
    + LAYER M6 ( 0 430000 ) ( 1380000 430500 )
    + LAYER M6 ( 0 390000 ) ( 1380000 390500 )
    + LAYER M6 ( 0 290000 ) ( 1380000 290500 )
    + LAYER M6 ( 0 360000 ) ( 1380000 360500 )
    + LAYER M6 ( 0 480000 ) ( 1380000 480500 )
    + LAYER M6 ( 0 470000 ) ( 1380000 470500 )
    + LAYER M6 ( 0 460000 ) ( 1380000 460500 )
    + LAYER M6 ( 0 490000 ) ( 1380000 490500 )
    + LAYER M6 ( 0 380000 ) ( 1380000 380500 )
    + LAYER M6 ( 0 370000 ) ( 1380000 370500 )
    + PLACED ( 0 37250 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 580000 0 ) ( 580500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + PLACED ( 123250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 580000 0 ) ( 580500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + PLACED ( 127250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 713250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 717250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 600000 0 ) ( 600500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 590000 0 ) ( 590500 710000 )
    + LAYER M7 ( 580000 0 ) ( 580500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( 610000 0 ) ( 610500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 630000 0 ) ( 630500 710000 )
    + LAYER M7 ( 620000 0 ) ( 620500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + PLACED ( 747250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( -150000 0 ) ( -149500 710000 )
    + LAYER M7 ( -350000 0 ) ( -349500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( -140000 0 ) ( -139500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( -160000 0 ) ( -159500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( -380000 0 ) ( -379500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( -120000 0 ) ( -119500 710000 )
    + LAYER M7 ( -130000 0 ) ( -129500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( -360000 0 ) ( -359500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + LAYER M7 ( -340000 0 ) ( -339500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( -260000 0 ) ( -259500 710000 )
    + LAYER M7 ( -280000 0 ) ( -279500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( -290000 0 ) ( -289500 710000 )
    + LAYER M7 ( -320000 0 ) ( -319500 710000 )
    + LAYER M7 ( -330000 0 ) ( -329500 710000 )
    + LAYER M7 ( -190000 0 ) ( -189500 710000 )
    + LAYER M7 ( -240000 0 ) ( -239500 710000 )
    + LAYER M7 ( -200000 0 ) ( -199500 710000 )
    + LAYER M7 ( -250000 0 ) ( -249500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( -180000 0 ) ( -179500 710000 )
    + LAYER M7 ( -230000 0 ) ( -229500 710000 )
    + LAYER M7 ( -270000 0 ) ( -269500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( -370000 0 ) ( -369500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( -210000 0 ) ( -209500 710000 )
    + LAYER M7 ( -170000 0 ) ( -169500 710000 )
    + LAYER M7 ( -220000 0 ) ( -219500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( -310000 0 ) ( -309500 710000 )
    + LAYER M7 ( -390000 0 ) ( -389500 710000 )
    + LAYER M7 ( -300000 0 ) ( -299500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + PLACED ( 1113250 0 ) N ;
- vss + NET vss
  + SPECIAL
  + DIRECTION INOUT
  + USE GROUND
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 2250 0 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + PLACED ( 0 6250 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + PLACED ( 0 2250 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 6250 0 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + LAYER M6 ( 0 10000 ) ( 1380000 10500 )
    + LAYER M6 ( 0 -20000 ) ( 1380000 -19500 )
    + LAYER M6 ( 0 210000 ) ( 1380000 210500 )
    + LAYER M6 ( 0 -100000 ) ( 1380000 -99500 )
    + LAYER M6 ( 0 -40000 ) ( 1380000 -39500 )
    + LAYER M6 ( 0 -30000 ) ( 1380000 -29500 )
    + LAYER M6 ( 0 -10000 ) ( 1380000 -9500 )
    + LAYER M6 ( 0 310000 ) ( 1380000 310500 )
    + LAYER M6 ( 0 320000 ) ( 1380000 320500 )
    + LAYER M6 ( 0 330000 ) ( 1380000 330500 )
    + LAYER M6 ( 0 -50000 ) ( 1380000 -49500 )
    + LAYER M6 ( 0 -60000 ) ( 1380000 -59500 )
    + LAYER M6 ( 0 -70000 ) ( 1380000 -69500 )
    + LAYER M6 ( 0 -80000 ) ( 1380000 -79500 )
    + LAYER M6 ( 0 -90000 ) ( 1380000 -89500 )
    + LAYER M6 ( 0 100000 ) ( 1380000 100500 )
    + LAYER M6 ( 0 90000 ) ( 1380000 90500 )
    + LAYER M6 ( 0 80000 ) ( 1380000 80500 )
    + LAYER M6 ( 0 130000 ) ( 1380000 130500 )
    + LAYER M6 ( 0 120000 ) ( 1380000 120500 )
    + LAYER M6 ( 0 30000 ) ( 1380000 30500 )
    + LAYER M6 ( 0 500000 ) ( 1380000 500500 )
    + LAYER M6 ( 0 20000 ) ( 1380000 20500 )
    + LAYER M6 ( 0 490000 ) ( 1380000 490500 )
    + LAYER M6 ( 0 110000 ) ( 1380000 110500 )
    + LAYER M6 ( 0 140000 ) ( 1380000 140500 )
    + LAYER M6 ( 0 480000 ) ( 1380000 480500 )
    + LAYER M6 ( 0 410000 ) ( 1380000 410500 )
    + LAYER M6 ( 0 60000 ) ( 1380000 60500 )
    + LAYER M6 ( 0 530000 ) ( 1380000 530500 )
    + LAYER M6 ( 0 50000 ) ( 1380000 50500 )
    + LAYER M6 ( 0 520000 ) ( 1380000 520500 )
    + LAYER M6 ( 0 40000 ) ( 1380000 40500 )
    + LAYER M6 ( 0 510000 ) ( 1380000 510500 )
    + LAYER M6 ( 0 440000 ) ( 1380000 440500 )
    + LAYER M6 ( 0 470000 ) ( 1380000 470500 )
    + LAYER M6 ( 0 430000 ) ( 1380000 430500 )
    + LAYER M6 ( 0 420000 ) ( 1380000 420500 )
    + LAYER M6 ( 0 70000 ) ( 1380000 70500 )
    + LAYER M6 ( 0 460000 ) ( 1380000 460500 )
    + LAYER M6 ( 0 450000 ) ( 1380000 450500 )
    + LAYER M6 ( 0 540000 ) ( 1380000 540500 )
    + LAYER M6 ( 0 570000 ) ( 1380000 570500 )
    + LAYER M6 ( 0 560000 ) ( 1380000 560500 )
    + LAYER M6 ( 0 550000 ) ( 1380000 550500 )
    + LAYER M6 ( 0 590000 ) ( 1380000 590500 )
    + LAYER M6 ( 0 580000 ) ( 1380000 580500 )
    + LAYER M6 ( 0 230000 ) ( 1380000 230500 )
    + LAYER M6 ( 0 220000 ) ( 1380000 220500 )
    + LAYER M6 ( 0 150000 ) ( 1380000 150500 )
    + LAYER M6 ( 0 240000 ) ( 1380000 240500 )
    + LAYER M6 ( 0 270000 ) ( 1380000 270500 )
    + LAYER M6 ( 0 260000 ) ( 1380000 260500 )
    + LAYER M6 ( 0 250000 ) ( 1380000 250500 )
    + LAYER M6 ( 0 190000 ) ( 1380000 190500 )
    + LAYER M6 ( 0 180000 ) ( 1380000 180500 )
    + LAYER M6 ( 0 170000 ) ( 1380000 170500 )
    + LAYER M6 ( 0 160000 ) ( 1380000 160500 )
    + LAYER M6 ( 0 360000 ) ( 1380000 360500 )
    + LAYER M6 ( 0 350000 ) ( 1380000 350500 )
    + LAYER M6 ( 0 340000 ) ( 1380000 340500 )
    + LAYER M6 ( 0 200000 ) ( 1380000 200500 )
    + LAYER M6 ( 0 370000 ) ( 1380000 370500 )
    + LAYER M6 ( 0 400000 ) ( 1380000 400500 )
    + LAYER M6 ( 0 390000 ) ( 1380000 390500 )
    + LAYER M6 ( 0 380000 ) ( 1380000 380500 )
    + LAYER M6 ( 0 300000 ) ( 1380000 300500 )
    + LAYER M6 ( 0 290000 ) ( 1380000 290500 )
    + LAYER M6 ( 0 280000 ) ( 1380000 280500 )
    + PLACED ( 0 112250 ) N
  + PORT
    + LAYER M6 ( 0 0 ) ( 1380000 500 )
    + LAYER M6 ( 0 10000 ) ( 1380000 10500 )
    + LAYER M6 ( 0 -100000 ) ( 1380000 -99500 )
    + LAYER M6 ( 0 -40000 ) ( 1380000 -39500 )
    + LAYER M6 ( 0 -30000 ) ( 1380000 -29500 )
    + LAYER M6 ( 0 -20000 ) ( 1380000 -19500 )
    + LAYER M6 ( 0 -10000 ) ( 1380000 -9500 )
    + LAYER M6 ( 0 -90000 ) ( 1380000 -89500 )
    + LAYER M6 ( 0 340000 ) ( 1380000 340500 )
    + LAYER M6 ( 0 310000 ) ( 1380000 310500 )
    + LAYER M6 ( 0 320000 ) ( 1380000 320500 )
    + LAYER M6 ( 0 330000 ) ( 1380000 330500 )
    + LAYER M6 ( 0 -60000 ) ( 1380000 -59500 )
    + LAYER M6 ( 0 -70000 ) ( 1380000 -69500 )
    + LAYER M6 ( 0 -80000 ) ( 1380000 -79500 )
    + LAYER M6 ( 0 -50000 ) ( 1380000 -49500 )
    + LAYER M6 ( 0 100000 ) ( 1380000 100500 )
    + LAYER M6 ( 0 90000 ) ( 1380000 90500 )
    + LAYER M6 ( 0 130000 ) ( 1380000 130500 )
    + LAYER M6 ( 0 120000 ) ( 1380000 120500 )
    + LAYER M6 ( 0 110000 ) ( 1380000 110500 )
    + LAYER M6 ( 0 40000 ) ( 1380000 40500 )
    + LAYER M6 ( 0 510000 ) ( 1380000 510500 )
    + LAYER M6 ( 0 30000 ) ( 1380000 30500 )
    + LAYER M6 ( 0 500000 ) ( 1380000 500500 )
    + LAYER M6 ( 0 20000 ) ( 1380000 20500 )
    + LAYER M6 ( 0 490000 ) ( 1380000 490500 )
    + LAYER M6 ( 0 140000 ) ( 1380000 140500 )
    + LAYER M6 ( 0 480000 ) ( 1380000 480500 )
    + LAYER M6 ( 0 70000 ) ( 1380000 70500 )
    + LAYER M6 ( 0 410000 ) ( 1380000 410500 )
    + LAYER M6 ( 0 60000 ) ( 1380000 60500 )
    + LAYER M6 ( 0 530000 ) ( 1380000 530500 )
    + LAYER M6 ( 0 50000 ) ( 1380000 50500 )
    + LAYER M6 ( 0 520000 ) ( 1380000 520500 )
    + LAYER M6 ( 0 80000 ) ( 1380000 80500 )
    + LAYER M6 ( 0 430000 ) ( 1380000 430500 )
    + LAYER M6 ( 0 440000 ) ( 1380000 440500 )
    + LAYER M6 ( 0 420000 ) ( 1380000 420500 )
    + LAYER M6 ( 0 570000 ) ( 1380000 570500 )
    + LAYER M6 ( 0 470000 ) ( 1380000 470500 )
    + LAYER M6 ( 0 460000 ) ( 1380000 460500 )
    + LAYER M6 ( 0 450000 ) ( 1380000 450500 )
    + LAYER M6 ( 0 540000 ) ( 1380000 540500 )
    + LAYER M6 ( 0 560000 ) ( 1380000 560500 )
    + LAYER M6 ( 0 550000 ) ( 1380000 550500 )
    + LAYER M6 ( 0 590000 ) ( 1380000 590500 )
    + LAYER M6 ( 0 580000 ) ( 1380000 580500 )
    + LAYER M6 ( 0 240000 ) ( 1380000 240500 )
    + LAYER M6 ( 0 230000 ) ( 1380000 230500 )
    + LAYER M6 ( 0 220000 ) ( 1380000 220500 )
    + LAYER M6 ( 0 150000 ) ( 1380000 150500 )
    + LAYER M6 ( 0 270000 ) ( 1380000 270500 )
    + LAYER M6 ( 0 260000 ) ( 1380000 260500 )
    + LAYER M6 ( 0 250000 ) ( 1380000 250500 )
    + LAYER M6 ( 0 190000 ) ( 1380000 190500 )
    + LAYER M6 ( 0 180000 ) ( 1380000 180500 )
    + LAYER M6 ( 0 210000 ) ( 1380000 210500 )
    + LAYER M6 ( 0 170000 ) ( 1380000 170500 )
    + LAYER M6 ( 0 160000 ) ( 1380000 160500 )
    + LAYER M6 ( 0 370000 ) ( 1380000 370500 )
    + LAYER M6 ( 0 360000 ) ( 1380000 360500 )
    + LAYER M6 ( 0 350000 ) ( 1380000 350500 )
    + LAYER M6 ( 0 200000 ) ( 1380000 200500 )
    + LAYER M6 ( 0 280000 ) ( 1380000 280500 )
    + LAYER M6 ( 0 400000 ) ( 1380000 400500 )
    + LAYER M6 ( 0 390000 ) ( 1380000 390500 )
    + LAYER M6 ( 0 380000 ) ( 1380000 380500 )
    + LAYER M6 ( 0 300000 ) ( 1380000 300500 )
    + LAYER M6 ( 0 290000 ) ( 1380000 290500 )
    + PLACED ( 0 116250 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 580000 0 ) ( 580500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + PLACED ( 126250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( -120000 0 ) ( -119500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + PLACED ( 132250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 712250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + PLACED ( 716250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 610000 0 ) ( 610500 710000 )
    + LAYER M7 ( 580000 0 ) ( 580500 710000 )
    + LAYER M7 ( 380000 0 ) ( 380500 710000 )
    + LAYER M7 ( 400000 0 ) ( 400500 710000 )
    + LAYER M7 ( 290000 0 ) ( 290500 710000 )
    + LAYER M7 ( 570000 0 ) ( 570500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 360000 0 ) ( 360500 710000 )
    + LAYER M7 ( 520000 0 ) ( 520500 710000 )
    + LAYER M7 ( 370000 0 ) ( 370500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 280000 0 ) ( 280500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 500000 0 ) ( 500500 710000 )
    + LAYER M7 ( 530000 0 ) ( 530500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 600000 0 ) ( 600500 710000 )
    + LAYER M7 ( 590000 0 ) ( 590500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 510000 0 ) ( 510500 710000 )
    + LAYER M7 ( 540000 0 ) ( 540500 710000 )
    + LAYER M7 ( 550000 0 ) ( 550500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( 560000 0 ) ( 560500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( 490000 0 ) ( 490500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 620000 0 ) ( 620500 710000 )
    + LAYER M7 ( 480000 0 ) ( 480500 710000 )
    + LAYER M7 ( 640000 0 ) ( 640500 710000 )
    + LAYER M7 ( 630000 0 ) ( 630500 710000 )
    + LAYER M7 ( 430000 0 ) ( 430500 710000 )
    + LAYER M7 ( 390000 0 ) ( 390500 710000 )
    + LAYER M7 ( 420000 0 ) ( 420500 710000 )
    + LAYER M7 ( 330000 0 ) ( 330500 710000 )
    + LAYER M7 ( 410000 0 ) ( 410500 710000 )
    + LAYER M7 ( 460000 0 ) ( 460500 710000 )
    + LAYER M7 ( 300000 0 ) ( 300500 710000 )
    + LAYER M7 ( 350000 0 ) ( 350500 710000 )
    + LAYER M7 ( 450000 0 ) ( 450500 710000 )
    + LAYER M7 ( 340000 0 ) ( 340500 710000 )
    + LAYER M7 ( 440000 0 ) ( 440500 710000 )
    + LAYER M7 ( 470000 0 ) ( 470500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 320000 0 ) ( 320500 710000 )
    + LAYER M7 ( 310000 0 ) ( 310500 710000 )
    + PLACED ( 736250 0 ) N
  + PORT
    + LAYER M7 ( 0 0 ) ( 500 710000 )
    + LAYER M7 ( -40000 0 ) ( -39500 710000 )
    + LAYER M7 ( -90000 0 ) ( -89500 710000 )
    + LAYER M7 ( -120000 0 ) ( -119500 710000 )
    + LAYER M7 ( 180000 0 ) ( 180500 710000 )
    + LAYER M7 ( -140000 0 ) ( -139500 710000 )
    + LAYER M7 ( -150000 0 ) ( -149500 710000 )
    + LAYER M7 ( -100000 0 ) ( -99500 710000 )
    + LAYER M7 ( -130000 0 ) ( -129500 710000 )
    + LAYER M7 ( 230000 0 ) ( 230500 710000 )
    + LAYER M7 ( 20000 0 ) ( 20500 710000 )
    + LAYER M7 ( 30000 0 ) ( 30500 710000 )
    + LAYER M7 ( 240000 0 ) ( 240500 710000 )
    + LAYER M7 ( 210000 0 ) ( 210500 710000 )
    + LAYER M7 ( -370000 0 ) ( -369500 710000 )
    + LAYER M7 ( -340000 0 ) ( -339500 710000 )
    + LAYER M7 ( 90000 0 ) ( 90500 710000 )
    + LAYER M7 ( 250000 0 ) ( 250500 710000 )
    + LAYER M7 ( 190000 0 ) ( 190500 710000 )
    + LAYER M7 ( 140000 0 ) ( 140500 710000 )
    + LAYER M7 ( 170000 0 ) ( 170500 710000 )
    + LAYER M7 ( 10000 0 ) ( 10500 710000 )
    + LAYER M7 ( -360000 0 ) ( -359500 710000 )
    + LAYER M7 ( 200000 0 ) ( 200500 710000 )
    + LAYER M7 ( -80000 0 ) ( -79500 710000 )
    + LAYER M7 ( -330000 0 ) ( -329500 710000 )
    + LAYER M7 ( 150000 0 ) ( 150500 710000 )
    + LAYER M7 ( 160000 0 ) ( 160500 710000 )
    + LAYER M7 ( -110000 0 ) ( -109500 710000 )
    + LAYER M7 ( 60000 0 ) ( 60500 710000 )
    + LAYER M7 ( -350000 0 ) ( -349500 710000 )
    + LAYER M7 ( -260000 0 ) ( -259500 710000 )
    + LAYER M7 ( -270000 0 ) ( -269500 710000 )
    + LAYER M7 ( 130000 0 ) ( 130500 710000 )
    + LAYER M7 ( -160000 0 ) ( -159500 710000 )
    + LAYER M7 ( -250000 0 ) ( -249500 710000 )
    + LAYER M7 ( -310000 0 ) ( -309500 710000 )
    + LAYER M7 ( -320000 0 ) ( -319500 710000 )
    + LAYER M7 ( -170000 0 ) ( -169500 710000 )
    + LAYER M7 ( -190000 0 ) ( -189500 710000 )
    + LAYER M7 ( -240000 0 ) ( -239500 710000 )
    + LAYER M7 ( -220000 0 ) ( -219500 710000 )
    + LAYER M7 ( -180000 0 ) ( -179500 710000 )
    + LAYER M7 ( 270000 0 ) ( 270500 710000 )
    + LAYER M7 ( 220000 0 ) ( 220500 710000 )
    + LAYER M7 ( 260000 0 ) ( 260500 710000 )
    + LAYER M7 ( 120000 0 ) ( 120500 710000 )
    + LAYER M7 ( 80000 0 ) ( 80500 710000 )
    + LAYER M7 ( -70000 0 ) ( -69500 710000 )
    + LAYER M7 ( 70000 0 ) ( 70500 710000 )
    + LAYER M7 ( 50000 0 ) ( 50500 710000 )
    + LAYER M7 ( -10000 0 ) ( -9500 710000 )
    + LAYER M7 ( 40000 0 ) ( 40500 710000 )
    + LAYER M7 ( 110000 0 ) ( 110500 710000 )
    + LAYER M7 ( 100000 0 ) ( 100500 710000 )
    + LAYER M7 ( -30000 0 ) ( -29500 710000 )
    + LAYER M7 ( -60000 0 ) ( -59500 710000 )
    + LAYER M7 ( -20000 0 ) ( -19500 710000 )
    + LAYER M7 ( -200000 0 ) ( -199500 710000 )
    + LAYER M7 ( -380000 0 ) ( -379500 710000 )
    + LAYER M7 ( -210000 0 ) ( -209500 710000 )
    + LAYER M7 ( -230000 0 ) ( -229500 710000 )
    + LAYER M7 ( -290000 0 ) ( -289500 710000 )
    + LAYER M7 ( -280000 0 ) ( -279500 710000 )
    + LAYER M7 ( -300000 0 ) ( -299500 710000 )
    + LAYER M7 ( -50000 0 ) ( -49500 710000 )
    + PLACED ( 1102250 0 ) N ;
- adc_dout[8] + NET adc_dout[8]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 483975 0 ) N ;
- adc_dout[7] + NET adc_dout[7]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 485175 0 ) N ;
- adc_dout[6] + NET adc_dout[6]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 486375 0 ) N ;
- adc_dout[5] + NET adc_dout[5]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 487575 0 ) N ;
- adc_dout[4] + NET adc_dout[4]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 488775 0 ) N ;
- adc_dout[3] + NET adc_dout[3]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 489975 0 ) N ;
- adc_dout[2] + NET adc_dout[2]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 491175 0 ) N ;
- adc_dout[1] + NET adc_dout[1]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 492375 0 ) N ;
- alg_amux_sel[10] + NET alg_amux_sel[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 524775 0 ) N ;
- alg_amux_sel[9] + NET alg_amux_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 525975 0 ) N ;
- alg_amux_sel[8] + NET alg_amux_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 527175 0 ) N ;
- alg_amux_sel[7] + NET alg_amux_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 528375 0 ) N ;
- alg_amux_sel[6] + NET alg_amux_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 529575 0 ) N ;
- alg_amux_sel[5] + NET alg_amux_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 530775 0 ) N ;
- alg_amux_sel[4] + NET alg_amux_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 531975 0 ) N ;
- alg_amux_sel[3] + NET alg_amux_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 533175 0 ) N ;
- alg_amux_sel[2] + NET alg_amux_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 534375 0 ) N ;
- alg_amux_sel[1] + NET alg_amux_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 535575 0 ) N ;
- tia_off_dac[4] + NET tia_off_dac[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 410775 0 ) N ;
- tia_off_dac[3] + NET tia_off_dac[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 411975 0 ) N ;
- tia_off_cal_clk[0] + NET tia_off_cal_clk[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 367575 0 ) N ;
- tia_off_cal_clk[3] + NET tia_off_cal_clk[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 368775 0 ) N ;
- tia_off_cal_clk[2] + NET tia_off_cal_clk[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 369975 0 ) N ;
- tia_off_cal_clk[1] + NET tia_off_cal_clk[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 371175 0 ) N ;
- tia_enhc[0] + NET tia_enhc[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 362775 0 ) N ;
- tia_enhc[3] + NET tia_enhc[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 363975 0 ) N ;
- tia_enhc[2] + NET tia_enhc[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 365175 0 ) N ;
- tia_enhc[1] + NET tia_enhc[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 366375 0 ) N ;
- tia_gain_ctrl[14] + NET tia_gain_ctrl[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 344775 0 ) N ;
- tia_gain_ctrl[13] + NET tia_gain_ctrl[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 345975 0 ) N ;
- tia_gain_ctrl[12] + NET tia_gain_ctrl[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 347175 0 ) N ;
- d4mzilw_sel[7] + NET d4mzilw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 489075 ) N ;
- d1mzilw_sel[8] + NET d1mzilw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 526275 ) N ;
- d1mzilw_sel[7] + NET d1mzilw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 525075 ) N ;
- d1mzilw_sel[4] + NET d1mzilw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 521475 ) N ;
- rst_n + NET rst_n
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 673575 709660 ) N ;
- dmux0 + NET dmux0
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 1370775 0 ) N ;
- spi_clk + NET spi_clk
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 573975 709660 ) N ;
- spi_mosi + NET spi_mosi
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 275175 709660 ) N ;
- prg_int_out + NET prg_int_out
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 872775 709660 ) N ;
- dmux_0_2_out_en + NET dmux_0_2_out_en
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 770775 709660 ) N ;
- scan_mode + NET scan_mode
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 1375575 0 ) N ;
- scan_en + NET scan_en
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 1374375 0 ) N ;
- adc_dout[13] + NET adc_dout[13]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 477975 0 ) N ;
- spi_sen + NET spi_sen
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 175575 709660 ) N ;
- jtag_tdo_dmux3 + NET jtag_tdo_dmux3
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 9975 709660 ) N ;
- dmux2 + NET dmux2
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 75975 709660 ) N ;
- dmux1 + NET dmux1
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 773175 709660 ) N ;
- jtag_en + NET jtag_en
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 1373175 0 ) N ;
- jtag_tms + NET jtag_tms
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 768375 709660 ) N ;
- jtag_tdi + NET jtag_tdi
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 71175 709660 ) N ;
- d3mzisw_sel[3] + NET d3mzisw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 544275 ) N ;
- spi_miso + NET spi_miso
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 374775 709660 ) N ;
- d3mzisw_sel[2] + NET d3mzisw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 543075 ) N ;
- d3mzisw_sel[1] + NET d3mzisw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 541875 ) N ;
- adc_stb[11] + NET adc_stb[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 461175 0 ) N ;
- adc_stb[10] + NET adc_stb[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 462375 0 ) N ;
- adc_stb[9] + NET adc_stb[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 463575 0 ) N ;
- hga_sel[14] + NET hga_sel[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 611475 ) N ;
- hga_sel[13] + NET hga_sel[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 610275 ) N ;
- hga_sel[12] + NET hga_sel[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 609075 ) N ;
- en_amux_output[2] + NET en_amux_output[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 519975 0 ) N ;
- adc_stb[14] + NET adc_stb[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 457575 0 ) N ;
- adc_stb[13] + NET adc_stb[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 458775 0 ) N ;
- clk + NET clk
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 200 340 )
    + PLACED ( 474300 709660 ) N ;
- adc_dout[12] + NET adc_dout[12]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 479175 0 ) N ;
- adc_dout[11] + NET adc_dout[11]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 480375 0 ) N ;
- adc_dout[10] + NET adc_dout[10]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 481575 0 ) N ;
- adc_dout[9] + NET adc_dout[9]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 482775 0 ) N ;
- tia_off_dac[30] + NET tia_off_dac[30]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 379575 0 ) N ;
- tia_off_dac[29] + NET tia_off_dac[29]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 380775 0 ) N ;
- tia_off_dac[28] + NET tia_off_dac[28]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 381975 0 ) N ;
- tia_off_dac[27] + NET tia_off_dac[27]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 383175 0 ) N ;
- tia_off_dac[26] + NET tia_off_dac[26]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 384375 0 ) N ;
- tia_gain_ctrl[11] + NET tia_gain_ctrl[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 348375 0 ) N ;
- tia_gain_ctrl[10] + NET tia_gain_ctrl[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 349575 0 ) N ;
- tia_gain_ctrl[9] + NET tia_gain_ctrl[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 350775 0 ) N ;
- tia_gain_ctrl[8] + NET tia_gain_ctrl[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 351975 0 ) N ;
- tia_gain_ctrl[7] + NET tia_gain_ctrl[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 353175 0 ) N ;
- tia_gain_ctrl[6] + NET tia_gain_ctrl[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 354375 0 ) N ;
- tia_gain_ctrl[5] + NET tia_gain_ctrl[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 355575 0 ) N ;
- tia_gain_ctrl[4] + NET tia_gain_ctrl[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 356775 0 ) N ;
- tia_gain_ctrl[3] + NET tia_gain_ctrl[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 357975 0 ) N ;
- tia_gain_ctrl[2] + NET tia_gain_ctrl[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 359175 0 ) N ;
- tia_gain_ctrl[1] + NET tia_gain_ctrl[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 360375 0 ) N ;
- watchdog_active + NET watchdog_active
  + DIRECTION INPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 426675 ) N ;
- itrim_tx[0] + NET itrim_tx[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 427875 ) N ;
- itrim_tx[3] + NET itrim_tx[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 431475 ) N ;
- itrim_tx[2] + NET itrim_tx[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 430275 ) N ;
- itrim_tx[1] + NET itrim_tx[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 429075 ) N ;
- d4_opa[8] + NET d4_opa[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 442275 ) N ;
- d4_opa[7] + NET d4_opa[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 441075 ) N ;
- d4_opa[6] + NET d4_opa[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 439875 ) N ;
- d4_opa[5] + NET d4_opa[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 438675 ) N ;
- d4_opa[4] + NET d4_opa[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 437475 ) N ;
- d4_opa[3] + NET d4_opa[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 436275 ) N ;
- d4_opa[2] + NET d4_opa[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 435075 ) N ;
- d4_opa[1] + NET d4_opa[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 433875 ) N ;
- d3_opa[6] + NET d3_opa[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 451875 ) N ;
- d3_opa[5] + NET d3_opa[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 450675 ) N ;
- d3_opa[4] + NET d3_opa[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 449475 ) N ;
- d2_opa[8] + NET d2_opa[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 466275 ) N ;
- d2_opa[7] + NET d2_opa[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 465075 ) N ;
- d2_opa[1] + NET d2_opa[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 457875 ) N ;
- d1_opa[8] + NET d1_opa[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 478275 ) N ;
- d1_opa[7] + NET d1_opa[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 477075 ) N ;
- d1_opa[6] + NET d1_opa[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 475875 ) N ;
- tia_off_dac[9] + NET tia_off_dac[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 404775 0 ) N ;
- tia_off_dac[8] + NET tia_off_dac[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 405975 0 ) N ;
- tia_off_dac[7] + NET tia_off_dac[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 407175 0 ) N ;
- tia_off_dac[6] + NET tia_off_dac[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 408375 0 ) N ;
- tia_off_dac[25] + NET tia_off_dac[25]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 385575 0 ) N ;
- tia_off_dac[24] + NET tia_off_dac[24]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 386775 0 ) N ;
- tia_off_dac[23] + NET tia_off_dac[23]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 387975 0 ) N ;
- adc_rst[4] + NET adc_rst[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 431175 0 ) N ;
- adc_rst[3] + NET adc_rst[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 432375 0 ) N ;
- adc_rst[2] + NET adc_rst[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 433575 0 ) N ;
- adc_rst[1] + NET adc_rst[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 434775 0 ) N ;
- bypass_tia + NET bypass_tia
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 416775 0 ) N ;
- tia_off_dac[5] + NET tia_off_dac[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 409575 0 ) N ;
- adc_clk[15] + NET adc_clk[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 437175 0 ) N ;
- adc_clk[4] + NET adc_clk[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 450375 0 ) N ;
- adc_clk[3] + NET adc_clk[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 451575 0 ) N ;
- adc_clk[2] + NET adc_clk[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 452775 0 ) N ;
- adc_clk[1] + NET adc_clk[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 453975 0 ) N ;
- adc_rst[0] + NET adc_rst[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 435975 0 ) N ;
- adc_rst[15] + NET adc_rst[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 417975 0 ) N ;
- adc_rst[14] + NET adc_rst[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 419175 0 ) N ;
- adc_rst[13] + NET adc_rst[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 420375 0 ) N ;
- adc_rst[12] + NET adc_rst[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 421575 0 ) N ;
- adc_rst[11] + NET adc_rst[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 422775 0 ) N ;
- adc_rst[10] + NET adc_rst[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 423975 0 ) N ;
- adc_rst[9] + NET adc_rst[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 425175 0 ) N ;
- adc_rst[8] + NET adc_rst[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 426375 0 ) N ;
- adc_rst[7] + NET adc_rst[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 427575 0 ) N ;
- adc_rst[6] + NET adc_rst[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 428775 0 ) N ;
- adc_rst[5] + NET adc_rst[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 429975 0 ) N ;
- tia_off_dac[2] + NET tia_off_dac[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 413175 0 ) N ;
- tia_off_dac[1] + NET tia_off_dac[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 414375 0 ) N ;
- tia_gain_ctrl[0] + NET tia_gain_ctrl[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 361575 0 ) N ;
- tia_gain_ctrl[15] + NET tia_gain_ctrl[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 343575 0 ) N ;
- d4mzilw_sel[5] + NET d4mzilw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 486675 ) N ;
- d4mzilw_sel[4] + NET d4mzilw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 485475 ) N ;
- d4mzilw_sel[3] + NET d4mzilw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 484275 ) N ;
- d4mzilw_sel[2] + NET d4mzilw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 483075 ) N ;
- d4mzilw_sel[8] + NET d4mzilw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 490275 ) N ;
- d4mzilw_sel[6] + NET d4mzilw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 487875 ) N ;
- d3mzilw_sel[1] + NET d3mzilw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 493875 ) N ;
- d1mzilw_sel[6] + NET d1mzilw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 523875 ) N ;
- d1mzilw_sel[5] + NET d1mzilw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 522675 ) N ;
- adc_stb[7] + NET adc_stb[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 465975 0 ) N ;
- adc_stb[6] + NET adc_stb[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 467175 0 ) N ;
- adc_stb[5] + NET adc_stb[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 468375 0 ) N ;
- adc_stb[4] + NET adc_stb[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 469575 0 ) N ;
- adc_stb[3] + NET adc_stb[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 470775 0 ) N ;
- adc_stb[2] + NET adc_stb[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 471975 0 ) N ;
- adc_stb[1] + NET adc_stb[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 473175 0 ) N ;
- adc_clk[14] + NET adc_clk[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 438375 0 ) N ;
- adc_clk[13] + NET adc_clk[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 439575 0 ) N ;
- adc_clk[12] + NET adc_clk[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 440775 0 ) N ;
- adc_clk[11] + NET adc_clk[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 441975 0 ) N ;
- adc_clk[10] + NET adc_clk[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 443175 0 ) N ;
- adc_clk[9] + NET adc_clk[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 444375 0 ) N ;
- adc_clk[8] + NET adc_clk[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 445575 0 ) N ;
- adc_clk[7] + NET adc_clk[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 446775 0 ) N ;
- adc_clk[6] + NET adc_clk[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 447975 0 ) N ;
- adc_clk[5] + NET adc_clk[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 449175 0 ) N ;
- tia_off_comp_out[0] + NET tia_off_comp_out[0]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 373575 0 ) N ;
- tia_off_comp_out[3] + NET tia_off_comp_out[3]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 374775 0 ) N ;
- tia_off_comp_out[2] + NET tia_off_comp_out[2]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 375975 0 ) N ;
- tia_off_comp_out[1] + NET tia_off_comp_out[1]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 377175 0 ) N ;
- alg_dmux_sel[4] + NET alg_dmux_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 565575 0 ) N ;
- alg_dmux_sel[3] + NET alg_dmux_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 566775 0 ) N ;
- alg_dmux_sel[2] + NET alg_dmux_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 567975 0 ) N ;
- alg_dmux_sel[1] + NET alg_dmux_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 569175 0 ) N ;
- alg_dmux[0] + NET alg_dmux[0]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 541575 0 ) N ;
- alg_dmux[3] + NET alg_dmux[3]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 537975 0 ) N ;
- alg_dmux[2] + NET alg_dmux[2]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 539175 0 ) N ;
- alg_dmux[1] + NET alg_dmux[1]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 540375 0 ) N ;
- en_amux_output[14] + NET en_amux_output[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 505575 0 ) N ;
- en_amux_output[13] + NET en_amux_output[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 506775 0 ) N ;
- en_amux_output[12] + NET en_amux_output[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 507975 0 ) N ;
- en_amux_output[11] + NET en_amux_output[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 509175 0 ) N ;
- en_amux_output[10] + NET en_amux_output[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 510375 0 ) N ;
- en_amux_output[9] + NET en_amux_output[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 511575 0 ) N ;
- en_amux_output[8] + NET en_amux_output[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 512775 0 ) N ;
- en_amux_output[7] + NET en_amux_output[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 513975 0 ) N ;
- en_amux_output[6] + NET en_amux_output[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 515175 0 ) N ;
- en_amux_output[5] + NET en_amux_output[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 516375 0 ) N ;
- en_amux_output[4] + NET en_amux_output[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 517575 0 ) N ;
- adc_dout[0] + NET adc_dout[0]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 493575 0 ) N ;
- adc_dout[15] + NET adc_dout[15]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 475575 0 ) N ;
- adc_dout[14] + NET adc_dout[14]
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 476775 0 ) N ;
- alg_amux_sel[0] + NET alg_amux_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 536775 0 ) N ;
- alg_amux_sel[11] + NET alg_amux_sel[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 523575 0 ) N ;
- dac_las_sel[8] + NET dac_las_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 636675 ) N ;
- lcat_en[10] + NET lcat_en[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 651075 ) N ;
- lcat_en[9] + NET lcat_en[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 649875 ) N ;
- lcat_en[8] + NET lcat_en[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 648675 ) N ;
- lcat_en[7] + NET lcat_en[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 647475 ) N ;
- lcat_en[6] + NET lcat_en[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 646275 ) N ;
- d3mzilw_sel[2] + NET d3mzilw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 495075 ) N ;
- hgc_sel[3] + NET hgc_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 592275 ) N ;
- hgc_sel[2] + NET hgc_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 591075 ) N ;
- hgc_sel[1] + NET hgc_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 589875 ) N ;
- d1_opa[1] + NET d1_opa[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 469875 ) N ;
- tia_off_dac[0] + NET tia_off_dac[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 415575 0 ) N ;
- tia_off_dac[31] + NET tia_off_dac[31]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 378375 0 ) N ;
- tia_off_dac[12] + NET tia_off_dac[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 401175 0 ) N ;
- tia_off_dac[11] + NET tia_off_dac[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 402375 0 ) N ;
- tia_off_dac[10] + NET tia_off_dac[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 403575 0 ) N ;
- tia_off_dac[22] + NET tia_off_dac[22]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 389175 0 ) N ;
- tia_off_dac[21] + NET tia_off_dac[21]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 390375 0 ) N ;
- tia_off_dac[20] + NET tia_off_dac[20]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 391575 0 ) N ;
- tia_off_dac[19] + NET tia_off_dac[19]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 392775 0 ) N ;
- tia_off_dac[18] + NET tia_off_dac[18]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 393975 0 ) N ;
- tia_off_dac[17] + NET tia_off_dac[17]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 395175 0 ) N ;
- tia_off_dac[16] + NET tia_off_dac[16]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 396375 0 ) N ;
- tia_off_dac[15] + NET tia_off_dac[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 397575 0 ) N ;
- tia_off_dac[14] + NET tia_off_dac[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 398775 0 ) N ;
- tia_off_dac[13] + NET tia_off_dac[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 399975 0 ) N ;
- adc_clk[0] + NET adc_clk[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 455175 0 ) N ;
- alg_dmux_sel[23] + NET alg_dmux_sel[23]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 542775 0 ) N ;
- alg_dmux_sel[22] + NET alg_dmux_sel[22]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 543975 0 ) N ;
- alg_dmux_sel[21] + NET alg_dmux_sel[21]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 545175 0 ) N ;
- alg_dmux_sel[20] + NET alg_dmux_sel[20]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 546375 0 ) N ;
- alg_dmux_sel[19] + NET alg_dmux_sel[19]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 547575 0 ) N ;
- lan_en[3] + NET lan_en[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 658275 ) N ;
- lan_en[2] + NET lan_en[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 657075 ) N ;
- lan_en[1] + NET lan_en[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 655875 ) N ;
- d2_opa[0] + NET d2_opa[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 456675 ) N ;
- d2_opa[9] + NET d2_opa[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 467475 ) N ;
- d2_opa[6] + NET d2_opa[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 463875 ) N ;
- d2_opa[5] + NET d2_opa[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 462675 ) N ;
- d2_opa[4] + NET d2_opa[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 461475 ) N ;
- d2_opa[3] + NET d2_opa[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 460275 ) N ;
- d2_opa[2] + NET d2_opa[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 459075 ) N ;
- d1_opa[0] + NET d1_opa[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 468675 ) N ;
- d1_opa[9] + NET d1_opa[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 479475 ) N ;
- d1_opa[5] + NET d1_opa[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 474675 ) N ;
- d1_opa[4] + NET d1_opa[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 473475 ) N ;
- d1_opa[3] + NET d1_opa[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 472275 ) N ;
- d1_opa[2] + NET d1_opa[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 471075 ) N ;
- d4mzilw_sel[0] + NET d4mzilw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 480675 ) N ;
- d4mzilw_sel[9] + NET d4mzilw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 491475 ) N ;
- d4mzilw_sel[1] + NET d4mzilw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 481875 ) N ;
- las_n_led + NET las_n_led
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 625875 ) N ;
- alg_dmux_sel[13] + NET alg_dmux_sel[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 554775 0 ) N ;
- alg_dmux_sel[12] + NET alg_dmux_sel[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 555975 0 ) N ;
- alg_dmux_sel[11] + NET alg_dmux_sel[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 557175 0 ) N ;
- alg_dmux_sel[10] + NET alg_dmux_sel[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 558375 0 ) N ;
- alg_dmux_sel[9] + NET alg_dmux_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 559575 0 ) N ;
- alg_dmux_sel[8] + NET alg_dmux_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 560775 0 ) N ;
- alg_dmux_sel[18] + NET alg_dmux_sel[18]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 548775 0 ) N ;
- alg_dmux_sel[17] + NET alg_dmux_sel[17]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 549975 0 ) N ;
- alg_dmux_sel[16] + NET alg_dmux_sel[16]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 551175 0 ) N ;
- alg_dmux_sel[15] + NET alg_dmux_sel[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 552375 0 ) N ;
- alg_dmux_sel[14] + NET alg_dmux_sel[14]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 553575 0 ) N ;
- en_amux_output[0] + NET en_amux_output[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 522375 0 ) N ;
- en_amux_output[15] + NET en_amux_output[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 504375 0 ) N ;
- en_amux_output[3] + NET en_amux_output[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 518775 0 ) N ;
- en_amux_output[1] + NET en_amux_output[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 521175 0 ) N ;
- bypass_ts_afe + NET bypass_ts_afe
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 503175 0 ) N ;
- bypass_wlm_afe + NET bypass_wlm_afe
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 501975 0 ) N ;
- afe_mux_sel[0] + NET afe_mux_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 500775 0 ) N ;
- afe_mux_sel[5] + NET afe_mux_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 494775 0 ) N ;
- afe_mux_sel[4] + NET afe_mux_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 495975 0 ) N ;
- afe_mux_sel[3] + NET afe_mux_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 497175 0 ) N ;
- afe_mux_sel[2] + NET afe_mux_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 498375 0 ) N ;
- afe_mux_sel[1] + NET afe_mux_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 499575 0 ) N ;
- alg_dmux_sel[7] + NET alg_dmux_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 561975 0 ) N ;
- alg_dmux_sel[6] + NET alg_dmux_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 563175 0 ) N ;
- alg_dmux_sel[5] + NET alg_dmux_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 564375 0 ) N ;
- hgc_sel[0] + NET hgc_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 588675 ) N ;
- hgc_sel[4] + NET hgc_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 593475 ) N ;
- pd_rx_n[0] + NET pd_rx_n[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 581175 0 ) N ;
- pd_rx_n[4] + NET pd_rx_n[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 576375 0 ) N ;
- pd_rx_n[3] + NET pd_rx_n[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 577575 0 ) N ;
- pd_rx_n[2] + NET pd_rx_n[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 578775 0 ) N ;
- pd_rx_n[1] + NET pd_rx_n[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 579975 0 ) N ;
- itrim_rx[0] + NET itrim_rx[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 575175 0 ) N ;
- itrim_rx[3] + NET itrim_rx[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 571575 0 ) N ;
- itrim_rx[2] + NET itrim_rx[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 572775 0 ) N ;
- itrim_rx[1] + NET itrim_rx[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 573975 0 ) N ;
- hga_sel[0] + NET hga_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 594675 ) N ;
- hga_sel[25] + NET hga_sel[25]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 624675 ) N ;
- hga_sel[11] + NET hga_sel[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 607875 ) N ;
- hga_sel[10] + NET hga_sel[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 606675 ) N ;
- hga_sel[9] + NET hga_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 605475 ) N ;
- hga_sel[8] + NET hga_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 604275 ) N ;
- hga_sel[7] + NET hga_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 603075 ) N ;
- hga_sel[6] + NET hga_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 601875 ) N ;
- hga_sel[5] + NET hga_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 600675 ) N ;
- hga_sel[4] + NET hga_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 599475 ) N ;
- hga_sel[3] + NET hga_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 598275 ) N ;
- hga_sel[2] + NET hga_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 597075 ) N ;
- hga_sel[1] + NET hga_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 595875 ) N ;
- dac_las_sel[0] + NET dac_las_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 627075 ) N ;
- dac_las_sel[9] + NET dac_las_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 637875 ) N ;
- dac_las_sel[7] + NET dac_las_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 635475 ) N ;
- dac_las_sel[6] + NET dac_las_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 634275 ) N ;
- dac_las_sel[5] + NET dac_las_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 633075 ) N ;
- dac_las_sel[4] + NET dac_las_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 631875 ) N ;
- dac_las_sel[3] + NET dac_las_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 630675 ) N ;
- dac_las_sel[2] + NET dac_las_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 629475 ) N ;
- dac_las_sel[1] + NET dac_las_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 628275 ) N ;
- lcat_en[11] + NET lcat_en[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 652275 ) N ;
- hga_sel[24] + NET hga_sel[24]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 623475 ) N ;
- hga_sel[23] + NET hga_sel[23]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 622275 ) N ;
- hga_sel[22] + NET hga_sel[22]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 621075 ) N ;
- hga_sel[21] + NET hga_sel[21]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 619875 ) N ;
- hga_sel[20] + NET hga_sel[20]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 618675 ) N ;
- hga_sel[19] + NET hga_sel[19]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 617475 ) N ;
- hga_sel[18] + NET hga_sel[18]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 616275 ) N ;
- hga_sel[17] + NET hga_sel[17]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 615075 ) N ;
- hga_sel[16] + NET hga_sel[16]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 613875 ) N ;
- hga_sel[15] + NET hga_sel[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 612675 ) N ;
- lan_en[9] + NET lan_en[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 665475 ) N ;
- lan_en[8] + NET lan_en[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 664275 ) N ;
- lan_en[7] + NET lan_en[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 663075 ) N ;
- lan_en[6] + NET lan_en[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 661875 ) N ;
- lan_en[5] + NET lan_en[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 660675 ) N ;
- lan_en[4] + NET lan_en[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 659475 ) N ;
- alg_dmux_sel[0] + NET alg_dmux_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 570375 0 ) N ;
- d4mzisw_sel[2] + NET d4mzisw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 531075 ) N ;
- d4mzisw_sel[1] + NET d4mzisw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 529875 ) N ;
- d3mzisw_sel[0] + NET d3mzisw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 540675 ) N ;
- d3mzisw_sel[9] + NET d3mzisw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 551475 ) N ;
- d3mzisw_sel[8] + NET d3mzisw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 550275 ) N ;
- d3mzisw_sel[7] + NET d3mzisw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 549075 ) N ;
- d3mzisw_sel[6] + NET d3mzisw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 547875 ) N ;
- d3mzisw_sel[5] + NET d3mzisw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 546675 ) N ;
- d3mzisw_sel[4] + NET d3mzisw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 545475 ) N ;
- lcat_en[0] + NET lcat_en[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 639075 ) N ;
- lcat_en[12] + NET lcat_en[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 653475 ) N ;
- lcat_en[5] + NET lcat_en[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 645075 ) N ;
- lcat_en[4] + NET lcat_en[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 643875 ) N ;
- lcat_en[3] + NET lcat_en[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 642675 ) N ;
- lcat_en[2] + NET lcat_en[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 641475 ) N ;
- lcat_en[1] + NET lcat_en[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 640275 ) N ;
- lan_en[0] + NET lan_en[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 654675 ) N ;
- lan_en[13] + NET lan_en[13]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 670275 ) N ;
- lan_en[12] + NET lan_en[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 669075 ) N ;
- lan_en[11] + NET lan_en[11]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 667875 ) N ;
- lan_en[10] + NET lan_en[10]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 666675 ) N ;
- d2mzisw_sel[0] + NET d2mzisw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 552675 ) N ;
- d2mzisw_sel[9] + NET d2mzisw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 563475 ) N ;
- d2mzisw_sel[8] + NET d2mzisw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 562275 ) N ;
- d2mzisw_sel[7] + NET d2mzisw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 561075 ) N ;
- d2mzisw_sel[6] + NET d2mzisw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 559875 ) N ;
- d2mzisw_sel[5] + NET d2mzisw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 558675 ) N ;
- d2mzisw_sel[4] + NET d2mzisw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 557475 ) N ;
- d2mzisw_sel[3] + NET d2mzisw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 556275 ) N ;
- d2mzisw_sel[2] + NET d2mzisw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 555075 ) N ;
- d2mzisw_sel[1] + NET d2mzisw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 553875 ) N ;
- d1mzisw_sel[0] + NET d1mzisw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 564675 ) N ;
- d1mzisw_sel[9] + NET d1mzisw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 575475 ) N ;
- d1mzisw_sel[8] + NET d1mzisw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 574275 ) N ;
- d1mzisw_sel[7] + NET d1mzisw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 573075 ) N ;
- d1mzisw_sel[6] + NET d1mzisw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 571875 ) N ;
- d1mzisw_sel[5] + NET d1mzisw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 570675 ) N ;
- d1mzisw_sel[4] + NET d1mzisw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 569475 ) N ;
- d1mzisw_sel[3] + NET d1mzisw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 568275 ) N ;
- d1mzisw_sel[2] + NET d1mzisw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 567075 ) N ;
- d1mzisw_sel[1] + NET d1mzisw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 565875 ) N ;
- dac_htr_las_sel[0] + NET dac_htr_las_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 576675 ) N ;
- dac_htr_las_sel[9] + NET dac_htr_las_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 587475 ) N ;
- dac_htr_las_sel[8] + NET dac_htr_las_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 586275 ) N ;
- dac_htr_las_sel[7] + NET dac_htr_las_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 585075 ) N ;
- dac_htr_las_sel[6] + NET dac_htr_las_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 583875 ) N ;
- dac_htr_las_sel[5] + NET dac_htr_las_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 582675 ) N ;
- dac_htr_las_sel[4] + NET dac_htr_las_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 581475 ) N ;
- dac_htr_las_sel[3] + NET dac_htr_las_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 580275 ) N ;
- dac_htr_las_sel[2] + NET dac_htr_las_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 579075 ) N ;
- dac_htr_las_sel[1] + NET dac_htr_las_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 577875 ) N ;
- adc_stb[0] + NET adc_stb[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 474375 0 ) N ;
- adc_stb[15] + NET adc_stb[15]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 456375 0 ) N ;
- adc_stb[8] + NET adc_stb[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 464775 0 ) N ;
- adc_stb[12] + NET adc_stb[12]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 459975 0 ) N ;
- d4_opa[0] + NET d4_opa[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 432675 ) N ;
- d4_opa[9] + NET d4_opa[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 443475 ) N ;
- d3_opa[0] + NET d3_opa[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 444675 ) N ;
- d3_opa[9] + NET d3_opa[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 455475 ) N ;
- d3mzilw_sel[0] + NET d3mzilw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 492675 ) N ;
- d3mzilw_sel[9] + NET d3mzilw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 503475 ) N ;
- d3mzilw_sel[8] + NET d3mzilw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 502275 ) N ;
- pd_tx_n[0] + NET pd_tx_n[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 671475 ) N ;
- pd_tx_n[3] + NET pd_tx_n[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 675075 ) N ;
- pd_tx_n[2] + NET pd_tx_n[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 673875 ) N ;
- pd_tx_n[1] + NET pd_tx_n[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 672675 ) N ;
- d3_opa[8] + NET d3_opa[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 454275 ) N ;
- d3_opa[7] + NET d3_opa[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 453075 ) N ;
- d3_opa[3] + NET d3_opa[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 448275 ) N ;
- d3_opa[2] + NET d3_opa[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 447075 ) N ;
- d3_opa[1] + NET d3_opa[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 445875 ) N ;
- d3mzilw_sel[7] + NET d3mzilw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 501075 ) N ;
- d3mzilw_sel[6] + NET d3mzilw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 499875 ) N ;
- d3mzilw_sel[5] + NET d3mzilw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 498675 ) N ;
- d3mzilw_sel[4] + NET d3mzilw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 497475 ) N ;
- d3mzilw_sel[3] + NET d3mzilw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 496275 ) N ;
- jtag_tck + NET jtag_tck
  + DIRECTION INPUT
  + PORT
    + LAYER M3 ( 0 0 ) ( 50 340 )
    + PLACED ( 1371975 0 ) N ;
- d2mzilw_sel[0] + NET d2mzilw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 504675 ) N ;
- d2mzilw_sel[9] + NET d2mzilw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 515475 ) N ;
- d2mzilw_sel[8] + NET d2mzilw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 514275 ) N ;
- d2mzilw_sel[7] + NET d2mzilw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 513075 ) N ;
- d2mzilw_sel[6] + NET d2mzilw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 511875 ) N ;
- d2mzilw_sel[5] + NET d2mzilw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 510675 ) N ;
- d2mzilw_sel[4] + NET d2mzilw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 509475 ) N ;
- d2mzilw_sel[3] + NET d2mzilw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 508275 ) N ;
- d2mzilw_sel[2] + NET d2mzilw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 507075 ) N ;
- d2mzilw_sel[1] + NET d2mzilw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 505875 ) N ;
- d1mzilw_sel[0] + NET d1mzilw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 516675 ) N ;
- d1mzilw_sel[9] + NET d1mzilw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 527475 ) N ;
- d1mzilw_sel[3] + NET d1mzilw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 520275 ) N ;
- d1mzilw_sel[2] + NET d1mzilw_sel[2]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 519075 ) N ;
- d1mzilw_sel[1] + NET d1mzilw_sel[1]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 517875 ) N ;
- d4mzisw_sel[0] + NET d4mzisw_sel[0]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 528675 ) N ;
- d4mzisw_sel[9] + NET d4mzisw_sel[9]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 539475 ) N ;
- d4mzisw_sel[8] + NET d4mzisw_sel[8]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 538275 ) N ;
- d4mzisw_sel[7] + NET d4mzisw_sel[7]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 537075 ) N ;
- d4mzisw_sel[6] + NET d4mzisw_sel[6]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 535875 ) N ;
- d4mzisw_sel[5] + NET d4mzisw_sel[5]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 534675 ) N ;
- d4mzisw_sel[4] + NET d4mzisw_sel[4]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 533475 ) N ;
- d4mzisw_sel[3] + NET d4mzisw_sel[3]
  + DIRECTION OUTPUT
  + PORT
    + LAYER M2 ( 0 0 ) ( 340 50 )
    + PLACED ( 0 532275 ) N ;
END PINS

SPECIALNETS 2 ;
- v08
  ( PIN v08 )
  + USE POWER ;
- vss
  ( PIN vss )
  + USE GROUND ;
END SPECIALNETS


NETS 426 ;
- v08 ;
- vss ;
- adc_dout[8]
  ( PIN adc_dout[8] ) ;
- adc_dout[7]
  ( PIN adc_dout[7] ) ;
- adc_dout[6]
  ( PIN adc_dout[6] ) ;
- adc_dout[5]
  ( PIN adc_dout[5] ) ;
- adc_dout[4]
  ( PIN adc_dout[4] ) ;
- adc_dout[3]
  ( PIN adc_dout[3] ) ;
- adc_dout[2]
  ( PIN adc_dout[2] ) ;
- adc_dout[1]
  ( PIN adc_dout[1] ) ;
- alg_amux_sel[10]
  ( PIN alg_amux_sel[10] ) ;
- alg_amux_sel[9]
  ( PIN alg_amux_sel[9] ) ;
- alg_amux_sel[8]
  ( PIN alg_amux_sel[8] ) ;
- alg_amux_sel[7]
  ( PIN alg_amux_sel[7] ) ;
- alg_amux_sel[6]
  ( PIN alg_amux_sel[6] ) ;
- alg_amux_sel[5]
  ( PIN alg_amux_sel[5] ) ;
- alg_amux_sel[4]
  ( PIN alg_amux_sel[4] ) ;
- alg_amux_sel[3]
  ( PIN alg_amux_sel[3] ) ;
- alg_amux_sel[2]
  ( PIN alg_amux_sel[2] ) ;
- alg_amux_sel[1]
  ( PIN alg_amux_sel[1] ) ;
- tia_off_dac[4]
  ( PIN tia_off_dac[4] ) ;
- tia_off_dac[3]
  ( PIN tia_off_dac[3] ) ;
- tia_off_cal_clk[0]
  ( PIN tia_off_cal_clk[0] ) ;
- tia_off_cal_clk[3]
  ( PIN tia_off_cal_clk[3] ) ;
- tia_off_cal_clk[2]
  ( PIN tia_off_cal_clk[2] ) ;
- tia_off_cal_clk[1]
  ( PIN tia_off_cal_clk[1] ) ;
- tia_enhc[0]
  ( PIN tia_enhc[0] ) ;
- tia_enhc[3]
  ( PIN tia_enhc[3] ) ;
- tia_enhc[2]
  ( PIN tia_enhc[2] ) ;
- tia_enhc[1]
  ( PIN tia_enhc[1] ) ;
- tia_gain_ctrl[14]
  ( PIN tia_gain_ctrl[14] ) ;
- tia_gain_ctrl[13]
  ( PIN tia_gain_ctrl[13] ) ;
- tia_gain_ctrl[12]
  ( PIN tia_gain_ctrl[12] ) ;
- d4mzilw_sel[7]
  ( PIN d4mzilw_sel[7] ) ;
- d1mzilw_sel[8]
  ( PIN d1mzilw_sel[8] ) ;
- d1mzilw_sel[7]
  ( PIN d1mzilw_sel[7] ) ;
- d1mzilw_sel[4]
  ( PIN d1mzilw_sel[4] ) ;
- rst_n
  ( PIN rst_n ) ;
- dmux0
  ( PIN dmux0 ) ;
- spi_clk
  ( PIN spi_clk ) ;
- spi_mosi
  ( PIN spi_mosi ) ;
- prg_int_out
  ( PIN prg_int_out ) ;
- dmux_0_2_out_en
  ( PIN dmux_0_2_out_en ) ;
- scan_mode
  ( PIN scan_mode ) ;
- scan_en
  ( PIN scan_en ) ;
- adc_dout[13]
  ( PIN adc_dout[13] ) ;
- spi_sen
  ( PIN spi_sen ) ;
- jtag_tdo_dmux3
  ( PIN jtag_tdo_dmux3 ) ;
- dmux2
  ( PIN dmux2 ) ;
- dmux1
  ( PIN dmux1 ) ;
- jtag_en
  ( PIN jtag_en ) ;
- jtag_tms
  ( PIN jtag_tms ) ;
- jtag_tdi
  ( PIN jtag_tdi ) ;
- d3mzisw_sel[3]
  ( PIN d3mzisw_sel[3] ) ;
- spi_miso
  ( PIN spi_miso ) ;
- d3mzisw_sel[2]
  ( PIN d3mzisw_sel[2] ) ;
- d3mzisw_sel[1]
  ( PIN d3mzisw_sel[1] ) ;
- adc_stb[11]
  ( PIN adc_stb[11] ) ;
- adc_stb[10]
  ( PIN adc_stb[10] ) ;
- adc_stb[9]
  ( PIN adc_stb[9] ) ;
- hga_sel[14]
  ( PIN hga_sel[14] ) ;
- hga_sel[13]
  ( PIN hga_sel[13] ) ;
- hga_sel[12]
  ( PIN hga_sel[12] ) ;
- en_amux_output[2]
  ( PIN en_amux_output[2] ) ;
- adc_stb[14]
  ( PIN adc_stb[14] ) ;
- adc_stb[13]
  ( PIN adc_stb[13] ) ;
- clk
  ( PIN clk ) ;
- adc_dout[12]
  ( PIN adc_dout[12] ) ;
- adc_dout[11]
  ( PIN adc_dout[11] ) ;
- adc_dout[10]
  ( PIN adc_dout[10] ) ;
- adc_dout[9]
  ( PIN adc_dout[9] ) ;
- tia_off_dac[30]
  ( PIN tia_off_dac[30] ) ;
- tia_off_dac[29]
  ( PIN tia_off_dac[29] ) ;
- tia_off_dac[28]
  ( PIN tia_off_dac[28] ) ;
- tia_off_dac[27]
  ( PIN tia_off_dac[27] ) ;
- tia_off_dac[26]
  ( PIN tia_off_dac[26] ) ;
- tia_gain_ctrl[11]
  ( PIN tia_gain_ctrl[11] ) ;
- tia_gain_ctrl[10]
  ( PIN tia_gain_ctrl[10] ) ;
- tia_gain_ctrl[9]
  ( PIN tia_gain_ctrl[9] ) ;
- tia_gain_ctrl[8]
  ( PIN tia_gain_ctrl[8] ) ;
- tia_gain_ctrl[7]
  ( PIN tia_gain_ctrl[7] ) ;
- tia_gain_ctrl[6]
  ( PIN tia_gain_ctrl[6] ) ;
- tia_gain_ctrl[5]
  ( PIN tia_gain_ctrl[5] ) ;
- tia_gain_ctrl[4]
  ( PIN tia_gain_ctrl[4] ) ;
- tia_gain_ctrl[3]
  ( PIN tia_gain_ctrl[3] ) ;
- tia_gain_ctrl[2]
  ( PIN tia_gain_ctrl[2] ) ;
- tia_gain_ctrl[1]
  ( PIN tia_gain_ctrl[1] ) ;
- watchdog_active
  ( PIN watchdog_active ) ;
- itrim_tx[0]
  ( PIN itrim_tx[0] ) ;
- itrim_tx[3]
  ( PIN itrim_tx[3] ) ;
- itrim_tx[2]
  ( PIN itrim_tx[2] ) ;
- itrim_tx[1]
  ( PIN itrim_tx[1] ) ;
- d4_opa[8]
  ( PIN d4_opa[8] ) ;
- d4_opa[7]
  ( PIN d4_opa[7] ) ;
- d4_opa[6]
  ( PIN d4_opa[6] ) ;
- d4_opa[5]
  ( PIN d4_opa[5] ) ;
- d4_opa[4]
  ( PIN d4_opa[4] ) ;
- d4_opa[3]
  ( PIN d4_opa[3] ) ;
- d4_opa[2]
  ( PIN d4_opa[2] ) ;
- d4_opa[1]
  ( PIN d4_opa[1] ) ;
- d3_opa[6]
  ( PIN d3_opa[6] ) ;
- d3_opa[5]
  ( PIN d3_opa[5] ) ;
- d3_opa[4]
  ( PIN d3_opa[4] ) ;
- d2_opa[8]
  ( PIN d2_opa[8] ) ;
- d2_opa[7]
  ( PIN d2_opa[7] ) ;
- d2_opa[1]
  ( PIN d2_opa[1] ) ;
- d1_opa[8]
  ( PIN d1_opa[8] ) ;
- d1_opa[7]
  ( PIN d1_opa[7] ) ;
- d1_opa[6]
  ( PIN d1_opa[6] ) ;
- tia_off_dac[9]
  ( PIN tia_off_dac[9] ) ;
- tia_off_dac[8]
  ( PIN tia_off_dac[8] ) ;
- tia_off_dac[7]
  ( PIN tia_off_dac[7] ) ;
- tia_off_dac[6]
  ( PIN tia_off_dac[6] ) ;
- tia_off_dac[25]
  ( PIN tia_off_dac[25] ) ;
- tia_off_dac[24]
  ( PIN tia_off_dac[24] ) ;
- tia_off_dac[23]
  ( PIN tia_off_dac[23] ) ;
- adc_rst[4]
  ( PIN adc_rst[4] ) ;
- adc_rst[3]
  ( PIN adc_rst[3] ) ;
- adc_rst[2]
  ( PIN adc_rst[2] ) ;
- adc_rst[1]
  ( PIN adc_rst[1] ) ;
- bypass_tia
  ( PIN bypass_tia ) ;
- tia_off_dac[5]
  ( PIN tia_off_dac[5] ) ;
- adc_clk[15]
  ( PIN adc_clk[15] ) ;
- adc_clk[4]
  ( PIN adc_clk[4] ) ;
- adc_clk[3]
  ( PIN adc_clk[3] ) ;
- adc_clk[2]
  ( PIN adc_clk[2] ) ;
- adc_clk[1]
  ( PIN adc_clk[1] ) ;
- adc_rst[0]
  ( PIN adc_rst[0] ) ;
- adc_rst[15]
  ( PIN adc_rst[15] ) ;
- adc_rst[14]
  ( PIN adc_rst[14] ) ;
- adc_rst[13]
  ( PIN adc_rst[13] ) ;
- adc_rst[12]
  ( PIN adc_rst[12] ) ;
- adc_rst[11]
  ( PIN adc_rst[11] ) ;
- adc_rst[10]
  ( PIN adc_rst[10] ) ;
- adc_rst[9]
  ( PIN adc_rst[9] ) ;
- adc_rst[8]
  ( PIN adc_rst[8] ) ;
- adc_rst[7]
  ( PIN adc_rst[7] ) ;
- adc_rst[6]
  ( PIN adc_rst[6] ) ;
- adc_rst[5]
  ( PIN adc_rst[5] ) ;
- tia_off_dac[2]
  ( PIN tia_off_dac[2] ) ;
- tia_off_dac[1]
  ( PIN tia_off_dac[1] ) ;
- tia_gain_ctrl[0]
  ( PIN tia_gain_ctrl[0] ) ;
- tia_gain_ctrl[15]
  ( PIN tia_gain_ctrl[15] ) ;
- d4mzilw_sel[5]
  ( PIN d4mzilw_sel[5] ) ;
- d4mzilw_sel[4]
  ( PIN d4mzilw_sel[4] ) ;
- d4mzilw_sel[3]
  ( PIN d4mzilw_sel[3] ) ;
- d4mzilw_sel[2]
  ( PIN d4mzilw_sel[2] ) ;
- d4mzilw_sel[8]
  ( PIN d4mzilw_sel[8] ) ;
- d4mzilw_sel[6]
  ( PIN d4mzilw_sel[6] ) ;
- d3mzilw_sel[1]
  ( PIN d3mzilw_sel[1] ) ;
- d1mzilw_sel[6]
  ( PIN d1mzilw_sel[6] ) ;
- d1mzilw_sel[5]
  ( PIN d1mzilw_sel[5] ) ;
- adc_stb[7]
  ( PIN adc_stb[7] ) ;
- adc_stb[6]
  ( PIN adc_stb[6] ) ;
- adc_stb[5]
  ( PIN adc_stb[5] ) ;
- adc_stb[4]
  ( PIN adc_stb[4] ) ;
- adc_stb[3]
  ( PIN adc_stb[3] ) ;
- adc_stb[2]
  ( PIN adc_stb[2] ) ;
- adc_stb[1]
  ( PIN adc_stb[1] ) ;
- adc_clk[14]
  ( PIN adc_clk[14] ) ;
- adc_clk[13]
  ( PIN adc_clk[13] ) ;
- adc_clk[12]
  ( PIN adc_clk[12] ) ;
- adc_clk[11]
  ( PIN adc_clk[11] ) ;
- adc_clk[10]
  ( PIN adc_clk[10] ) ;
- adc_clk[9]
  ( PIN adc_clk[9] ) ;
- adc_clk[8]
  ( PIN adc_clk[8] ) ;
- adc_clk[7]
  ( PIN adc_clk[7] ) ;
- adc_clk[6]
  ( PIN adc_clk[6] ) ;
- adc_clk[5]
  ( PIN adc_clk[5] ) ;
- tia_off_comp_out[0]
  ( PIN tia_off_comp_out[0] ) ;
- tia_off_comp_out[3]
  ( PIN tia_off_comp_out[3] ) ;
- tia_off_comp_out[2]
  ( PIN tia_off_comp_out[2] ) ;
- tia_off_comp_out[1]
  ( PIN tia_off_comp_out[1] ) ;
- alg_dmux_sel[4]
  ( PIN alg_dmux_sel[4] ) ;
- alg_dmux_sel[3]
  ( PIN alg_dmux_sel[3] ) ;
- alg_dmux_sel[2]
  ( PIN alg_dmux_sel[2] ) ;
- alg_dmux_sel[1]
  ( PIN alg_dmux_sel[1] ) ;
- alg_dmux[0]
  ( PIN alg_dmux[0] ) ;
- alg_dmux[3]
  ( PIN alg_dmux[3] ) ;
- alg_dmux[2]
  ( PIN alg_dmux[2] ) ;
- alg_dmux[1]
  ( PIN alg_dmux[1] ) ;
- en_amux_output[14]
  ( PIN en_amux_output[14] ) ;
- en_amux_output[13]
  ( PIN en_amux_output[13] ) ;
- en_amux_output[12]
  ( PIN en_amux_output[12] ) ;
- en_amux_output[11]
  ( PIN en_amux_output[11] ) ;
- en_amux_output[10]
  ( PIN en_amux_output[10] ) ;
- en_amux_output[9]
  ( PIN en_amux_output[9] ) ;
- en_amux_output[8]
  ( PIN en_amux_output[8] ) ;
- en_amux_output[7]
  ( PIN en_amux_output[7] ) ;
- en_amux_output[6]
  ( PIN en_amux_output[6] ) ;
- en_amux_output[5]
  ( PIN en_amux_output[5] ) ;
- en_amux_output[4]
  ( PIN en_amux_output[4] ) ;
- adc_dout[0]
  ( PIN adc_dout[0] ) ;
- adc_dout[15]
  ( PIN adc_dout[15] ) ;
- adc_dout[14]
  ( PIN adc_dout[14] ) ;
- alg_amux_sel[0]
  ( PIN alg_amux_sel[0] ) ;
- alg_amux_sel[11]
  ( PIN alg_amux_sel[11] ) ;
- dac_las_sel[8]
  ( PIN dac_las_sel[8] ) ;
- lcat_en[10]
  ( PIN lcat_en[10] ) ;
- lcat_en[9]
  ( PIN lcat_en[9] ) ;
- lcat_en[8]
  ( PIN lcat_en[8] ) ;
- lcat_en[7]
  ( PIN lcat_en[7] ) ;
- lcat_en[6]
  ( PIN lcat_en[6] ) ;
- d3mzilw_sel[2]
  ( PIN d3mzilw_sel[2] ) ;
- hgc_sel[3]
  ( PIN hgc_sel[3] ) ;
- hgc_sel[2]
  ( PIN hgc_sel[2] ) ;
- hgc_sel[1]
  ( PIN hgc_sel[1] ) ;
- d1_opa[1]
  ( PIN d1_opa[1] ) ;
- tia_off_dac[0]
  ( PIN tia_off_dac[0] ) ;
- tia_off_dac[31]
  ( PIN tia_off_dac[31] ) ;
- tia_off_dac[12]
  ( PIN tia_off_dac[12] ) ;
- tia_off_dac[11]
  ( PIN tia_off_dac[11] ) ;
- tia_off_dac[10]
  ( PIN tia_off_dac[10] ) ;
- tia_off_dac[22]
  ( PIN tia_off_dac[22] ) ;
- tia_off_dac[21]
  ( PIN tia_off_dac[21] ) ;
- tia_off_dac[20]
  ( PIN tia_off_dac[20] ) ;
- tia_off_dac[19]
  ( PIN tia_off_dac[19] ) ;
- tia_off_dac[18]
  ( PIN tia_off_dac[18] ) ;
- tia_off_dac[17]
  ( PIN tia_off_dac[17] ) ;
- tia_off_dac[16]
  ( PIN tia_off_dac[16] ) ;
- tia_off_dac[15]
  ( PIN tia_off_dac[15] ) ;
- tia_off_dac[14]
  ( PIN tia_off_dac[14] ) ;
- tia_off_dac[13]
  ( PIN tia_off_dac[13] ) ;
- adc_clk[0]
  ( PIN adc_clk[0] ) ;
- alg_dmux_sel[23]
  ( PIN alg_dmux_sel[23] ) ;
- alg_dmux_sel[22]
  ( PIN alg_dmux_sel[22] ) ;
- alg_dmux_sel[21]
  ( PIN alg_dmux_sel[21] ) ;
- alg_dmux_sel[20]
  ( PIN alg_dmux_sel[20] ) ;
- alg_dmux_sel[19]
  ( PIN alg_dmux_sel[19] ) ;
- lan_en[3]
  ( PIN lan_en[3] ) ;
- lan_en[2]
  ( PIN lan_en[2] ) ;
- lan_en[1]
  ( PIN lan_en[1] ) ;
- d2_opa[0]
  ( PIN d2_opa[0] ) ;
- d2_opa[9]
  ( PIN d2_opa[9] ) ;
- d2_opa[6]
  ( PIN d2_opa[6] ) ;
- d2_opa[5]
  ( PIN d2_opa[5] ) ;
- d2_opa[4]
  ( PIN d2_opa[4] ) ;
- d2_opa[3]
  ( PIN d2_opa[3] ) ;
- d2_opa[2]
  ( PIN d2_opa[2] ) ;
- d1_opa[0]
  ( PIN d1_opa[0] ) ;
- d1_opa[9]
  ( PIN d1_opa[9] ) ;
- d1_opa[5]
  ( PIN d1_opa[5] ) ;
- d1_opa[4]
  ( PIN d1_opa[4] ) ;
- d1_opa[3]
  ( PIN d1_opa[3] ) ;
- d1_opa[2]
  ( PIN d1_opa[2] ) ;
- d4mzilw_sel[0]
  ( PIN d4mzilw_sel[0] ) ;
- d4mzilw_sel[9]
  ( PIN d4mzilw_sel[9] ) ;
- d4mzilw_sel[1]
  ( PIN d4mzilw_sel[1] ) ;
- las_n_led
  ( PIN las_n_led ) ;
- alg_dmux_sel[13]
  ( PIN alg_dmux_sel[13] ) ;
- alg_dmux_sel[12]
  ( PIN alg_dmux_sel[12] ) ;
- alg_dmux_sel[11]
  ( PIN alg_dmux_sel[11] ) ;
- alg_dmux_sel[10]
  ( PIN alg_dmux_sel[10] ) ;
- alg_dmux_sel[9]
  ( PIN alg_dmux_sel[9] ) ;
- alg_dmux_sel[8]
  ( PIN alg_dmux_sel[8] ) ;
- alg_dmux_sel[18]
  ( PIN alg_dmux_sel[18] ) ;
- alg_dmux_sel[17]
  ( PIN alg_dmux_sel[17] ) ;
- alg_dmux_sel[16]
  ( PIN alg_dmux_sel[16] ) ;
- alg_dmux_sel[15]
  ( PIN alg_dmux_sel[15] ) ;
- alg_dmux_sel[14]
  ( PIN alg_dmux_sel[14] ) ;
- en_amux_output[0]
  ( PIN en_amux_output[0] ) ;
- en_amux_output[15]
  ( PIN en_amux_output[15] ) ;
- en_amux_output[3]
  ( PIN en_amux_output[3] ) ;
- en_amux_output[1]
  ( PIN en_amux_output[1] ) ;
- bypass_ts_afe
  ( PIN bypass_ts_afe ) ;
- bypass_wlm_afe
  ( PIN bypass_wlm_afe ) ;
- afe_mux_sel[0]
  ( PIN afe_mux_sel[0] ) ;
- afe_mux_sel[5]
  ( PIN afe_mux_sel[5] ) ;
- afe_mux_sel[4]
  ( PIN afe_mux_sel[4] ) ;
- afe_mux_sel[3]
  ( PIN afe_mux_sel[3] ) ;
- afe_mux_sel[2]
  ( PIN afe_mux_sel[2] ) ;
- afe_mux_sel[1]
  ( PIN afe_mux_sel[1] ) ;
- alg_dmux_sel[7]
  ( PIN alg_dmux_sel[7] ) ;
- alg_dmux_sel[6]
  ( PIN alg_dmux_sel[6] ) ;
- alg_dmux_sel[5]
  ( PIN alg_dmux_sel[5] ) ;
- hgc_sel[0]
  ( PIN hgc_sel[0] ) ;
- hgc_sel[4]
  ( PIN hgc_sel[4] ) ;
- pd_rx_n[0]
  ( PIN pd_rx_n[0] ) ;
- pd_rx_n[4]
  ( PIN pd_rx_n[4] ) ;
- pd_rx_n[3]
  ( PIN pd_rx_n[3] ) ;
- pd_rx_n[2]
  ( PIN pd_rx_n[2] ) ;
- pd_rx_n[1]
  ( PIN pd_rx_n[1] ) ;
- itrim_rx[0]
  ( PIN itrim_rx[0] ) ;
- itrim_rx[3]
  ( PIN itrim_rx[3] ) ;
- itrim_rx[2]
  ( PIN itrim_rx[2] ) ;
- itrim_rx[1]
  ( PIN itrim_rx[1] ) ;
- hga_sel[0]
  ( PIN hga_sel[0] ) ;
- hga_sel[25]
  ( PIN hga_sel[25] ) ;
- hga_sel[11]
  ( PIN hga_sel[11] ) ;
- hga_sel[10]
  ( PIN hga_sel[10] ) ;
- hga_sel[9]
  ( PIN hga_sel[9] ) ;
- hga_sel[8]
  ( PIN hga_sel[8] ) ;
- hga_sel[7]
  ( PIN hga_sel[7] ) ;
- hga_sel[6]
  ( PIN hga_sel[6] ) ;
- hga_sel[5]
  ( PIN hga_sel[5] ) ;
- hga_sel[4]
  ( PIN hga_sel[4] ) ;
- hga_sel[3]
  ( PIN hga_sel[3] ) ;
- hga_sel[2]
  ( PIN hga_sel[2] ) ;
- hga_sel[1]
  ( PIN hga_sel[1] ) ;
- dac_las_sel[0]
  ( PIN dac_las_sel[0] ) ;
- dac_las_sel[9]
  ( PIN dac_las_sel[9] ) ;
- dac_las_sel[7]
  ( PIN dac_las_sel[7] ) ;
- dac_las_sel[6]
  ( PIN dac_las_sel[6] ) ;
- dac_las_sel[5]
  ( PIN dac_las_sel[5] ) ;
- dac_las_sel[4]
  ( PIN dac_las_sel[4] ) ;
- dac_las_sel[3]
  ( PIN dac_las_sel[3] ) ;
- dac_las_sel[2]
  ( PIN dac_las_sel[2] ) ;
- dac_las_sel[1]
  ( PIN dac_las_sel[1] ) ;
- lcat_en[11]
  ( PIN lcat_en[11] ) ;
- hga_sel[24]
  ( PIN hga_sel[24] ) ;
- hga_sel[23]
  ( PIN hga_sel[23] ) ;
- hga_sel[22]
  ( PIN hga_sel[22] ) ;
- hga_sel[21]
  ( PIN hga_sel[21] ) ;
- hga_sel[20]
  ( PIN hga_sel[20] ) ;
- hga_sel[19]
  ( PIN hga_sel[19] ) ;
- hga_sel[18]
  ( PIN hga_sel[18] ) ;
- hga_sel[17]
  ( PIN hga_sel[17] ) ;
- hga_sel[16]
  ( PIN hga_sel[16] ) ;
- hga_sel[15]
  ( PIN hga_sel[15] ) ;
- lan_en[9]
  ( PIN lan_en[9] ) ;
- lan_en[8]
  ( PIN lan_en[8] ) ;
- lan_en[7]
  ( PIN lan_en[7] ) ;
- lan_en[6]
  ( PIN lan_en[6] ) ;
- lan_en[5]
  ( PIN lan_en[5] ) ;
- lan_en[4]
  ( PIN lan_en[4] ) ;
- alg_dmux_sel[0]
  ( PIN alg_dmux_sel[0] ) ;
- d4mzisw_sel[2]
  ( PIN d4mzisw_sel[2] ) ;
- d4mzisw_sel[1]
  ( PIN d4mzisw_sel[1] ) ;
- d3mzisw_sel[0]
  ( PIN d3mzisw_sel[0] ) ;
- d3mzisw_sel[9]
  ( PIN d3mzisw_sel[9] ) ;
- d3mzisw_sel[8]
  ( PIN d3mzisw_sel[8] ) ;
- d3mzisw_sel[7]
  ( PIN d3mzisw_sel[7] ) ;
- d3mzisw_sel[6]
  ( PIN d3mzisw_sel[6] ) ;
- d3mzisw_sel[5]
  ( PIN d3mzisw_sel[5] ) ;
- d3mzisw_sel[4]
  ( PIN d3mzisw_sel[4] ) ;
- lcat_en[0]
  ( PIN lcat_en[0] ) ;
- lcat_en[12]
  ( PIN lcat_en[12] ) ;
- lcat_en[5]
  ( PIN lcat_en[5] ) ;
- lcat_en[4]
  ( PIN lcat_en[4] ) ;
- lcat_en[3]
  ( PIN lcat_en[3] ) ;
- lcat_en[2]
  ( PIN lcat_en[2] ) ;
- lcat_en[1]
  ( PIN lcat_en[1] ) ;
- lan_en[0]
  ( PIN lan_en[0] ) ;
- lan_en[13]
  ( PIN lan_en[13] ) ;
- lan_en[12]
  ( PIN lan_en[12] ) ;
- lan_en[11]
  ( PIN lan_en[11] ) ;
- lan_en[10]
  ( PIN lan_en[10] ) ;
- d2mzisw_sel[0]
  ( PIN d2mzisw_sel[0] ) ;
- d2mzisw_sel[9]
  ( PIN d2mzisw_sel[9] ) ;
- d2mzisw_sel[8]
  ( PIN d2mzisw_sel[8] ) ;
- d2mzisw_sel[7]
  ( PIN d2mzisw_sel[7] ) ;
- d2mzisw_sel[6]
  ( PIN d2mzisw_sel[6] ) ;
- d2mzisw_sel[5]
  ( PIN d2mzisw_sel[5] ) ;
- d2mzisw_sel[4]
  ( PIN d2mzisw_sel[4] ) ;
- d2mzisw_sel[3]
  ( PIN d2mzisw_sel[3] ) ;
- d2mzisw_sel[2]
  ( PIN d2mzisw_sel[2] ) ;
- d2mzisw_sel[1]
  ( PIN d2mzisw_sel[1] ) ;
- d1mzisw_sel[0]
  ( PIN d1mzisw_sel[0] ) ;
- d1mzisw_sel[9]
  ( PIN d1mzisw_sel[9] ) ;
- d1mzisw_sel[8]
  ( PIN d1mzisw_sel[8] ) ;
- d1mzisw_sel[7]
  ( PIN d1mzisw_sel[7] ) ;
- d1mzisw_sel[6]
  ( PIN d1mzisw_sel[6] ) ;
- d1mzisw_sel[5]
  ( PIN d1mzisw_sel[5] ) ;
- d1mzisw_sel[4]
  ( PIN d1mzisw_sel[4] ) ;
- d1mzisw_sel[3]
  ( PIN d1mzisw_sel[3] ) ;
- d1mzisw_sel[2]
  ( PIN d1mzisw_sel[2] ) ;
- d1mzisw_sel[1]
  ( PIN d1mzisw_sel[1] ) ;
- dac_htr_las_sel[0]
  ( PIN dac_htr_las_sel[0] ) ;
- dac_htr_las_sel[9]
  ( PIN dac_htr_las_sel[9] ) ;
- dac_htr_las_sel[8]
  ( PIN dac_htr_las_sel[8] ) ;
- dac_htr_las_sel[7]
  ( PIN dac_htr_las_sel[7] ) ;
- dac_htr_las_sel[6]
  ( PIN dac_htr_las_sel[6] ) ;
- dac_htr_las_sel[5]
  ( PIN dac_htr_las_sel[5] ) ;
- dac_htr_las_sel[4]
  ( PIN dac_htr_las_sel[4] ) ;
- dac_htr_las_sel[3]
  ( PIN dac_htr_las_sel[3] ) ;
- dac_htr_las_sel[2]
  ( PIN dac_htr_las_sel[2] ) ;
- dac_htr_las_sel[1]
  ( PIN dac_htr_las_sel[1] ) ;
- adc_stb[0]
  ( PIN adc_stb[0] ) ;
- adc_stb[15]
  ( PIN adc_stb[15] ) ;
- adc_stb[8]
  ( PIN adc_stb[8] ) ;
- adc_stb[12]
  ( PIN adc_stb[12] ) ;
- d4_opa[0]
  ( PIN d4_opa[0] ) ;
- d4_opa[9]
  ( PIN d4_opa[9] ) ;
- d3_opa[0]
  ( PIN d3_opa[0] ) ;
- d3_opa[9]
  ( PIN d3_opa[9] ) ;
- d3mzilw_sel[0]
  ( PIN d3mzilw_sel[0] ) ;
- d3mzilw_sel[9]
  ( PIN d3mzilw_sel[9] ) ;
- d3mzilw_sel[8]
  ( PIN d3mzilw_sel[8] ) ;
- pd_tx_n[0]
  ( PIN pd_tx_n[0] ) ;
- pd_tx_n[3]
  ( PIN pd_tx_n[3] ) ;
- pd_tx_n[2]
  ( PIN pd_tx_n[2] ) ;
- pd_tx_n[1]
  ( PIN pd_tx_n[1] ) ;
- d3_opa[8]
  ( PIN d3_opa[8] ) ;
- d3_opa[7]
  ( PIN d3_opa[7] ) ;
- d3_opa[3]
  ( PIN d3_opa[3] ) ;
- d3_opa[2]
  ( PIN d3_opa[2] ) ;
- d3_opa[1]
  ( PIN d3_opa[1] ) ;
- d3mzilw_sel[7]
  ( PIN d3mzilw_sel[7] ) ;
- d3mzilw_sel[6]
  ( PIN d3mzilw_sel[6] ) ;
- d3mzilw_sel[5]
  ( PIN d3mzilw_sel[5] ) ;
- d3mzilw_sel[4]
  ( PIN d3mzilw_sel[4] ) ;
- d3mzilw_sel[3]
  ( PIN d3mzilw_sel[3] ) ;
- jtag_tck
  ( PIN jtag_tck ) ;
- d2mzilw_sel[0]
  ( PIN d2mzilw_sel[0] ) ;
- d2mzilw_sel[9]
  ( PIN d2mzilw_sel[9] ) ;
- d2mzilw_sel[8]
  ( PIN d2mzilw_sel[8] ) ;
- d2mzilw_sel[7]
  ( PIN d2mzilw_sel[7] ) ;
- d2mzilw_sel[6]
  ( PIN d2mzilw_sel[6] ) ;
- d2mzilw_sel[5]
  ( PIN d2mzilw_sel[5] ) ;
- d2mzilw_sel[4]
  ( PIN d2mzilw_sel[4] ) ;
- d2mzilw_sel[3]
  ( PIN d2mzilw_sel[3] ) ;
- d2mzilw_sel[2]
  ( PIN d2mzilw_sel[2] ) ;
- d2mzilw_sel[1]
  ( PIN d2mzilw_sel[1] ) ;
- d1mzilw_sel[0]
  ( PIN d1mzilw_sel[0] ) ;
- d1mzilw_sel[9]
  ( PIN d1mzilw_sel[9] ) ;
- d1mzilw_sel[3]
  ( PIN d1mzilw_sel[3] ) ;
- d1mzilw_sel[2]
  ( PIN d1mzilw_sel[2] ) ;
- d1mzilw_sel[1]
  ( PIN d1mzilw_sel[1] ) ;
- d4mzisw_sel[0]
  ( PIN d4mzisw_sel[0] ) ;
- d4mzisw_sel[9]
  ( PIN d4mzisw_sel[9] ) ;
- d4mzisw_sel[8]
  ( PIN d4mzisw_sel[8] ) ;
- d4mzisw_sel[7]
  ( PIN d4mzisw_sel[7] ) ;
- d4mzisw_sel[6]
  ( PIN d4mzisw_sel[6] ) ;
- d4mzisw_sel[5]
  ( PIN d4mzisw_sel[5] ) ;
- d4mzisw_sel[4]
  ( PIN d4mzisw_sel[4] ) ;
- d4mzisw_sel[3]
  ( PIN d4mzisw_sel[3] ) ;
END NETS

END DESIGN
