Reading netlist file: "D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg"
Parsing netlist file "D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg" completed
WARN  (PA1019) : Invalid CLKOUT frequency '(FCLKIN*(FBDIV_SEL+1))/(IDIV_SEL+1)' to 'pll'(PLL) set by 'top' of module, suitable range is from 4.6875MHz to 600MHz.
WARN  (PA1019) : Invalid VCO frequency '(FCLKIN*(FBDIV_SEL+1)*ODIV_SEL)/(IDIV_SEL+1)' to 'pll'(PLL) set by 'top' of module, suitable range is from 600MHz to 1200MHz.
Processing netlist completed
Reading constraint file: "D:\FPGA\Nano4K_HDMI\src\Nano4K_HDMI.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\FPGA\Nano4K_HDMI\impl\pnr\Nano4K_HDMI.power.html" completed
Generate file "D:\FPGA\Nano4K_HDMI\impl\pnr\Nano4K_HDMI.pin.html" completed
Generate file "D:\FPGA\Nano4K_HDMI\impl\pnr\Nano4K_HDMI.rpt.html" completed
Generate file "D:\FPGA\Nano4K_HDMI\impl\pnr\Nano4K_HDMI.rpt.txt" completed
Generate file "D:\FPGA\Nano4K_HDMI\impl\pnr\Nano4K_HDMI.tr.html" completed
Sat Jun 04 15:59:09 2022

