/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_b.i 1.23.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_b.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_CREDIT_THRESHr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8001c,
	0,
	2,
	soc_BAA_CREDIT_THRESHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_EVENT_BLOCKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_BAA_EVENT_BLOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_LOOP_SIZEr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8001a,
	0,
	2,
	soc_BAA_LOOP_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_QUEUE_RANGEr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8001b,
	0,
	2,
	soc_BAA_QUEUE_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BADREPLIESCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6214,
	0,
	1,
	soc_BADREPLIESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BANKACCESSCONTROLLERCONFIGURATIONSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa61,
	0,
	8,
	soc_BANKACCESSCONTROLLERCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3df771ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASKr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000102,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000042,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_BCAST_BLOCK_MASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000062,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000400,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000042,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000042,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000104,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56218_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000104,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000104,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000042,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000042,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000068,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HIr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08028e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d5d,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e015d00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d5e,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08028f,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d5e,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e015e00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d5f,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080290,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d5f,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e015f00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d60,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BCAST_STORM_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000001,
	0,
	2,
	soc_BCAST_STORM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_STORM_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000001,
	0,
	2,
	soc_BCAST_STORM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BCNREGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2905,
	0,
	3,
	soc_BCNREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BDBCONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x49c,
	0,
	2,
	soc_BDBCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080606,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_CONTROL0r_fields,
	SOC_RESET_VAL_DEC(0x00210057, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080607,
	0,
	1,
	soc_BFD_RX_ACH_TYPE_CONTROL1r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000600,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00210057, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002a00,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00570021, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004a00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00570021, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000700,
	0,
	1,
	soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002b00,
	0,
	1,
	soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004b00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080608,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_MPLSTPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16003000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16005300,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000900,
	0,
	1,
	soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000800,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002c00,
	0,
	2,
	soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004c00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208060e,
	0,
	2,
	soc_BFD_RX_UDP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080605,
	0,
	2,
	soc_BFD_RX_UDP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000500,
	0,
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002900,
	0,
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004900,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000c00,
	0,
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003200,
	0,
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009900,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BFD_VERSION_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003000,
	0,
	1,
	soc_BFD_VERSION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC1CREDITCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d3,
	0,
	2,
	soc_BFMC1CREDITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC2CREDITCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d4,
	0,
	2,
	soc_BFMC2CREDITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC3CREDITCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d5,
	0,
	2,
	soc_BFMC3CREDITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMCCLASSCONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x311,
	0,
	4,
	soc_BFMCCLASSCONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x801f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMCSHAPERCONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x310,
	0,
	2,
	soc_BFMCSHAPERCONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BHH_RX_ACH_TYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002900,
	0,
	1,
	soc_BHH_RX_ACH_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_DEBUG_DATAr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2022000,
	SOC_REG_FLAG_RO,
	1,
	soc_BISR_DEBUG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_LOAD_DONE_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2023000,
	SOC_REG_FLAG_RO,
	2,
	soc_BISR_LOAD_DONE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_LOAD_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2021c00,
	SOC_REG_FLAG_RO,
	7,
	soc_BISR_LOAD_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTADDRESSBITSNUMBERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67b,
	0,
	1,
	soc_BISTADDRESSBITSNUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBITMASKr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67f,
	0,
	1,
	soc_BISTBITMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBURSTMASK0r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67d,
	0,
	1,
	soc_BISTBURSTMASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBURSTMASK1r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67e,
	0,
	1,
	soc_BISTBURSTMASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTCONFIGr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003000,
	0,
	3,
	soc_BISTCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff0001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTCONFIG2r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003100,
	0,
	3,
	soc_BISTCONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00060202, 0x00000000)
	SOC_RESET_MASK_DEC(0x00070707, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTCONFIGURATIONSr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003300,
	0,
	12,
	soc_BISTCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTDATASHIFTMODOFFSETr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67c,
	0,
	1,
	soc_BISTDATASHIFTMODOFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTENDADDRESSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x678,
	0,
	1,
	soc_BISTENDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTENDADDRESS_BCM56450_A0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_BISTENDADDRESS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORADDRESSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x684,
	SOC_REG_FLAG_RO,
	1,
	soc_BISTERRORADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORBITCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x681,
	0,
	1,
	soc_BISTERRORBITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORBURSTCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x680,
	0,
	1,
	soc_BISTERRORBURSTCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORDATA1r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x685,
	SOC_REG_FLAG_RO,
	1,
	soc_BISTERRORDATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORDATA2r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x686,
	SOC_REG_FLAG_RO,
	1,
	soc_BISTERRORDATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERROROCCURREDr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x682,
	0,
	1,
	soc_BISTERROROCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTERROROCCURRED_BCM56450_A0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004b00,
	0,
	1,
	soc_BISTERROROCCURRED_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTFINISHEDr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x687,
	SOC_REG_FLAG_RO,
	1,
	soc_BISTFINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKERRORCOUNTERr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004900,
	0,
	1,
	soc_BISTFULLMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_BISTFULLMASKWORD0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD1r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004600,
	0,
	1,
	soc_BISTFULLMASKWORD1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD2r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004500,
	0,
	1,
	soc_BISTFULLMASKWORD2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD3r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004400,
	0,
	1,
	soc_BISTFULLMASKWORD3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD4r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004300,
	0,
	1,
	soc_BISTFULLMASKWORD4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD5r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004200,
	0,
	1,
	soc_BISTFULLMASKWORD5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD6r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004100,
	0,
	1,
	soc_BISTFULLMASKWORD6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTFULLMASKWORD7r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004000,
	0,
	1,
	soc_BISTFULLMASKWORD7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTGAPr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x66e,
	0,
	1,
	soc_BISTGAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTGENERALCONFIGURATIONSr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_BISTGENERALCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000070, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTGLOBALERRORCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x683,
	0,
	1,
	soc_BISTGLOBALERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTGLOBALERRORCOUNTER_BCM56450_A0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004c00,
	0,
	1,
	soc_BISTGLOBALERRORCOUNTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTINFINITETESTr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x66a,
	0,
	2,
	soc_BISTINFINITETESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTADDRERRr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004d00,
	0,
	1,
	soc_BISTLASTADDRERRr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005500,
	0,
	1,
	soc_BISTLASTDATAERRWORD0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD1r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005400,
	0,
	1,
	soc_BISTLASTDATAERRWORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD2r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005300,
	0,
	1,
	soc_BISTLASTDATAERRWORD2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD3r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005200,
	0,
	1,
	soc_BISTLASTDATAERRWORD3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD4r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005100,
	0,
	1,
	soc_BISTLASTDATAERRWORD4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD5r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2005000,
	0,
	1,
	soc_BISTLASTDATAERRWORD5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD6r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004f00,
	0,
	1,
	soc_BISTLASTDATAERRWORD6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD7r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004e00,
	0,
	1,
	soc_BISTLASTDATAERRWORD7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTNUMBEROFACTIONSr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_BISTNUMBEROFACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTOFFSETADDRESSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x679,
	0,
	1,
	soc_BISTOFFSETADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN0r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x66f,
	0,
	1,
	soc_BISTPATTERN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN1r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x670,
	0,
	1,
	soc_BISTPATTERN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN2r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x671,
	0,
	1,
	soc_BISTPATTERN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN3r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x672,
	0,
	1,
	soc_BISTPATTERN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN4r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x673,
	0,
	1,
	soc_BISTPATTERN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN5r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x674,
	0,
	1,
	soc_BISTPATTERN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN6r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x675,
	0,
	1,
	soc_BISTPATTERN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN7r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x676,
	0,
	1,
	soc_BISTPATTERN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003f00,
	0,
	1,
	soc_BISTPATTERNWORD0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD1r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_BISTPATTERNWORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD2r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003d00,
	0,
	1,
	soc_BISTPATTERNWORD2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD3r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_BISTPATTERNWORD3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD4r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003b00,
	0,
	1,
	soc_BISTPATTERNWORD4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD5r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_BISTPATTERNWORD5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD6r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_BISTPATTERNWORD6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTPATTERNWORD7r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_BISTPATTERNWORD7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTREADDELAYr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x66b,
	0,
	1,
	soc_BISTREADDELAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTREADNUMBERCONFIGURATIONREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x669,
	0,
	1,
	soc_BISTREADNUMBERCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTSINGLEBITMASKr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_BISTSINGLEBITMASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTSINGLEBITMASKERRORCOUNTERr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004a00,
	0,
	1,
	soc_BISTSINGLEBITMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTSTARTADDRESSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x677,
	0,
	1,
	soc_BISTSTARTADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTSTARTADDRESS_BCM56450_A0r */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2003500,
	0,
	1,
	soc_BISTSTARTADDRESS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BISTSTATUSESr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2004800,
	0,
	4,
	soc_BISTSTATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTTESTMODEr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x67a,
	0,
	5,
	soc_BISTTESTMODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011111, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTTHRESHOLDSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x66c,
	0,
	2,
	soc_BISTTHRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTWRITENUMBERCONFIGURATIONREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x668,
	0,
	1,
	soc_BISTWRITENUMBERCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_CONFIGURATIONSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1820,
	0,
	9,
	soc_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x013fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_ENDADDRESSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1823,
	0,
	1,
	soc_BIST_ENDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_ERROROCCURREDr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1843,
	0,
	1,
	soc_BIST_ERROROCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd8,
	0,
	6,
	soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bda,
	0,
	6,
	soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR2r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bdc,
	0,
	6,
	soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR3r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bde,
	0,
	6,
	soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd9,
	0,
	2,
	soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bdb,
	0,
	2,
	soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_2r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bdd,
	0,
	2,
	soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_3r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bdf,
	0,
	2,
	soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKERRORCOUNTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1841,
	0,
	1,
	soc_BIST_FULLMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD0r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183f,
	0,
	1,
	soc_BIST_FULLMASKWORD0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183e,
	0,
	1,
	soc_BIST_FULLMASKWORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD2r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183d,
	0,
	1,
	soc_BIST_FULLMASKWORD2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD3r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183c,
	0,
	1,
	soc_BIST_FULLMASKWORD3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD4r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183b,
	0,
	1,
	soc_BIST_FULLMASKWORD4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD5r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x183a,
	0,
	1,
	soc_BIST_FULLMASKWORD5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD6r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1839,
	0,
	1,
	soc_BIST_FULLMASKWORD6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD7r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1838,
	0,
	1,
	soc_BIST_FULLMASKWORD7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_GENERAL_CONFIGURATIONr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd0,
	0,
	6,
	soc_BIST_GENERAL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x17ffff73, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_GLOBALERRORCOUNTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1844,
	0,
	1,
	soc_BIST_GLOBALERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_NUMBEROFACTIONSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1821,
	0,
	1,
	soc_BIST_NUMBEROFACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD0r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1837,
	0,
	1,
	soc_BISTPATTERN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1836,
	0,
	1,
	soc_BISTPATTERN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD2r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1835,
	0,
	1,
	soc_BISTPATTERN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD3r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1834,
	0,
	1,
	soc_BISTPATTERN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD4r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1833,
	0,
	1,
	soc_BISTPATTERN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD5r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1832,
	0,
	1,
	soc_BISTPATTERN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD6r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1831,
	0,
	1,
	soc_BISTPATTERN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD7r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1830,
	0,
	1,
	soc_BISTPATTERN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be2,
	SOC_REG_FLAG_RO,
	2,
	soc_BIST_RX_COUNTERS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_2r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be3,
	SOC_REG_FLAG_RO,
	2,
	soc_BIST_RX_COUNTERS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_3r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be4,
	SOC_REG_FLAG_RO,
	2,
	soc_BIST_RX_COUNTERS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_FLOW_COUNTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be5,
	SOC_REG_FLAG_RO,
	1,
	soc_BIST_RX_FLOW_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_OK_BURSTS_COUNTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BIST_RX_OK_BURSTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_SHAPERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd1,
	0,
	4,
	soc_BIST_RX_SHAPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SEEDr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd7,
	0,
	1,
	soc_BIST_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SINGLEBITMASKr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1824,
	0,
	1,
	soc_BIST_SINGLEBITMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SINGLEBITMASKERRORCOUNTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1842,
	0,
	1,
	soc_BIST_SINGLEBITMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STARTADDRESSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1822,
	0,
	1,
	soc_BIST_STARTADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STATUSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4be6,
	SOC_REG_FLAG_RO,
	8,
	soc_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STATUSESr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1840,
	0,
	2,
	soc_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_ADDITIONAL_COUNTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd6,
	SOC_REG_FLAG_RO,
	2,
	soc_BIST_TX_ADDITIONAL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_BURSTS_COUNTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd4,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BIST_TX_BURSTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_BURSTS_THRESHOLDr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bd2,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BIST_TX_BURSTS_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xb,
	0,
	2,
	soc_BKPMETERINGBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x7,
	0,
	2,
	soc_BKPMETERINGBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x700,
	0,
	2,
	soc_BKPMETERINGBUCKET_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6,
	0,
	2,
	soc_BKPMETERINGBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000001,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	56,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x24000100,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	77,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56514_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc,
	0,
	2,
	soc_BKPMETERINGBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000001,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	16,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x24000100,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	59,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56800_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000001,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000008,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000001,
	0,
	3,
	soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xa,
	0,
	5,
	soc_BKPMETERINGCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000004,
	0,
	2,
	soc_BKPMETERINGCONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	56,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x24000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	77,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	16,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x24000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	59,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_BKPMETERINGCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x500,
	0,
	2,
	soc_BKPMETERINGCONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5,
	0,
	7,
	soc_BKPMETERINGCONFIG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5,
	0,
	2,
	soc_BKPMETERINGCONFIG_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xa,
	0,
	7,
	soc_BKPMETERINGCONFIG_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56514_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xa,
	0,
	2,
	soc_BKPMETERINGCONFIG_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56800_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	0,
	5,
	soc_BKPMETERINGCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x9000000,
	0,
	5,
	soc_BKPMETERINGCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00030000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xb,
	0,
	5,
	soc_BKPMETERINGCONFIG_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6,
	0,
	5,
	soc_BKPMETERINGCONFIG_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x600,
	0,
	5,
	soc_BKPMETERINGCONFIG_EXT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xa4,
	0,
	5,
	soc_BKPMETERINGCONFIG_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80006,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080014,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080016,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080011,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080014,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2024400,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80008,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080011,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080011,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080014,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080014,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_HIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80009,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80003,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80002,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2024200,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80002,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_HIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80005,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGWARNSTATUS0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080012,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x26001000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_64_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9080010,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKP_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8010b,
	0,
	2,
	soc_BKP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000a3b80, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08010c,
	0,
	1,
	soc_BKP_DISC_BMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080112,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080112,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080112,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HIr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080113,
	0,
	1,
	soc_BKP_DISC_BMAP_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HI_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080113,
	0,
	1,
	soc_BKP_DISC_BMAP_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HI_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080113,
	0,
	1,
	soc_BKP_DISC_BMAP_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITYr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000063,
	0,
	1,
	soc_BKP_DISC_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000080,
	0,
	1,
	soc_BKP_DISC_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001c00,
	0,
	1,
	soc_BKP_DISC_PRIORITY_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000063,
	0,
	1,
	soc_BKP_DISC_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000063,
	SOC_REG_FLAG_RO,
	1,
	soc_BKP_DISC_PRIORITY_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKP_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8010c,
	0,
	2,
	soc_BKP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS0_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	141,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS10_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x63,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	151,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS11_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x64,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	152,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS12_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x65,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	153,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS13_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x66,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	154,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS14_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x67,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	155,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS15_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x68,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	156,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS1_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	142,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS2_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	143,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS3_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	144,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS4_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	145,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS5_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	146,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS6_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	147,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS7_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x60,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	148,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS8_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x61,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	149,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS9_XOFF_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x62,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	150,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_CTRLr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_BMAC_PFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_DA_HIr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BMAC_PFC_DA_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_DA_LOr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BMAC_PFC_DA_LOr_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_OPCODEr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BMAC_PFC_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_TYPEr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BMAC_PFC_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BOMr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5211,
	0,
	13,
	soc_BOMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf1ffff77, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_CONFIG0r */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80000,
	0,
	4,
	soc_BP_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DEBUGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_BP_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP4_TMr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000f,
	0,
	2,
	soc_BP_DP_XP4_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP5_TMr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80010,
	0,
	2,
	soc_BP_DP_XP5_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP6_TMr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80011,
	0,
	2,
	soc_BP_DP_XP6_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP7_TMr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_BP_DP_XP7_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_DEBUGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80013,
	0,
	8,
	soc_BP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_ERRORr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80014,
	0,
	8,
	soc_BP_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_ERROR_MASKr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80015,
	0,
	8,
	soc_BP_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_STATUS0r */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80016,
	0,
	2,
	soc_BP_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_STATUS1r */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80017,
	0,
	2,
	soc_BP_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ERRORr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80009,
	0,
	12,
	soc_BP_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ERROR_MASKr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000a,
	0,
	12,
	soc_BP_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_DP_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80001,
	0,
	2,
	soc_BP_XP4_DP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_FC_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80005,
	0,
	3,
	soc_BP_XP4_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_RECEIVE_FC_MSGSr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000b,
	0,
	1,
	soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_DP_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80002,
	0,
	2,
	soc_BP_XP4_DP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_FC_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80006,
	0,
	3,
	soc_BP_XP4_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_RECEIVE_FC_MSGSr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000c,
	0,
	1,
	soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_DP_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80003,
	0,
	2,
	soc_BP_XP4_DP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_FC_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80007,
	0,
	3,
	soc_BP_XP4_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_RECEIVE_FC_MSGSr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000d,
	0,
	1,
	soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_DP_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80004,
	0,
	2,
	soc_BP_XP4_DP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_FC_CONFIGr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x80008,
	0,
	3,
	soc_BP_XP4_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_RECEIVE_FC_MSGSr */
	soc_block_list[29],
	soc_genreg,
	1,
	0x8000e,
	0,
	1,
	soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr */
	soc_block_list[120],
	soc_genreg,
	1,
	0xb2,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xb0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	14,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x002a01d5, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
	soc_block_list[120],
	soc_genreg,
	4,
	0xb0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	16,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r */
	soc_block_list[120],
	soc_genreg,
	1,
	0xb0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
	19,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00b4a550, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BEC_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BEC_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1a4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMACH_BEC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BER_GEN_BITMAPr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x9b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_BER_GEN_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BER_GEN_PERIODr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x9a,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_BER_GEN_PERIODr_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_CNTRL_INTRLVD_MODE_REGr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x22,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_CONTROL_CELL_BURST_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_ADDRr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_CNTr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1dd,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1df,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_ADDRr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e2,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_CNTr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1de,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_EDS_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xb8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	14,
	soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_EDS_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xd0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	5,
	soc_BRDC_FMACH_EDS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ERROR_INITIATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1e4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ERROR_INITIATION_DATAr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_CONFIGURATION_Ar */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1da,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
	SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_CONFIGURATION_Br */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1db,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_STATUSr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1dc,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_FBIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xa4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	8,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
	soc_block_list[120],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	11,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
	soc_block_list[120],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	12,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_COUNT_CONTROLr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_GTIMERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMACH_FMAL_STATISTICS_GTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_OUTPUT_CONTROLr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_CONFIGURATION_BERr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xf0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
	SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr_fields,
	SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x110,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	17,
	soc_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_RX_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x130,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMACH_FPS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_TX_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x120,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMACH_FPS_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_WO,
	13,
	soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
	SOC_RESET_MASK_DEC(0x07780f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
	SOC_RESET_MASK_DEC(0x06780f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1d7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Ar */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
	SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Br */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
	SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GTIMER_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x56,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GTIMER_TRIGGERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x57,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	9,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_1r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x11,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_3r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_4r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x14,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_5r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x15,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_6r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x16,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_7r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_8r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_9r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x19,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	9,
	soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_1r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_2r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_3r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_4r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x4,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_5r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x5,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_6r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x6,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_7r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_8r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x8,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_9r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x9,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_RX_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x164,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMACH_KPCS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_RX_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_RX_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMACH_KPCS_TEST_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_TX_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LEAKY_BUCKETr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x70,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMACH_LEAKY_BUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LEAKY_BUCKET_CONTROL_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
	SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LFEC_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0xe0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x64,
	SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x21,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_LOOPBACK_ENABLE_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_RECEIVE_RESET_REGISTERr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0050r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x50,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0051r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x51,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0052r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x52,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0054r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x54,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0065r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x65,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_REG_0065r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0066r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x66,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0066r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0096r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0096r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0098r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMACH_REG_0098r_fields,
	SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0099r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x99,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0099r_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0140r */
	soc_block_list[120],
	soc_genreg,
	4,
	0x140,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_BRDC_FMACH_REG_0140r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005Ar */
	soc_block_list[120],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005A_BCM88750_B0r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005Br */
	soc_block_list[120],
	soc_genreg,
	1,
	0x5b,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01A8r */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMAC_REG_01A8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01ACr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1ac,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMACH_REG_01ACr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01E9r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e9,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EAr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1ea,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EBr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1eb,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01ECr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1ec,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01ECr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EDr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1ed,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EEr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1ee,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EFr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1ef,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01FAr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1fa,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_01FAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_1E8r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x1e8,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01ECr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SBUS_BROADCAST_IDr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x55,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SBUS_LAST_IN_CHAINr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x58,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SPARE_REGISTER_3r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x53,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TEST_CONFIGURATIONr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TEST_STATUSr */
	soc_block_list[120],
	soc_genreg,
	4,
	0x1b4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMACH_TEST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TX_CELL_LIMITr */
	soc_block_list[120],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TX_CELL_LIMIT_BCM88750_B0r */
	soc_block_list[120],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_TX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_ACCESS_READ_DATAr */
	soc_block_list[118],
	soc_genreg,
	1,
	0xb2,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_ACCESS_TRIGGERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xb0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	14,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x002a01d5, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
	soc_block_list[118],
	soc_genreg,
	4,
	0xb0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	16,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r */
	soc_block_list[118],
	soc_genreg,
	1,
	0xb0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
	19,
	soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00b4a550, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BEC_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BEC_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1a4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMACH_BEC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BER_GEN_BITMAPr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x9b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_BER_GEN_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BER_GEN_PERIODr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x9a,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_BER_GEN_PERIODr_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_CNTRL_INTRLVD_MODE_REGr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x22,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_CONTROL_CELL_BURST_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_ADDRr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_CNTr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1dd,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1df,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_ADDRr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e2,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_CNTr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1de,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_EDS_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xb8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	14,
	soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_EDS_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xd0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	5,
	soc_BRDC_FMACH_EDS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ERROR_INITIATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1e4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ERROR_INITIATION_DATAr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_CONFIGURATION_Ar */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1da,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
	SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_CONFIGURATION_Br */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1db,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_STATUSr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1dc,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_FBIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xa4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	8,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
	soc_block_list[118],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	11,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
	soc_block_list[118],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	12,
	soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_COUNT_CONTROLr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_GTIMERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMACH_FMAL_STATISTICS_GTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_OUTPUTr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_OUTPUT_CONTROLr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_CONFIGURATION_BERr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xf0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
	SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_CONFIGURATION_RX_SYNCr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr_fields,
	SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_RX_FEC_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x110,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	17,
	soc_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_RX_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x130,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMACH_FPS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_TX_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x120,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMACH_FPS_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_GENERAL_CONFIGURATION_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_WO,
	13,
	soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
	SOC_RESET_MASK_DEC(0x07780f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
	SOC_RESET_MASK_DEC(0x06780f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1d7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Ar */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
	SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Br */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
	SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GTIMER_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x56,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GTIMER_TRIGGERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x57,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	9,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_1r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x11,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_2r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_3r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_4r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x14,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_5r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x15,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_6r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x16,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_7r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_8r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_9r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x19,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	9,
	soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_1r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_2r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_3r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_4r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x4,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_5r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x5,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_6r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x6,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_7r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_8r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x8,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_9r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x9,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_RX_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x164,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMACH_KPCS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_RX_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_RX_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMACH_KPCS_TEST_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_TX_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LEAKY_BUCKETr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x70,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMACH_LEAKY_BUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LEAKY_BUCKET_CONTROL_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
	SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LFEC_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0xe0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x64,
	SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x21,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_LOOPBACK_ENABLE_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_RECEIVE_RESET_REGISTERr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0050r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x50,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0051r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x51,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0052r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x52,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0054r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x54,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0065r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x65,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_REG_0065r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0066r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x66,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0066r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0096r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0096r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0098r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMACH_REG_0098r_fields,
	SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0099r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x99,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0099r_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0140r */
	soc_block_list[118],
	soc_genreg,
	4,
	0x140,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_BRDC_FMACH_REG_0140r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005Ar */
	soc_block_list[118],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005A_BCM88750_B0r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005Br */
	soc_block_list[118],
	soc_genreg,
	1,
	0x5b,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01A8r */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMAC_REG_01A8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01ACr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1ac,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMACH_REG_01ACr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01E9r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e9,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EAr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1ea,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EBr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1eb,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01ECr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1ec,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01ECr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EDr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1ed,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMACH_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EEr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1ee,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EFr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1ef,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01FAr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1fa,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMACH_REG_01FAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_1E8r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x1e8,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_01ECr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SBUS_BROADCAST_IDr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x55,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SBUS_LAST_IN_CHAINr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x58,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SPARE_REGISTER_3r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x53,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TEST_CONFIGURATIONr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TEST_STATUSr */
	soc_block_list[118],
	soc_genreg,
	4,
	0x1b4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMACH_TEST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TX_CELL_LIMITr */
	soc_block_list[118],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TX_CELL_LIMIT_BCM88750_B0r */
	soc_block_list[118],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMACH_TX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xb0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	16,
	soc_BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BEC_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BEC_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1a4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMAC_BEC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_BITMAPr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x9b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_BER_GEN_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_PERIODr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x9a,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_BER_GEN_PERIODr_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x32,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_ADDRr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_CNTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1dd,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1df,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_ADDRr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1e2,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_CNTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1de,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_WO,
	12,
	soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_EDS_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xb8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	14,
	soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_EDS_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xd0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	5,
	soc_BRDC_FMAC_EDS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ERROR_INITIATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1e4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ERROR_INITIATION_DATAr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x65,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x66,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_Ar */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1da,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
	SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_Br */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1db,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_STATUSr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1dc,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_FBIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xa4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xa0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_GTIMERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMAC_FMAL_STATISTICS_GTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_BERr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xf0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
	SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr_fields,
	SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x110,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	17,
	soc_BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x130,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_FPS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_TX_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x120,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_BRDC_FMAC_FPS_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_WO,
	14,
	soc_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
	SOC_RESET_MASK_DEC(0x07f80f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1d7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
	SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
	SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x56,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_TRIGGERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x57,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	9,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x11,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x14,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x15,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x16,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x19,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	9,
	soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_1r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_2r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_3r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_4r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x4,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_5r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x5,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_6r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x6,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_7r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_8r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x8,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_9r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x9,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	2,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1b,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1c,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1d,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1e,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x21,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x22,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x23,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FMAC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_RX_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x164,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMAC_KPCS_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMAC_KPCS_TEST_RX_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	7,
	soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKETr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x70,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMAC_LEAKY_BUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
	SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LFEC_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0xe0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	10,
	soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x64,
	SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x31,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x30,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_RECEIVE_RESET_REGISTERr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0050r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x50,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0051r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x51,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0052r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x52,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0053r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x53,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0053r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0054r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x54,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0058r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x58,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0068r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x68,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0068r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0096r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0096r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0098r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_WO,
	8,
	soc_BRDC_FMAC_REG_0098r_fields,
	SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0099r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x99,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_0099r_fields,
	SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0140r */
	soc_block_list[69],
	soc_genreg,
	4,
	0x140,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_BRDC_FMAC_REG_0140r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Ar */
	soc_block_list[69],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Br */
	soc_block_list[69],
	soc_genreg,
	1,
	0x5b,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FMAC_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Cr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x5c,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_005Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01A8r */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FMAC_REG_01A8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01ACr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1ac,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMAC_REG_01ACr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01FAr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x1fa,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMAC_REG_01FAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SBUS_BROADCAST_IDr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x55,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMAC_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SPARE_REGISTER_2r */
	soc_block_list[69],
	soc_genreg,
	1,
	0x52,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FMAC_SPARE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TEST_CONFIGURATIONr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TEST_STATUSr */
	soc_block_list[69],
	soc_genreg,
	4,
	0x1b4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FMAC_TEST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TX_CELL_LIMITr */
	soc_block_list[69],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMANDr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x80,
	SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FSRD_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x41,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_WO,
	5,
	soc_BRDC_FSRD_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x30,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_MASK_REGISTERr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	4,
	soc_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTERr */
	soc_block_list[72],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FSRD_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	4,
	soc_BRDC_FSRD_INTERRUPT_REGISTER_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_TESTr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FSRD_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr */
	soc_block_list[72],
	soc_genreg,
	3,
	0x11,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	4,
	0x11,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
	soc_block_list[72],
	soc_genreg,
	4,
	0x11,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr */
	soc_block_list[72],
	soc_genreg,
	3,
	0x1,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	4,
	0x1,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr */
	soc_block_list[72],
	soc_genreg,
	3,
	0x1b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0050r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x50,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0051r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x51,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0052r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x52,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0053r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x53,
	SOC_REG_FLAG_WO,
	1,
	soc_OCCG_REG_0053r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0054r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x54,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0058r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x58,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0084r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0087r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0090r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0091r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0092r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0170r */
	soc_block_list[72],
	soc_genreg,
	3,
	0x170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FSRD_REG_0170r_fields,
	SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb0,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B1r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B2r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb2,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B3r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B4r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb4,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B5r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B6r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb6,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B7r */
	soc_block_list[72],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01E9r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1e9,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EAr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1ea,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EBr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1eb,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01ECr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1ec,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EDr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1ed,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EEr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1ee,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EFr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1ef,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1f0,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F1r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1f1,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_01E9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F2r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1f2,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F3r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1f3,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_01EBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_1E8r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x1e8,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_BROADCAST_IDr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x55,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SPARE_REGISTER_3r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SPARE_REGISTER_3_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x53,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_SPARE_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRLr */
	soc_block_list[72],
	soc_genreg,
	3,
	0x160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	12,
	soc_BRDC_FSRD_SRD_QUAD_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRL_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	4,
	0x60,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	12,
	soc_BRDC_FSRD_SRD_QUAD_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr */
	soc_block_list[72],
	soc_genreg,
	4,
	0x70,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr_fields,
	SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUSr */
	soc_block_list[72],
	soc_genreg,
	3,
	0x178,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FSRD_SRD_QUAD_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUS_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	4,
	0x78,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_BRDC_FSRD_SRD_QUAD_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESSr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FSRD_WC_UC_MEM_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x80,
	SOC_REG_FLAG_WO,
	6,
	soc_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr */
	soc_block_list[72],
	soc_genreg,
	1,
	0x181,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r */
	soc_block_list[72],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xb400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xb300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xb200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xb100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9c00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_802_1X_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9b00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_802_1X_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9a00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_802_1X_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9900000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_802_1X_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_ARP_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5f00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_ARP_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5e00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_ARP_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5d00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_ARP_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_CLIENT_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7f00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7e00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_SERVER_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7d00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8c00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8b00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8a00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_CLIENT_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8900000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8800000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8700000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8600000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_SERVER_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8500000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ENABLE_COMPATIBLE_MCr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_ENABLE_COMPATIBLE_MCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_FORWARDING_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_FORWARDING_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6800000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6700000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6600000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6500000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6c00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6b00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6a00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6900000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6f00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6e00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_UNDEFINED_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6d00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IIF_INACTIVE_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9f00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9e00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IIF_INACTIVE_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9d00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_IIF_INACTIVE_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_L3_IIF_DEFAULT_VALUEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5c00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_L3_IIF_DEFAULT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MC_MY_MAC0r */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5000000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MC_MY_MAC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MC_MY_MAC1r */
	soc_block_list[86],
	soc_genreg,
	1,
	0x5100000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MC_MY_MAC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7800000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7700000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7600000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7500000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7c00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7b00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7a00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_UNDEFINED_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x7900000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_IP1r */
	soc_block_list[86],
	soc_genreg,
	1,
	0x200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_IP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_IP2r */
	soc_block_list[86],
	soc_genreg,
	1,
	0x300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_IP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x6100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_MY_ARP_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8f00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8e00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_RIF_NOT_VALID_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x8d00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xac00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xab00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xaa00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_MC_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa900000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xb000000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xaf00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xae00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_UC_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xad00000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9800000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9700000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9600000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_EQUALS_DA_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9500000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_MC_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_MC_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_MC_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0x9100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_SA_MC_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa400000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa300000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa200000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_BLOCK_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa100000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa800000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa700000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_TRAP_CODEr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa600000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_LEARN_TRAP_CODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHr */
	soc_block_list[86],
	soc_genreg,
	1,
	0xa500000,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BSAr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3ab3,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_BSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_CTRLr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80214,
	0,
	13,
	soc_BSAFE_GLB_CMD_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_INr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80218,
	0,
	1,
	soc_BSAFE_GLB_CMD_DATA_INr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_OUTr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x8021c,
	SOC_REG_FLAG_RO,
	1,
	soc_BSAFE_GLB_CMD_DATA_OUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_DEV_STATUSr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80210,
	SOC_REG_FLAG_RO,
	7,
	soc_BSAFE_GLB_DEV_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_DEV_STATUS_BCM56800_A0r */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80210,
	SOC_REG_FLAG_RO,
	8,
	soc_BSAFE_GLB_DEV_STATUS_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_INT_CTRLr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80220,
	0,
	8,
	soc_BSAFE_GLB_INT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_INT_CTRL_BCM56800_A0r */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80220,
	0,
	8,
	soc_BSAFE_GLB_INT_CTRL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_MEM_PARAMr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80224,
	0,
	5,
	soc_BSAFE_GLB_MEM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_MEM_TST_CTLr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80228,
	0,
	2,
	soc_BSAFE_GLB_MEM_TST_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PRESCALEr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80204,
	SOC_REG_FLAG_RO,
	2,
	soc_BSAFE_GLB_PRESCALEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PROD_CFGr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x8020c,
	SOC_REG_FLAG_RO,
	1,
	soc_BSAFE_GLB_PROD_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PROD_CFG_BCM56314_A0r */
	soc_block_list[8],
	soc_genreg,
	1,
	0x8020c,
	SOC_REG_FLAG_RO,
	6,
	soc_BSAFE_GLB_PROD_CFG_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_TIMERr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80200,
	SOC_REG_FLAG_RO,
	1,
	soc_BSAFE_GLB_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_UHSM_CFGr */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80208,
	SOC_REG_FLAG_RO,
	1,
	soc_BSAFE_GLB_UHSM_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_UHSM_CFG_BCM56800_A0r */
	soc_block_list[8],
	soc_genreg,
	1,
	0x80208,
	SOC_REG_FLAG_RO,
	2,
	soc_BSAFE_GLB_UHSM_CFG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_SNAPSHOT_ACTION_ENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000800,
	0,
	3,
	soc_BST_SNAPSHOT_ACTION_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_TRACKING_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000900,
	0,
	3,
	soc_BST_TRACKING_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BST_TRACKING_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000800,
	0,
	3,
	soc_BST_TRACKING_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_TRACKING_ENABLE_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000700,
	0,
	3,
	soc_BST_TRACKING_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BUCKET_ECCr */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa000038,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208010a,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_CELL_LIMIT_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208010a,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa010a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa010a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208010a,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHAREDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208010e,
	0,
	1,
	soc_BUFFER_CELL_LIMIT_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208010e,
	0,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa010e00,
	0,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa010e00,
	0,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208010e,
	0,
	1,
	soc_BUFFER_CELL_LIMIT_SP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_PACKET_LIMIT_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208010f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUFFER_PACKET_LIMIT_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_PACKET_LIMIT_SP_SHAREDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080113,
	0,
	1,
	soc_BUFFER_PACKET_LIMIT_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BUF_CFGr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56002000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_BUF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BYPASSSYSTEMVSIEMr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5a50,
	0,
	1,
	soc_BYPASSSYSTEMVSIEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BYTEACCESSORDERr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_RO,
	4,
	soc_BYTEACCESSORDERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

