---
title: RISC-V
---

# [RISC-V](https://en.wikipedia.org/wiki/RISC-V)

## Links

- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md)
- [rv8](https://github.com/rv8-io/rv8) - RISC-V simulator for x86-64. ([HN](https://news.ycombinator.com/item?id=21802302))
- [RISC-V Stumbling Blocks (2020)](https://x86.lol/generic/2020/01/01/riscv-intro.html)
- [RISC-V Specification in Coq](https://github.com/mit-plv/riscv-coq)
- [Formal Specification of RISC-V ISA in Kami](https://github.com/sifive/RiscvSpecFormal)
- [RISC-V Software Ecosystem Overview](https://github.com/riscv/riscv-software-list)
- [Verified seL4 on secure RISC-V processors - Gernot Heiser (2020)](https://www.youtube.com/watch?v=wJ96s3pNtI0) ([Paper](https://ts.data61.csiro.au/publications/csiroabstracts/Heiser_20.abstract.pml)) ([HN](https://news.ycombinator.com/item?id=23923090)) ([Lobsters](https://lobste.rs/s/gp9e88/verified_sel4_on_secure_risc_v_processors))
- [SiFive](https://www.sifive.com/) - Design RISC-V CPUs in an hour. Get custom SoCs designed in weeks, not months.
- [Rust on Risc-V (VexRiscv) on SpinalHDL with SymbiFlow on the Hackaday Supercon Badge (2020)](https://craigjb.com/2020/01/22/ecp5/)
- [vanadinite](https://github.com/repnop/vanadinite) - RISC-V OS written in Rust.
- [RISC-V Debug Specification](https://github.com/riscv/riscv-debug-spec)
- [Krste Asanović Videos](https://people.eecs.berkeley.edu/~krste/videos.html)
- [Krste Asanović Publications](https://people.eecs.berkeley.edu/~krste/publications.html)
- [riscv-rust](https://github.com/takahirox/riscv-rust) - RISC-V processor emulator written in Rust.
- [Sipeed Maixduino RISC-V board](http://www.ulisp.com/show?30X8)
- [Learning embedded Rust by building RISC-V-powered robot (2020)](https://k155la3.blog/2020/03/21/learning-embedded-rust-by-building-riscv-powered-robot-part-1/) ([Lobsters](https://lobste.rs/s/ar5lfs/learning_embedded_rust_by_building_risc_v))
- [rvemu](https://github.com/d0iasm/rvemu) - RISC-V Online Emulataor.
- [Overview of RISC-V Instruction Set Architecture](https://web.cecs.pdx.edu/~harry/riscv/)
- [RISC-V LLVM](https://github.com/lowRISC/riscv-llvm) - Hosts a series of patches implementing a RISC-V backend for LLVM as well as initial tutorial material.
- [lowRISC](https://www.lowrisc.org/) - Develop and maintain open source silicon designs and tools.
- [RISC-V Assemly Language Programming book](https://github.com/johnwinans/rvalp)
- [Bare metal RISC-V programming in Go (2020)](https://embeddedgo.github.io/2020/05/31/bare_metal_programming_risc-v_in_go.html)
- [Awesome RISC-V](https://github.com/drom/awesome-riscv) - Curated list of awesome RISC-V implementations.
- [seL4 is verified on RISC-V! (2020)](https://microkerneldude.wordpress.com/2020/06/09/sel4-is-verified-on-risc-v/) ([Lobsters](https://lobste.rs/s/2nnrmh/sel4_is_verified_on_risc_v))
- [RISC-V CPU](https://github.com/openhwgroup/cva6) - Open source CPU capable of booting Linux. ([HN](https://news.ycombinator.com/item?id=23768080))
- [Will RISC-V Revolutionize Computing?](https://cacm.acm.org/magazines/2020/5/244325-will-risc-v-revolutionize-computing/fulltext) ([Lobsters](https://lobste.rs/s/icegvf/will_risc_v_revolutionize_computing))
- [Vulcan](https://github.com/vmmc2/Vulcan) - RISC-V Instruction Set Simulator Built For Education.
- [Ripes](https://github.com/mortbopet/Ripes) - Graphical processor simulator and assembly editor for the RISC-V ISA.
- [SiFive Core IP 20G1](https://www.sifive.com/blog/sifive-core-ip-20g1) ([HN](https://news.ycombinator.com/item?id=23983704))
- [RISC-V from scratch](https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html) ([Code](https://github.com/twilco/riscv-from-scratch))
- [PicoRio Linux RISC-V SBC is an open-source alternative to Raspberry Pi board (2020)](https://www.cnx-software.com/2020/09/04/picorio-linux-risc-v-sbc-is-an-open-source-alternative-to-raspberry-pi-board/) ([HN](https://news.ycombinator.com/item?id=24378758))
- [PicoRV32](https://github.com/cliffordwolf/picorv32) - Size-Optimized RISC-V CPU.
- [SERV](https://github.com/olofk/serv) - Award-winning bit-serial RISC-V core.
- [SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf) - FuseSoC-based SoC for the SweRV RISC-V core.
- [mor1kx](https://github.com/openrisc/mor1kx) - OpenRISC 1000 processor IP core.
- [RISC-V's Expanding Footprint (2020)](https://semiengineering.com/where-risc-v-is-gaining-traction/)
- [Riding the RISC-V wave (2020)](https://semiengineering.com/riding-the-risc-v-wave/) ([HN](https://news.ycombinator.com/item?id=24460383))
- [RIOS Lab](https://rioslab.org/) - Developing open source IP and software that helps make the RISC-V ecosystem world-class.
- [RISC-V: What’s Missing and Who’s Competing (2020)](https://semiengineering.com/risc-v-whats-missing-and-whos-competing/) ([HN](https://news.ycombinator.com/item?id=24602264))
- [Bluespec](https://bluespec.com/) - Open Source RISC-V Cores and Tools.
- [Bluespec Compiler](https://github.com/B-Lang-org/bsc) - Compiler, simulator, and tools for the Bluespec Hardware Description Language. ([Contributed libraries and utilities](https://github.com/B-Lang-org/bsc-contrib))
- [DANA](https://github.com/bu-icsg/dana) - Chisel3 implementation of a fully connected neural network accelerator, DANA, supporting inference or learning.
- [Writing a RISC-V Emulator from Scratch in 10 Steps](https://github.com/d0iasm/book.rvemu)
- [Modernising RISC OS in 2020: is there hope for the ancient ARM OS? (2020)](https://liam-on-linux.livejournal.com/73983.html) ([Lobsters](https://lobste.rs/s/wh5bzl/modernising_risc_os_2020_is_there_hope_for))
- [Tockilator](https://github.com/oxidecomputer/tockilator) - Deducing Tock execution flows from Ibex Verilator traces.
- [Lecture notes on RISC-V assembly](https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/) ([HN](https://news.ycombinator.com/item?id=24810604))
- [narvie](https://github.com/physical-computation/narvie) - Native REPL for RISC-V Instructions.
- [OCaml RISC-V Extension](https://github.com/patricoferris/riscv-o-spec)
- [Parsing RISC-V assembly (2020)](https://web.eecs.utk.edu/~azh/blog/parsingriscv.html)
- [RISC-V Core](https://github.com/ultraembedded/riscv) - 32-bit RISC-V core written in Verilog and an instruction set simulator supporting RV32IM.
- [biRISC-V](https://github.com/ultraembedded/biriscv) - 32-bit dual issue RISC-V CPU.
- [Understanding Non-Local Jumps (setjmp/longjmp) in RISC-V Assembly (2020)](https://danielmangum.com/posts/non-local-jumps-riscv/)
- [Tinsel](https://github.com/POETSII/tinsel) - RISC-V-based manythread message-passing architecture designed for FPGA clusters.
- [Zip CPU](https://github.com/ZipCPU/zipcpu) - Small, light weight, RISC CPU soft core. ([Web](https://zipcpu.com/about/))
- [ex-ARM engineer critiques RISC-V](https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68) ([HN](https://news.ycombinator.com/item?id=24958423))
- [Precursor](https://www.crowdsupply.com/sutajio-kosagi/precursor) - Mobile, Open Hardware, RISC-V System-on-Chip (SoC) Development Kit. ([Precursor: From Boot to Root](https://www.bunniestudios.com/blog/?p=6336))
- [Dynamic Binary Translation (RISC-V -> x86)](https://github.com/ria-jit/ria-jit) - Make RISC-V code executable on the x86-64 ISA by means of dynamic binary translation.
- [Western Digital SweRV RISC-V Core](https://github.com/chipsalliance/Cores-SweRV) ([HN](https://news.ycombinator.com/item?id=25002448))
- [RISC-V Cores and SoC Overview](https://github.com/riscv/riscv-cores-list)
- [Getting Graphical Output from our Custom RISC-V Operating System in Rust (2020)](https://blog.stephenmarz.com/2020/11/11/risc-v-os-using-rust-graphics/)
- [Linux on LiteX-VexRiscv](https://github.com/litex-hub/linux-on-litex-vexriscv)
- [rvddt](https://github.com/johnwinans/rvddt) - RISC-V Dynamic Debugging Tool.
- [Jonesforth RISC-V](https://github.com/jjyr/jonesforth_riscv) - RISC-V implementation of Jones forth.
- [RISCV-DV](https://github.com/google/riscv-dv) - SV/UVM based open-source instruction generator for RISC-V processor verification.
- [venus](https://www.kvakil.me/venus/) - RISC-V instruction set simulator built for education. ([Code](https://github.com/kvakil/venus))
- [RISC-V Reference Card](https://github.com/jameslzhu/riscv-card) ([PDF](https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf))
- [What do RISC and CISC mean in 2020?](https://medium.com/swlh/what-does-risc-and-cisc-mean-in-2020-7b4d42c9a9de) ([HN](https://news.ycombinator.com/item?id=25159704))
- [SERV](https://github.com/olofk/serv) - SErial RISC-V CPU.
- [RISC-V Educational Materials](https://github.com/riscv/educational-materials)
- [Do Some ARM (2018)](https://medium.com/@simonhallam/do-some-arm-c7ddc2d59202)
- [The Genius of RISC-V Microprocessors (2020)](https://erik-engheim.medium.com/the-genius-of-risc-v-microprocessors-b19d735abaa6) ([Lobsters](https://lobste.rs/s/ar3phv/genius_risc_v_microprocessors))
- [Swimmer-RISCV](https://github.com/msyksphinz-self/swimmer_riscv) - Instruction set simulator for RISC-V.
- [Dydra](https://github.com/msyksphinz-self/dydra) - Instruction set emulator written in Rust, now supports RISC-V as guest ISA, x86-64 as host ISA.
- [RSD](https://github.com/rsd-devel/rsd) - RISC-V Out-of-Order Superscalar Processor. ([HN](https://news.ycombinator.com/item?id=25644678))
- [v8-riscv](https://github.com/v8-riscv/v8) - Port of JavaScript V8 engine to RISC-V. ([HN](https://news.ycombinator.com/item?id=25663403))
- [RISC-V isn't as interesting as you think (2021)](https://sporks.space/2021/02/01/risc-v-isnt-as-interesting-as-you-think/) ([Lobsters](https://lobste.rs/s/wzdymn/risc_v_isn_t_as_interesting_as_you_think)) ([HN](https://news.ycombinator.com/item?id=26001972))
- [Rocket Chip Generator](https://github.com/chipsalliance/rocket-chip) - Contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core.
- [Designing a RISC-V CPU (2021)](https://mcla.ug/blog/risc-v-cpu-part-1.html) ([HN](https://news.ycombinator.com/item?id=26164574))
- [RISC-V assembler in Tcl](https://github.com/jbroll/riscv-asm)
- [RISC-V Getting Started Guide](https://risc-v-getting-started-guide.readthedocs.io/en/latest/) ([Code](https://github.com/riscv/risc-v-getting-started-guide))
- [Lion: A formally verified, 5-stage pipeline RISC-V core](https://github.com/standardsemiconductor/lion) ([HN](https://news.ycombinator.com/item?id=26341055))
- [R2VM](https://github.com/nbdd0121/r2vm) - Rust RISC-V Virtual Machine.
- [What happens when you load into x0 on RISC-V? (2021)](https://commaok.xyz/post/riscv_isa_blog_post/)
- [RARS](https://github.com/TheThirdOne/rars) - RISC-V Assembler and Runtime Simulator.
- [RustSBI](https://github.com/luojia65/rustsbi) - RISC-V Supervisor Binary Interface (SBI) implementation in Rust; runs on M-mode.
- [Spike RISC-V ISA Simulator](https://github.com/riscv/riscv-isa-sim)
- [Examples of RISC-V Assembly Programs](https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/) ([HN](https://news.ycombinator.com/item?id=26946993))
- [RISC-V ELF psABI Document](https://github.com/riscv/riscv-elf-psabi-doc) - Processor-specific application binary interface document for RISC-V.
- [riscv-mini](https://github.com/ucb-bar/riscv-mini) - Simple RISC-V 3-stage pipeline written in Chisel.
- [BlackParrot](https://github.com/black-parrot/black-parrot) - Linux-Capable Accelerator Host RISC-V Multicore.
- [Build a RISC-V CPU From Scratch (2021)](https://spectrum.ieee.org/geek-life/hands-on/build-a-riscv-cpu-from-scratch) ([HN](https://news.ycombinator.com/item?id=27289213))
- [NEORV32 RISC-V Processor](https://github.com/stnolting/neorv32) - Size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL. ([HN](https://news.ycombinator.com/item?id=27343948))
- [RISC-V Adventures: Lightening](https://ekaitz.elenq.tech/lightening.html) ([Part 2](https://ekaitz.elenq.tech/hex0.html))
- [RISC-V Supervisor Binary Interface Spec](https://github.com/riscv/riscv-sbi-doc)
- [George Hotz | twitchcore: a little RISC-V core | in Python | in Verilog | on FPGA (2021)](https://www.youtube.com/watch?v=camQ9QeBY9Q)
- [XiangShan](https://github.com/OpenXiangShan/XiangShan) - Open-source high-performance RISC-V processor.
- [XiangShan open-source 64-bit RISC-V processor to rival Arm Cortex-A76 (2021)](https://www.cnx-software.com/2021/07/05/xiangshan-open-source-64-bit-risc-v-processor-rival-arm-cortex-a76/) ([HN](https://news.ycombinator.com/item?id=27737718))
- [RISC-V Bytes](https://danielmangum.com/categories/risc-v-bytes/)
- [RVVM](https://github.com/lekkit/rvvm) - RISC-V Virtual Machine. ([HN](https://news.ycombinator.com/item?id=27918744))
- [seL4 Integrity Enforcement Proved for RISC-V (2021)](https://microkerneldude.wordpress.com/2021/08/04/sel4-integrity-enforcement-proved-for-risc-v/)
- [VexRiscv, OpenOCD, and Traps (2021)](https://tomverbeure.github.io/2021/07/18/VexRiscv-OpenOCD-and-Traps.html) ([Code](https://github.com/tomverbeure/vexriscv_ocd_blog))
- [Learning how to make RISC-V 32bit CPU with Chisel](https://github.com/rhysd/riscv32-cpu-chisel)
- [Linux in a Pixel Shader – A RISC-V Emulator for VRChat (2021)](https://blog.pimaker.at/texts/rvc1/) ([HN](https://news.ycombinator.com/item?id=28312632))
- [rvc](https://github.com/PiMaker/rvc) - 32-bit RISC-V emulator in a shader (and C).
- [Building a RISC-V CPU Core](https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core)
- [Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip (2021)](https://www.esperanto.ai/wp-content/uploads/2021/08/HC2021.Esperanto.Ditzel.Final_.pdf)
- [RISC-V Cryptography Extension](https://github.com/riscv/riscv-crypto) ([HN](https://news.ycombinator.com/item?id=28394597))
- [RISC-V Wiki](https://wiki.riscv.org/display/TECH/GitHub+Repo+Map) ([GitHub](https://github.com/riscv))
- [Berkeley Out-of-Order Machine (BOOM](https://github.com/riscv-boom/riscv-boom) - Synthesizable and parameterizable open source RV64GC RISC-V core written in the Chisel hardware construction language.
- [HiFive Unmatched](https://www.sifive.com/boards/hifive-unmatched) - RISC-V Linux development platform. ([HN](https://news.ycombinator.com/item?id=28468118))
- [RVirt](https://github.com/mit-pdos/RVirt) - S-mode trap-and-emulate hypervisor for RISC-V.
- [Vortex RISC-V GPGPU](https://github.com/vortexgpgpu/vortex) - Full-system RISCV-based GPGPU processor. ([Web](http://vortex.cc.gatech.edu/)) ([Tutorials](https://github.com/vortexgpgpu/vortex_tutorials)) ([HN](https://news.ycombinator.com/item?id=29388213))
- [RISC-V: The New Architecture on the Block](https://klarasystems.com/articles/risc-v-the-new-architecture-on-the-block/) ([HN](https://news.ycombinator.com/item?id=28696450))
- [riscv](https://github.com/rust-embedded/riscv) - Low level access to RISC-V processors using Rust.
- [Nios V – Intel's RISC-V Processor](https://www.intel.com/content/www/us/en/products/details/fpga/nios-processor/v.html) ([HN](https://news.ycombinator.com/item?id=28767046))
- [Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip (2021)](https://fuse.wikichip.org/news/6413/alibaba-open-source-xuantie-risc-v-cores-introduces-in-house-armv9-server-chip/) ([HN](https://news.ycombinator.com/item?id=28939287))
- [RISC-V and the CPU Revolution, Yunsup Lee (2018)](https://www.youtube.com/watch?v=AOC7KmHvx9w)
- [RISC-V CPU In TypeScript - YouTube](https://www.youtube.com/playlist?list=PLP29wDx6QmW4sXTvFYgbHrLygqH8_oNEH)
- [High-Level Synthesis For RISC-V (2021)](https://semiengineering.com/high-level-synthesis-for-risc-v/) ([HN](https://news.ycombinator.com/item?id=29028633))
- [The Genius of the RISC-V Microprocessor - Erik Engheim (2021)](https://www.youtube.com/watch?v=v0ssX-JiV-s)
- [RISC-V Open Source Supervisor Binary Interface (OpenSBI)](https://github.com/riscv-software-src/opensbi)
- [RISC-V J Extension Specification - Instructions for JITs](https://github.com/riscv/riscv-j-extension) ([HN](https://news.ycombinator.com/item?id=30647151))
- [“RISC V is a terrible architecture” (2021)](https://gmplib.org/list-archives/gmp-devel/2021-September/006013.html) ([HN](https://news.ycombinator.com/item?id=29420622))
- [New SiFive RISC-V core P650 with 40% IPC increase (2021)](https://www.sifive.com/press/sifive-raises-risc-v-performance-bar-with-new-best-in-class) ([HN](https://news.ycombinator.com/item?id=29418153))
- [XCrypto](https://github.com/scarv/xcrypto) - Cryptographic ISE for RISC-V.
- [MemPool](https://github.com/pulp-platform/mempool) - 256-RISC-V-core system with low-latency access into shared L1 memory.
- [FPnew](https://github.com/pulp-platform/fpnew) - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
- [ZeroSoC](https://github.com/siliconcompiler/zerosoc) - RISC-V SoC designed to demonstrate the capabilities of SiliconCompiler.
- [Understanding Assembly Part I: RISC-V (2021)](https://mcyoung.xyz/2021/11/29/assembly-1/)
- [RISC-V Summit 2021 - YouTube](https://www.youtube.com/playlist?list=PL85jopFZCnbPGAhsdS16Nn4CdX6o1LeZe)
- [ChristmasSoc](https://github.com/Wren6991/ChristmasSoC) - Dual-core RISC-V SoC with JTAG, atomics, SDRAM.
- [Beyond RISC – The Post-RISC Architecture (1996)](https://cse.msu.edu/~enbody/postrisc/postrisc2.htm) ([HN](https://news.ycombinator.com/item?id=29659456))
- [SiFive-Core](https://github.com/luojia65/sifive-core) - Low level access to SiFive RISC-V processor cores.
- [Minerva](https://github.com/minerva-cpu/minerva) - 32-bit RISC-V soft processor.
- [Fuxi](https://github.com/MaxXSoft/Fuxi) - 32-bit pipelined RISC-V processor written in Chisel3.
- [NERV](https://github.com/YosysHQ/nerv) - Naive Educational RISC V processor.
- [YARI](https://github.com/tommythorn/yari) - High performance soft core RISC implementation, binary compatible with a subset of MIPS R3000.
- [32-bit RISC-V Emulator in Rust](https://github.com/MstMoonshine/rv_emu_rs)
- [Steel](https://github.com/rafaelcalcada/steel-core) - RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications.
- [Sail RISC-V model](https://github.com/riscv/sail-riscv) - Formal specification of the RISC-V architecture, written in Sail.
- [Ultra-Low Power RISC-V Core](https://github.com/riscv-mcu/e203_hbirdv2)
- [RISC-V Opcodes](https://github.com/riscv/riscv-opcodes)
- [Piccolo](https://github.com/bluespec/Piccolo) - RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT).
- [RISC-V-Computer built in Logisim capable of running C/C++ programs](https://github.com/Mazin21/RISC-V-Computer)
- [RISC-V Formal Verification Framework](https://github.com/YosysHQ/riscv-formal)
- [Qor](https://github.com/CarterTS/Qor) - Simple kernel written in Rust for RISC-V.
- [SRV32](https://github.com/kuopinghsu/srv32) - Simple 3-stage pipeline RISC-V processor.
- [ZFS on a single core RISC-V hardware with 512MB (2022)](https://andreas.welcomes-you.com/zfs-risc-v-512mb-lichee-rv/) ([HN](https://news.ycombinator.com/item?id=30663400))
- [RISC-V Guide](https://github.com/mikeroyal/RISC-V-Guide)
- [RISC-V Architecture Test SIG](https://github.com/riscv-non-isa/riscv-arch-test)
- [Addressing Criticism of RISC-V Microprocessors (2022)](https://erik-engheim.medium.com/addressing-criticism-of-risc-v-microprocessors-803239b53284) ([HN](https://news.ycombinator.com/item?id=30740433))
- [RISC-V GNU Compiler Toolchain](https://github.com/riscv-collab/riscv-gnu-toolchain)
- [Cross-Compiling Rust for RISC-V (2022)](https://danielmangum.com/posts/risc-v-bytes-rust-cross-compilation/) ([HN](https://news.ycombinator.com/item?id=30754080))
- [Coffer](https://github.com/jwnhy/coffer) - RISC-V Trusted Execution Environment.
- [VRoom](https://moonbaseotago.github.io/about/) - High end RISC-V implementation. ([HN](https://news.ycombinator.com/item?id=30755716)) ([Code](https://github.com/MoonbaseOtago/vroom))
- [NaxRiscv](https://github.com/SpinalHDL/NaxRiscv) - RISC-V core.
- [YARVI](https://github.com/tommythorn/yarvi) - RISC-V Implementation.
- [FlatRv](https://github.com/losfair/FlatRv) - Cross-platform RISC-V interpreter that implements the RV32IMA instruction set.
- [RISC-V Formal Verification Framework](https://github.com/SymbioticEDA/riscv-formal)
- [Flute](https://github.com/bluespec/Flute) - RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance.
- [RISCV-ISA-Spec](https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec) - Formal specification of RISC-V Instruction Set.
- [Snitch System](https://github.com/pulp-platform/snitch) - Lean but mean RISC-V system.
- [JavaScript RISC-V ISA Simulator. Boots Linux in a web-browser](https://github.com/riscv-software-src/riscv-angel)
- [RVScript](https://github.com/fwsGonzo/rvscript) - Fast RISC-V-based scripting backend for game engines.
- [Opening a UDP Socket in RISC-V Assembly (2022)](https://danielmangum.com/risc-v-tips/2022-05-14-opening-a-udp-socket-risc-v/)
- [RISC-V Torture Test](https://github.com/ucb-bar/riscv-torture)
- [SBI](https://github.com/repnop/sbi) - Rust library to interface with the RISC-V Supervisor Binary Interface.
- [RISC V Emulator](https://github.com/LowLevelJavaScript/RISC-V-Emulator)
- [riscv-rt](https://github.com/rust-embedded/riscv-rt) - Minimal runtime / startup for RISC-V CPU's.
- [RISC-V Toolchain Conventions](https://github.com/riscv-non-isa/riscv-toolchain-conventions)
- [ESP32-C5: Espressif’s First Dual-Band Wi-Fi 6 MCU (2022)](https://www.espressif.com/en/news/ESP32-C5) ([HN](https://news.ycombinator.com/item?id=31837479))
- [RISC-V Is Getting MSIs (2022)](https://blog.stephenmarz.com/2022/06/30/msi/)
- [Simple RISC V core for teaching](https://github.com/tilk/riscv-simple-sv)
- [RISC-V linker relaxation in lld (2022)](https://maskray.me/blog/2022-07-10-riscv-linker-relaxation-in-lld)
- [ExperiarSoC](https://github.com/Wevel/ExperiarSoC) - RISC-V SoC designed for the Efabless Open MPW Program.
- [RudolV](https://github.com/bobbl/rudolv) - RISC-V processor for real-time systems.
- [RiftCore](https://github.com/whutddk/RiftCore) - 9-stage, single-issue, out of order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache system.
- [Intro to GCC bootstrap in RISC-V (2022)](https://ekaitz.elenq.tech/bootstrapGcc0.html)
- [PsPIN](https://github.com/spcl/pspin) - RISC-V in-network accelerator for flexible high-performance low-power packet processing.
