INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
