#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x124f1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12634a0 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x124f630 .functor NOT 1, L_0x12be3f0, C4<0>, C4<0>, C4<0>;
L_0x12be180 .functor XOR 12, L_0x12be040, L_0x12be0e0, C4<000000000000>, C4<000000000000>;
L_0x12be2e0 .functor XOR 12, L_0x12be180, L_0x12be240, C4<000000000000>, C4<000000000000>;
v0x12ba070_0 .net *"_ivl_10", 11 0, L_0x12be240;  1 drivers
v0x12ba170_0 .net *"_ivl_12", 11 0, L_0x12be2e0;  1 drivers
v0x12ba250_0 .net *"_ivl_2", 11 0, L_0x12bdfa0;  1 drivers
v0x12ba310_0 .net *"_ivl_4", 11 0, L_0x12be040;  1 drivers
v0x12ba3f0_0 .net *"_ivl_6", 11 0, L_0x12be0e0;  1 drivers
v0x12ba520_0 .net *"_ivl_8", 11 0, L_0x12be180;  1 drivers
v0x12ba600_0 .var "clk", 0 0;
v0x12ba6a0_0 .net "in", 0 0, v0x12b8e70_0;  1 drivers
v0x12ba740_0 .net "next_state_dut", 9 0, v0x12b9a20_0;  1 drivers
v0x12ba870_0 .net "next_state_ref", 9 0, L_0x12bd820;  1 drivers
v0x12ba980_0 .net "out1_dut", 0 0, v0x12b9ae0_0;  1 drivers
v0x12baa20_0 .net "out1_ref", 0 0, L_0x1252480;  1 drivers
v0x12baac0_0 .net "out2_dut", 0 0, v0x12b9bb0_0;  1 drivers
v0x12bab60_0 .net "out2_ref", 0 0, L_0x1253320;  1 drivers
v0x12bac30_0 .net "state", 9 0, v0x12b91a0_0;  1 drivers
v0x12bacd0_0 .var/2u "stats1", 287 0;
v0x12bad70_0 .var/2u "strobe", 0 0;
v0x12baf20_0 .net "tb_match", 0 0, L_0x12be3f0;  1 drivers
v0x12baff0_0 .net "tb_mismatch", 0 0, L_0x124f630;  1 drivers
v0x12bb090_0 .net "wavedrom_enable", 0 0, v0x12b93e0_0;  1 drivers
v0x12bb160_0 .net "wavedrom_title", 511 0, v0x12b94a0_0;  1 drivers
L_0x12bdfa0 .concat [ 1 1 10 0], L_0x1253320, L_0x1252480, L_0x12bd820;
L_0x12be040 .concat [ 1 1 10 0], L_0x1253320, L_0x1252480, L_0x12bd820;
L_0x12be0e0 .concat [ 1 1 10 0], v0x12b9bb0_0, v0x12b9ae0_0, v0x12b9a20_0;
L_0x12be240 .concat [ 1 1 10 0], L_0x1253320, L_0x1252480, L_0x12bd820;
L_0x12be3f0 .cmp/eeq 12, L_0x12bdfa0, L_0x12be2e0;
S_0x1263630 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x12634a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1252480 .functor OR 1, L_0x12bb2b0, L_0x12bb350, C4<0>, C4<0>;
L_0x1253320 .functor OR 1, L_0x12bb4e0, L_0x12bb580, C4<0>, C4<0>;
L_0x1253a70 .functor OR 1, L_0x12bba60, L_0x12bbb00, C4<0>, C4<0>;
L_0x1250480 .functor OR 1, L_0x1253a70, L_0x12bbc90, C4<0>, C4<0>;
L_0x1271090 .functor OR 1, L_0x1250480, L_0x12bbe00, C4<0>, C4<0>;
L_0x128f500 .functor AND 1, L_0x12bb740, L_0x1271090, C4<1>, C4<1>;
L_0x12bc1e0 .functor OR 1, L_0x12bc030, L_0x12bc0d0, C4<0>, C4<0>;
L_0x12bc390 .functor OR 1, L_0x12bc1e0, L_0x12bc2f0, C4<0>, C4<0>;
L_0x12bc4f0 .functor AND 1, v0x12b8e70_0, L_0x12bc390, C4<1>, C4<1>;
L_0x12bc170 .functor AND 1, v0x12b8e70_0, L_0x12bc5b0, C4<1>, C4<1>;
L_0x12bca30 .functor AND 1, v0x12b8e70_0, L_0x12bc780, C4<1>, C4<1>;
L_0x12bcbd0 .functor AND 1, v0x12b8e70_0, L_0x12bcaa0, C4<1>, C4<1>;
L_0x12bcda0 .functor AND 1, v0x12b8e70_0, L_0x12bcd00, C4<1>, C4<1>;
L_0x12bcfd0 .functor AND 1, v0x12b8e70_0, L_0x12bce90, C4<1>, C4<1>;
L_0x12bcc90 .functor OR 1, L_0x12bd140, L_0x12bd1e0, C4<0>, C4<0>;
L_0x12bd430 .functor AND 1, v0x12b8e70_0, L_0x12bcc90, C4<1>, C4<1>;
L_0x12bd6e0 .functor AND 1, L_0x12bcf30, L_0x12bd580, C4<1>, C4<1>;
L_0x12bdda0 .functor AND 1, L_0x12bdb90, L_0x12bdd00, C4<1>, C4<1>;
v0x1252630_0 .net *"_ivl_1", 0 0, L_0x12bb2b0;  1 drivers
v0x1253430_0 .net *"_ivl_100", 0 0, L_0x12bdb90;  1 drivers
v0x12534d0_0 .net *"_ivl_102", 0 0, L_0x12bdd00;  1 drivers
v0x1253ce0_0 .net *"_ivl_104", 0 0, L_0x12bdda0;  1 drivers
v0x1253d80_0 .net *"_ivl_15", 0 0, L_0x12bb740;  1 drivers
v0x12505d0_0 .net *"_ivl_17", 4 0, L_0x12bb870;  1 drivers
v0x1250670_0 .net *"_ivl_19", 0 0, L_0x12bba60;  1 drivers
v0x12b5970_0 .net *"_ivl_21", 0 0, L_0x12bbb00;  1 drivers
v0x12b5a50_0 .net *"_ivl_22", 0 0, L_0x1253a70;  1 drivers
v0x12b5b30_0 .net *"_ivl_25", 0 0, L_0x12bbc90;  1 drivers
v0x12b5c10_0 .net *"_ivl_26", 0 0, L_0x1250480;  1 drivers
v0x12b5cf0_0 .net *"_ivl_29", 0 0, L_0x12bbe00;  1 drivers
v0x12b5dd0_0 .net *"_ivl_3", 0 0, L_0x12bb350;  1 drivers
v0x12b5eb0_0 .net *"_ivl_30", 0 0, L_0x1271090;  1 drivers
v0x12b5f90_0 .net *"_ivl_33", 0 0, L_0x128f500;  1 drivers
v0x12b6050_0 .net *"_ivl_37", 0 0, L_0x12bc030;  1 drivers
v0x12b6130_0 .net *"_ivl_39", 0 0, L_0x12bc0d0;  1 drivers
v0x12b6210_0 .net *"_ivl_40", 0 0, L_0x12bc1e0;  1 drivers
v0x12b62f0_0 .net *"_ivl_43", 0 0, L_0x12bc2f0;  1 drivers
v0x12b63d0_0 .net *"_ivl_44", 0 0, L_0x12bc390;  1 drivers
v0x12b64b0_0 .net *"_ivl_47", 0 0, L_0x12bc4f0;  1 drivers
v0x12b6570_0 .net *"_ivl_51", 0 0, L_0x12bc5b0;  1 drivers
v0x12b6650_0 .net *"_ivl_53", 0 0, L_0x12bc170;  1 drivers
v0x12b6710_0 .net *"_ivl_57", 0 0, L_0x12bc780;  1 drivers
v0x12b67f0_0 .net *"_ivl_59", 0 0, L_0x12bca30;  1 drivers
v0x12b68b0_0 .net *"_ivl_63", 0 0, L_0x12bcaa0;  1 drivers
v0x12b6990_0 .net *"_ivl_65", 0 0, L_0x12bcbd0;  1 drivers
v0x12b6a50_0 .net *"_ivl_69", 0 0, L_0x12bcd00;  1 drivers
v0x12b6b30_0 .net *"_ivl_7", 0 0, L_0x12bb4e0;  1 drivers
v0x12b6c10_0 .net *"_ivl_71", 0 0, L_0x12bcda0;  1 drivers
v0x12b6cd0_0 .net *"_ivl_75", 0 0, L_0x12bce90;  1 drivers
v0x12b6db0_0 .net *"_ivl_77", 0 0, L_0x12bcfd0;  1 drivers
v0x12b6e70_0 .net *"_ivl_81", 0 0, L_0x12bd140;  1 drivers
v0x12b7160_0 .net *"_ivl_83", 0 0, L_0x12bd1e0;  1 drivers
v0x12b7240_0 .net *"_ivl_84", 0 0, L_0x12bcc90;  1 drivers
v0x12b7320_0 .net *"_ivl_87", 0 0, L_0x12bd430;  1 drivers
v0x12b73e0_0 .net *"_ivl_9", 0 0, L_0x12bb580;  1 drivers
v0x12b74c0_0 .net *"_ivl_91", 0 0, L_0x12bcf30;  1 drivers
v0x12b7580_0 .net *"_ivl_93", 0 0, L_0x12bd580;  1 drivers
v0x12b7660_0 .net *"_ivl_95", 0 0, L_0x12bd6e0;  1 drivers
v0x12b7720_0 .net "in", 0 0, v0x12b8e70_0;  alias, 1 drivers
v0x12b77e0_0 .net "next_state", 9 0, L_0x12bd820;  alias, 1 drivers
v0x12b78c0_0 .net "out1", 0 0, L_0x1252480;  alias, 1 drivers
v0x12b7980_0 .net "out2", 0 0, L_0x1253320;  alias, 1 drivers
v0x12b7a40_0 .net "state", 9 0, v0x12b91a0_0;  alias, 1 drivers
L_0x12bb2b0 .part v0x12b91a0_0, 8, 1;
L_0x12bb350 .part v0x12b91a0_0, 9, 1;
L_0x12bb4e0 .part v0x12b91a0_0, 7, 1;
L_0x12bb580 .part v0x12b91a0_0, 9, 1;
L_0x12bb740 .reduce/nor v0x12b8e70_0;
L_0x12bb870 .part v0x12b91a0_0, 0, 5;
L_0x12bba60 .reduce/or L_0x12bb870;
L_0x12bbb00 .part v0x12b91a0_0, 7, 1;
L_0x12bbc90 .part v0x12b91a0_0, 8, 1;
L_0x12bbe00 .part v0x12b91a0_0, 9, 1;
L_0x12bc030 .part v0x12b91a0_0, 0, 1;
L_0x12bc0d0 .part v0x12b91a0_0, 8, 1;
L_0x12bc2f0 .part v0x12b91a0_0, 9, 1;
L_0x12bc5b0 .part v0x12b91a0_0, 1, 1;
L_0x12bc780 .part v0x12b91a0_0, 2, 1;
L_0x12bcaa0 .part v0x12b91a0_0, 3, 1;
L_0x12bcd00 .part v0x12b91a0_0, 4, 1;
L_0x12bce90 .part v0x12b91a0_0, 5, 1;
L_0x12bd140 .part v0x12b91a0_0, 6, 1;
L_0x12bd1e0 .part v0x12b91a0_0, 7, 1;
L_0x12bcf30 .reduce/nor v0x12b8e70_0;
L_0x12bd580 .part v0x12b91a0_0, 5, 1;
LS_0x12bd820_0_0 .concat8 [ 1 1 1 1], L_0x128f500, L_0x12bc4f0, L_0x12bc170, L_0x12bca30;
LS_0x12bd820_0_4 .concat8 [ 1 1 1 1], L_0x12bcbd0, L_0x12bcda0, L_0x12bcfd0, L_0x12bd430;
LS_0x12bd820_0_8 .concat8 [ 1 1 0 0], L_0x12bd6e0, L_0x12bdda0;
L_0x12bd820 .concat8 [ 4 4 2 0], LS_0x12bd820_0_0, LS_0x12bd820_0_4, LS_0x12bd820_0_8;
L_0x12bdb90 .reduce/nor v0x12b8e70_0;
L_0x12bdd00 .part v0x12b91a0_0, 6, 1;
S_0x12b7bc0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x12634a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x12b8bf0_0 .net "clk", 0 0, v0x12ba600_0;  1 drivers
v0x12b8cd0_0 .var/2s "errored1", 31 0;
v0x12b8db0_0 .var/2s "errored2", 31 0;
v0x12b8e70_0 .var "in", 0 0;
v0x12b8f10_0 .net "next_state_dut", 9 0, v0x12b9a20_0;  alias, 1 drivers
v0x12b9020_0 .net "next_state_ref", 9 0, L_0x12bd820;  alias, 1 drivers
v0x12b90e0_0 .var/2s "onehot_error", 31 0;
v0x12b91a0_0 .var "state", 9 0;
v0x12b9260_0 .var "state_error", 9 0;
v0x12b9320_0 .net "tb_match", 0 0, L_0x12be3f0;  alias, 1 drivers
v0x12b93e0_0 .var "wavedrom_enable", 0 0;
v0x12b94a0_0 .var "wavedrom_title", 511 0;
E_0x125f2e0 .event negedge, v0x12b8bf0_0;
E_0x125f530 .event posedge, v0x12b8bf0_0;
S_0x12b7e00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x12b7bc0;
 .timescale -12 -12;
v0x12b8040_0 .var/2s "i", 31 0;
E_0x125ebb0/0 .event negedge, v0x12b8bf0_0;
E_0x125ebb0/1 .event posedge, v0x12b8bf0_0;
E_0x125ebb0 .event/or E_0x125ebb0/0, E_0x125ebb0/1;
S_0x12b8140 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x12b7bc0;
 .timescale -12 -12;
v0x12b8340_0 .var/2s "i", 31 0;
S_0x12b8420 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x12b7bc0;
 .timescale -12 -12;
v0x12b8600_0 .var/2s "i", 31 0;
S_0x12b86e0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x12b7bc0;
 .timescale -12 -12;
v0x12b88c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12b89c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x12b7bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12b9680 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x12634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
v0x12b9910_0 .net "in", 0 0, v0x12b8e70_0;  alias, 1 drivers
v0x12b9a20_0 .var "next_state", 9 0;
v0x12b9ae0_0 .var "out1", 0 0;
v0x12b9bb0_0 .var "out2", 0 0;
v0x12b9c50_0 .net "state", 9 0, v0x12b91a0_0;  alias, 1 drivers
E_0x1245a20 .event anyedge, v0x12b7720_0, v0x12b7a40_0;
S_0x12b9e50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x12634a0;
 .timescale -12 -12;
E_0x1297bc0 .event anyedge, v0x12bad70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12bad70_0;
    %nor/r;
    %assign/vec4 v0x12bad70_0, 0;
    %wait E_0x1297bc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b7bc0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b90e0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x12b9260_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x12b7bc0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125f530;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x125ebb0;
    %load/vec4 v0x12b9260_0;
    %load/vec4 v0x12b9020_0;
    %load/vec4 v0x12b8f10_0;
    %xor;
    %or;
    %assign/vec4 v0x12b9260_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x12b7bc0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x12b91a0_0, 0;
    %wait E_0x125f2e0;
    %fork t_1, S_0x12b7e00;
    %jmp t_0;
    .scope S_0x12b7e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8040_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12b8040_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x125ebb0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x12b8040_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12b91a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b8e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b8040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b8040_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12b7bc0;
t_0 %join;
    %fork t_3, S_0x12b8140;
    %jmp t_2;
    .scope S_0x12b8140;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8340_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x12b8340_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x125ebb0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x12b8340_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12b91a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b8e70_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b8340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b8340_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x12b7bc0;
t_2 %join;
    %wait E_0x125f2e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12b89c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125ebb0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12b91a0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12b8e70_0, 0;
    %load/vec4 v0x12b9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b90e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b90e0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8cd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125ebb0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x12b91a0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12b8e70_0, 0;
    %load/vec4 v0x12b9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b8cd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b8cd0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x12b90e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x12b8cd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8db0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125ebb0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x12b91a0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12b8e70_0, 0;
    %load/vec4 v0x12b9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b8db0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b8db0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x12b90e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x12b8db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x12b90e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x12b8cd0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x12b8db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x12b8420;
    %jmp t_4;
    .scope S_0x12b8420;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b8600_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x12b8600_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x12b9260_0;
    %load/vec4 v0x12b8600_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x12b8600_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b8600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b8600_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x12b7bc0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12b9680;
T_6 ;
    %wait E_0x1245a20;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b9ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b9bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 6, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 7, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 8, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 9, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 8, 0, 10;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 32, 0, 10;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 64, 0, 10;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 8, 0, 10;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 128, 0, 10;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 4, 0, 10;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.25, 8;
    %pushi/vec4 256, 0, 10;
    %jmp/1 T_6.26, 8;
T_6.25 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.26, 8;
 ; End of false expr.
    %blend;
T_6.26;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x12b9910_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.29, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.30, 8;
T_6.29 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.30, 8;
 ; End of false expr.
    %blend;
T_6.30;
    %store/vec4 v0x12b9a20_0, 0, 10;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 7, 4;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 8, 5;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %load/vec4 v0x12b9c50_0;
    %parti/s 1, 9, 5;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b9bb0_0, 0, 1;
    %jmp T_6.34;
T_6.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b9ae0_0, 0, 1;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b9ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b9bb0_0, 0, 1;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12634a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ba600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bad70_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x12634a0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ba600_0;
    %inv;
    %store/vec4 v0x12ba600_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12634a0;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b8bf0_0, v0x12baff0_0, v0x12ba6a0_0, v0x12bac30_0, v0x12ba870_0, v0x12ba740_0, v0x12baa20_0, v0x12ba980_0, v0x12bab60_0, v0x12baac0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x12634a0;
T_10 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x12634a0;
T_11 ;
    %wait E_0x125ebb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bacd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
    %load/vec4 v0x12baf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bacd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x12ba870_0;
    %load/vec4 v0x12ba870_0;
    %load/vec4 v0x12ba740_0;
    %xor;
    %load/vec4 v0x12ba870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x12baa20_0;
    %load/vec4 v0x12baa20_0;
    %load/vec4 v0x12ba980_0;
    %xor;
    %load/vec4 v0x12baa20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x12bab60_0;
    %load/vec4 v0x12bab60_0;
    %load/vec4 v0x12baac0_0;
    %xor;
    %load/vec4 v0x12bab60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x12bacd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bacd0_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/fsm_onehot/iter0/response0/top_module.sv";
