{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624018250125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624018250141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 20:10:49 2021 " "Processing started: Fri Jun 18 20:10:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624018250141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018250141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off changeable_counter -c changeable_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off changeable_counter -c changeable_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018250141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624018252431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624018252431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 changeable_counter.v(60) " "Verilog HDL Expression warning at changeable_counter.v(60): truncated literal to match 7 bits" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1624018275775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changeable_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file changeable_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 changeable_counter " "Found entity 1: changeable_counter" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624018275779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "changeable_counter " "Elaborating entity \"changeable_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624018275870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 changeable_counter.v(86) " "Verilog HDL assignment warning at changeable_counter.v(86): truncated value with size 32 to match size of target (24)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275875 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 changeable_counter.v(93) " "Verilog HDL assignment warning at changeable_counter.v(93): truncated value with size 32 to match size of target (24)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275875 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 changeable_counter.v(124) " "Verilog HDL assignment warning at changeable_counter.v(124): truncated value with size 32 to match size of target (25)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275876 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 changeable_counter.v(129) " "Verilog HDL assignment warning at changeable_counter.v(129): truncated value with size 32 to match size of target (25)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275876 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moSet_shi changeable_counter.v(138) " "Verilog HDL Always Construct warning at changeable_counter.v(138): inferring latch(es) for variable \"moSet_shi\", which holds its previous value in one or more paths through the always construct" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624018275877 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moSet_ge changeable_counter.v(138) " "Verilog HDL Always Construct warning at changeable_counter.v(138): inferring latch(es) for variable \"moSet_ge\", which holds its previous value in one or more paths through the always construct" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624018275877 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(217) " "Verilog HDL assignment warning at changeable_counter.v(217): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275878 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(222) " "Verilog HDL assignment warning at changeable_counter.v(222): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275878 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(230) " "Verilog HDL assignment warning at changeable_counter.v(230): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275879 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(239) " "Verilog HDL assignment warning at changeable_counter.v(239): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275879 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(245) " "Verilog HDL assignment warning at changeable_counter.v(245): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275879 "|changeable_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 changeable_counter.v(253) " "Verilog HDL assignment warning at changeable_counter.v(253): truncated value with size 32 to match size of target (4)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624018275879 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 changeable_counter.v(30) " "Net \"seg.data_a\" at changeable_counter.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 changeable_counter.v(30) " "Net \"seg.waddr_a\" at changeable_counter.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.data_a 0 changeable_counter.v(31) " "Net \"led.data_a\" at changeable_counter.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.waddr_a 0 changeable_counter.v(31) " "Net \"led.waddr_a\" at changeable_counter.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 changeable_counter.v(30) " "Net \"seg.we_a\" at changeable_counter.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.we_a 0 changeable_counter.v(31) " "Net \"led.we_a\" at changeable_counter.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624018275884 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[0\] changeable_counter.v(138) " "Inferred latch for \"moSet_ge\[0\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275887 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[1\] changeable_counter.v(138) " "Inferred latch for \"moSet_ge\[1\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275887 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[2\] changeable_counter.v(138) " "Inferred latch for \"moSet_ge\[2\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275887 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[3\] changeable_counter.v(138) " "Inferred latch for \"moSet_ge\[3\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275887 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[0\] changeable_counter.v(138) " "Inferred latch for \"moSet_shi\[0\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275887 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[1\] changeable_counter.v(138) " "Inferred latch for \"moSet_shi\[1\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275888 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[2\] changeable_counter.v(138) " "Inferred latch for \"moSet_shi\[2\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275888 "|changeable_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[3\] changeable_counter.v(138) " "Inferred latch for \"moSet_shi\[3\]\" at changeable_counter.v(138)" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018275888 "|changeable_counter"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 D:/intelFPGA_lite/FPGAProject/changeable_counter/db/changeable_counter.ram0_changeable_counter_fd7bc66d.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"D:/intelFPGA_lite/FPGAProject/changeable_counter/db/changeable_counter.ram0_changeable_counter_fd7bc66d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624018276256 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/intelFPGA_lite/FPGAProject/changeable_counter/db/changeable_counter.ram1_changeable_counter_fd7bc66d.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/intelFPGA_lite/FPGAProject/changeable_counter/db/changeable_counter.ram1_changeable_counter_fd7bc66d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624018276261 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "changeable_counter.v" "seg" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624018276290 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "led " "RAM logic \"led\" is uninferred because MIF is not supported for the selected family" {  } { { "changeable_counter.v" "led" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 31 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624018276290 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624018276290 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_shi\[0\] cnt_shi\[0\]~_emulated cnt_shi\[0\]~1 " "Register \"cnt_shi\[0\]\" is converted into an equivalent circuit using register \"cnt_shi\[0\]~_emulated\" and latch \"cnt_shi\[0\]~1\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_shi[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_shi\[1\] cnt_shi\[1\]~_emulated cnt_shi\[1\]~5 " "Register \"cnt_shi\[1\]\" is converted into an equivalent circuit using register \"cnt_shi\[1\]~_emulated\" and latch \"cnt_shi\[1\]~5\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_shi[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_shi\[2\] cnt_shi\[2\]~_emulated cnt_shi\[2\]~9 " "Register \"cnt_shi\[2\]\" is converted into an equivalent circuit using register \"cnt_shi\[2\]~_emulated\" and latch \"cnt_shi\[2\]~9\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_shi[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_shi\[3\] cnt_shi\[3\]~_emulated cnt_shi\[3\]~13 " "Register \"cnt_shi\[3\]\" is converted into an equivalent circuit using register \"cnt_shi\[3\]~_emulated\" and latch \"cnt_shi\[3\]~13\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_shi[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_ge\[0\] cnt_ge\[0\]~_emulated cnt_ge\[0\]~1 " "Register \"cnt_ge\[0\]\" is converted into an equivalent circuit using register \"cnt_ge\[0\]~_emulated\" and latch \"cnt_ge\[0\]~1\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_ge[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_ge\[2\] cnt_ge\[2\]~_emulated cnt_ge\[2\]~5 " "Register \"cnt_ge\[2\]\" is converted into an equivalent circuit using register \"cnt_ge\[2\]~_emulated\" and latch \"cnt_ge\[2\]~5\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_ge[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_led\[3\] cnt_led\[3\]~_emulated cnt_led\[3\]~1 " "Register \"cnt_led\[3\]\" is converted into an equivalent circuit using register \"cnt_led\[3\]~_emulated\" and latch \"cnt_led\[3\]~1\"" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1624018276783 "|changeable_counter|cnt_led[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1624018276783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[7\] GND " "Pin \"seg_led_1\[7\]\" is stuck at GND" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624018276948 "|changeable_counter|seg_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[8\] GND " "Pin \"seg_led_1\[8\]\" is stuck at GND" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624018276948 "|changeable_counter|seg_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[7\] GND " "Pin \"seg_led_2\[7\]\" is stuck at GND" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624018276948 "|changeable_counter|seg_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[8\] GND " "Pin \"seg_led_2\[8\]\" is stuck at GND" {  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624018276948 "|changeable_counter|seg_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624018276948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624018277109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624018278214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624018278214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624018278330 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624018278330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624018278330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624018278330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624018278365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 20:11:18 2021 " "Processing ended: Fri Jun 18 20:11:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624018278365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624018278365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624018278365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624018278365 ""}
