--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1651 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.247ns.
--------------------------------------------------------------------------------
Slack:                  3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.238ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.DQ     Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X11Y113.B1     net (fanout=2)        1.024   df/count<31>
    SLICE_X11Y113.BMUX   Tilo                  0.360   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>6
    SLICE_X11Y113.A1     net (fanout=1)        0.669   df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (2.194ns logic, 4.044ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.CQ     Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X11Y113.B4     net (fanout=2)        0.962   df/count<30>
    SLICE_X11Y113.BMUX   Tilo                  0.358   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>6
    SLICE_X11Y113.A1     net (fanout=1)        0.669   df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (2.192ns logic, 3.982ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  3.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.859 - 0.841)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.DQ     Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X11Y111.D2     net (fanout=2)        1.001   df/count<3>
    SLICE_X11Y111.D      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>2
                                                       df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A3     net (fanout=1)        0.786   df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (1.958ns logic, 4.138ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.859 - 0.837)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y115.AQ     Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X11Y114.A2     net (fanout=2)        0.809   df/count<16>
    SLICE_X11Y114.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>
                                                       df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A2     net (fanout=1)        0.797   df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.958ns logic, 3.957ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  4.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.859 - 0.839)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y113.CQ     Tcko                  0.518   df/count<11>
                                                       df/count_10
    SLICE_X11Y113.D3     net (fanout=2)        0.941   df/count<10>
    SLICE_X11Y113.D      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A4     net (fanout=1)        0.647   df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (1.958ns logic, 3.939ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  4.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.859 - 0.839)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y114.BQ     Tcko                  0.518   df/count<15>
                                                       df/count_13
    SLICE_X11Y114.A3     net (fanout=2)        0.693   df/count<13>
    SLICE_X11Y114.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>
                                                       df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A2     net (fanout=1)        0.797   df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (1.958ns logic, 3.841ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_15 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.859 - 0.839)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_15 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y114.DQ     Tcko                  0.518   df/count<15>
                                                       df/count_15
    SLICE_X11Y114.A1     net (fanout=2)        0.676   df/count<15>
    SLICE_X11Y114.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>
                                                       df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A2     net (fanout=1)        0.797   df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (1.958ns logic, 3.824ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  4.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.859 - 0.841)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.AQ     Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X11Y111.D1     net (fanout=2)        0.682   df/count<0>
    SLICE_X11Y111.D      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>2
                                                       df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A3     net (fanout=1)        0.786   df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.958ns logic, 3.819ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.766ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.859 - 0.840)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y112.DQ     Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X11Y113.D2     net (fanout=2)        0.810   df/count<7>
    SLICE_X11Y113.D      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A4     net (fanout=1)        0.647   df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.958ns logic, 3.808ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.859 - 0.841)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.BQ     Tcko                  0.518   df/count<3>
                                                       df/count_1
    SLICE_X11Y111.D3     net (fanout=2)        0.646   df/count<1>
    SLICE_X11Y111.D      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>2
                                                       df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A3     net (fanout=1)        0.786   df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.958ns logic, 3.783ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_17 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.859 - 0.837)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_17 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y115.BQ     Tcko                  0.518   df/count<19>
                                                       df/count_17
    SLICE_X11Y114.A4     net (fanout=2)        0.585   df/count<17>
    SLICE_X11Y114.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>
                                                       df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A2     net (fanout=1)        0.797   df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.958ns logic, 3.733ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  4.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.AQ     Tcko                  0.518   df/count<31>
                                                       df/count_28
    SLICE_X11Y117.A2     net (fanout=2)        0.809   df/count<28>
    SLICE_X11Y117.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>4
                                                       df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A5     net (fanout=1)        0.549   df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (1.958ns logic, 3.709ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.859 - 0.839)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y113.AQ     Tcko                  0.518   df/count<11>
                                                       df/count_8
    SLICE_X11Y113.D1     net (fanout=2)        0.682   df/count<8>
    SLICE_X11Y113.D      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A4     net (fanout=1)        0.647   df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (1.958ns logic, 3.680ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  4.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y116.DQ     Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X11Y116.C2     net (fanout=2)        0.856   df/count<23>
    SLICE_X11Y116.C      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>1
                                                       df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A6     net (fanout=1)        0.437   df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.958ns logic, 3.644ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  4.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_25 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.859 - 0.835)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_25 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y117.BQ     Tcko                  0.518   df/count<27>
                                                       df/count_25
    SLICE_X11Y117.A3     net (fanout=2)        0.693   df/count<25>
    SLICE_X11Y117.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>4
                                                       df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A5     net (fanout=1)        0.549   df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.958ns logic, 3.593ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.859 - 0.840)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y112.CQ     Tcko                  0.518   df/count<7>
                                                       df/count_6
    SLICE_X11Y113.D4     net (fanout=2)        0.585   df/count<6>
    SLICE_X11Y113.D      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A4     net (fanout=1)        0.647   df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.958ns logic, 3.583ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  4.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.539ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.859 - 0.841)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.CQ     Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X11Y111.D4     net (fanout=2)        0.444   df/count<2>
    SLICE_X11Y111.D      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>2
                                                       df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A3     net (fanout=1)        0.786   df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.958ns logic, 3.581ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_27 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.859 - 0.835)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_27 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y117.DQ     Tcko                  0.518   df/count<27>
                                                       df/count_27
    SLICE_X11Y117.A1     net (fanout=2)        0.676   df/count<27>
    SLICE_X11Y117.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>4
                                                       df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A5     net (fanout=1)        0.549   df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.958ns logic, 3.576ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.518ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.859 - 0.840)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y112.BQ     Tcko                  0.518   df/count<7>
                                                       df/count_5
    SLICE_X11Y111.D5     net (fanout=2)        0.423   df/count<5>
    SLICE_X11Y111.D      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>2
                                                       df/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X11Y113.A3     net (fanout=1)        0.786   df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (1.958ns logic, 3.560ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  4.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.848 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.DQ     Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X11Y113.B1     net (fanout=2)        1.024   df/count<31>
    SLICE_X11Y113.BMUX   Tilo                  0.360   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>6
    SLICE_X11Y113.A1     net (fanout=1)        0.669   df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y119.D1     net (fanout=2)        0.983   df/clkout_rstpot
    OLOGIC_X0Y119.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.194ns logic, 3.266ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  4.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_29 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_29 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.BQ     Tcko                  0.518   df/count<31>
                                                       df/count_29
    SLICE_X11Y117.A4     net (fanout=2)        0.585   df/count<29>
    SLICE_X11Y117.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>4
                                                       df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A5     net (fanout=1)        0.549   df/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.958ns logic, 3.485ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  4.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y116.AQ     Tcko                  0.518   df/count<23>
                                                       df/count_20
    SLICE_X11Y116.C1     net (fanout=2)        0.677   df/count<20>
    SLICE_X11Y116.C      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>1
                                                       df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A6     net (fanout=1)        0.437   df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (1.958ns logic, 3.465ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.848 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y118.CQ     Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X11Y113.B4     net (fanout=2)        0.962   df/count<30>
    SLICE_X11Y113.BMUX   Tilo                  0.358   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>6
    SLICE_X11Y113.A1     net (fanout=1)        0.669   df/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y119.D1     net (fanout=2)        0.983   df/clkout_rstpot
    OLOGIC_X0Y119.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (2.192ns logic, 3.204ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.397ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y116.BQ     Tcko                  0.518   df/count<23>
                                                       df/count_21
    SLICE_X11Y116.C3     net (fanout=2)        0.651   df/count<21>
    SLICE_X11Y116.C      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>1
                                                       df/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X11Y113.A6     net (fanout=1)        0.437   df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (1.958ns logic, 3.439ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_12 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.859 - 0.839)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_12 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y114.AQ     Tcko                  0.518   df/count<15>
                                                       df/count_12
    SLICE_X11Y114.A5     net (fanout=2)        0.272   df/count<12>
    SLICE_X11Y114.A      Tilo                  0.124   df/count[31]_GND_2_o_equal_2_o<31>
                                                       df/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X11Y113.A2     net (fanout=1)        0.797   df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X11Y113.A      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X9Y113.B4      net (fanout=2)        0.590   df/count[31]_GND_2_o_equal_2_o
    SLICE_X9Y113.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        1.761   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (1.958ns logic, 3.420ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_2/CLK
  Logical resource: df/clkout_2/CK
  Location pin: OLOGIC_X0Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_2/SR
  Logical resource: df/clkout_2/SR
  Location pin: OLOGIC_X0Y119.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X10Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X10Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.247|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1651 paths, 0 nets, and 104 connections

Design statistics:
   Minimum period:   6.247ns{1}   (Maximum frequency: 160.077MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 14 10:58:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



