Release 14.7 - netgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: netgen -ofmt verilog -sim -w -dir
D:\NESDev\NES_hw\NES_fpga_hw\src\cpu
D:\NESDev\NES_hw\NES_fpga_hw\src\cpu\nes_cpu6502.ngc nes_cpu_test.v  

Reading design 'D:/NESDev/NES_hw/NES_fpga_hw/src/cpu/nes_cpu6502.ngc' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing Verilog netlist file
'D:\NESDev\NES_hw\NES_fpga_hw\src\cpu\nes_cpu_test.v' ...
INFO:NetListWriters:633 - The generated Verilog netlist contains Xilinx UNISIM
   simulation primitives and has to be used with UNISIM simulation library for
   correct compilation and simulation. 
Number of warnings: 0
Number of info messages: 1
Total memory usage is 4395360 kilobytes
