[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~_|_>io_cpg_p",
    "sources":[
      "~_|_>io_a",
      "~_|_>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~_|_>io_cpg_g",
    "sources":[
      "~_|_>io_a",
      "~_|_>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~_|_>io_s",
    "sources":[
      "~_|_>io_a",
      "~_|_>io_b",
      "~_|_>io_cpg_carry"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|CLA",
    "duplicate":"~_|_/cla_inst:CLA",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_0:__2/fa_inst:FullAdder",
    "index":0.11764705882352941
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__2",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_0:__2",
    "index":0.17647058823529413
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder_1",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_1:__2/fa_inst:FullAdder",
    "index":0.23529411764705882
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__3",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_1:__2",
    "index":0.29411764705882354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder_2",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_2:__2/fa_inst:FullAdder",
    "index":0.35294117647058826
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__4",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_2:__2",
    "index":0.4117647058823529
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder_3",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_3:__2/fa_inst:FullAdder",
    "index":0.47058823529411764
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__5",
    "duplicate":"~_|_/children_cla_adder_inst_0:__1/adder_inst_3:__2",
    "index":0.5294117647058824
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|CLA_2",
    "duplicate":"~_|_/last_adder_inst:__6/cla_inst:CLA",
    "index":0.6470588235294118
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder_4",
    "duplicate":"~_|_/last_adder_inst:__6/adder_inst_0:__2/fa_inst:FullAdder",
    "index":0.7058823529411765
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__7",
    "duplicate":"~_|_/last_adder_inst:__6/adder_inst_0:__2",
    "index":0.7647058823529411
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|FullAdder_5",
    "duplicate":"~_|_/last_adder_inst:__6/adder_inst_1:__2/fa_inst:FullAdder",
    "index":0.8235294117647058
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~_|__8",
    "duplicate":"~_|_/last_adder_inst:__6/adder_inst_1:__2",
    "index":0.8823529411764706
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]