Analysis & Synthesis report for ball
Sat Nov 24 23:29:41 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ball|control:c0|current_state_all
 11. State Machine - |ball|control:c0|debuffed_lp
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated
 19. Parameter Settings for User Entity Instance: cave_rom:lol|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 26. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2
 28. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3
 29. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5
 30. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4
 31. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7
 32. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6
 33. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1
 34. altsyncram Parameter Settings by Entity Instance
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 37. Port Connectivity Checks: "datapath:d0"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 24 23:29:41 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ball                                        ;
; Top-level Entity Name           ; ball                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 501                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 921,600                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ball               ; ball               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processors 11-12       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ball.v                               ; yes             ; User Verilog HDL File                  ; W:/quartuslabs/alisthing3/reducerom/ball.v                                   ;         ;
; ROMS/Bacgrounds/cave_rom.v           ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/alisthing3/reducerom/ROMS/Bacgrounds/cave_rom.v               ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v                ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_address_translator.v     ;         ;
; vga_adapter/vga_controller.v         ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_controller.v             ;         ;
; vga_adapter/vga_pll.v                ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_pll.v                    ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3hi1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/altsyncram_3hi1.tdf                   ;         ;
; backgrounds/mif/cave/cave2bit.mif    ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/alisthing3/reducerom/backgrounds/mif/cave/cave2bit.mif        ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/decode_g2a.tdf                        ;         ;
; db/mux_5hb.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/mux_5hb.tdf                           ;         ;
; db/altsyncram_bgm1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/altsyncram_bgm1.tdf                   ;         ;
; main2bit.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/alisthing3/reducerom/main2bit.mif                             ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/decode_nma.tdf                        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/altpll_80u.tdf                        ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_82m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_82m.tdf                    ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_bkh.tdf               ;         ;
; db/alt_u_div_sse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_sse.tdf                     ;         ;
; db/lpm_divide_22m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_22m.tdf                    ;         ;
; db/sign_div_unsign_5kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_5kh.tdf               ;         ;
; db/alt_u_div_gse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_gse.tdf                     ;         ;
; db/lpm_divide_62m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_62m.tdf                    ;         ;
; db/sign_div_unsign_9kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_9kh.tdf               ;         ;
; db/alt_u_div_ose.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_ose.tdf                     ;         ;
; db/lpm_divide_j3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_j3m.tdf                    ;         ;
; db/sign_div_unsign_mlh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_mlh.tdf               ;         ;
; db/alt_u_div_ive.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_ive.tdf                     ;         ;
; db/lpm_divide_l3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_l3m.tdf                    ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_olh.tdf               ;         ;
; db/alt_u_div_mve.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_mve.tdf                     ;         ;
; db/lpm_divide_92m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_92m.tdf                    ;         ;
; db/sign_div_unsign_ckh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_ckh.tdf               ;         ;
; db/alt_u_div_use.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_use.tdf                     ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1495           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2579           ;
;     -- 7 input functions                    ; 30             ;
;     -- 6 input functions                    ; 369            ;
;     -- 5 input functions                    ; 363            ;
;     -- 4 input functions                    ; 324            ;
;     -- <=3 input functions                  ; 1493           ;
;                                             ;                ;
; Dedicated logic registers                   ; 501            ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 921600         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 588            ;
; Total fan-out                               ; 13367          ;
; Average fan-out                             ; 3.93           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |ball                                                   ; 2579 (33)           ; 501 (21)                  ; 921600            ; 0          ; 101  ; 0            ; |ball                                                                                                           ; ball                   ; work         ;
;    |bosses:b0|                                          ; 878 (500)           ; 42 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0                                                                                                 ; bosses                 ; work         ;
;       |lfsr_counter:r0|                                 ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lfsr_counter:r0                                                                                 ; lfsr_counter           ; work         ;
;       |lpm_divide:Mod0|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod1|                                 ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_92m:auto_generated|                ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated                                                   ; lpm_divide_92m         ; work         ;
;             |sign_div_unsign_ckh:divider|               ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh    ; work         ;
;                |alt_u_div_use:divider|                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use          ; work         ;
;       |lpm_divide:Mod2|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod3|                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_22m:auto_generated|                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated                                                   ; lpm_divide_22m         ; work         ;
;             |sign_div_unsign_5kh:divider|               ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                       ; sign_div_unsign_5kh    ; work         ;
;                |alt_u_div_gse:divider|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider ; alt_u_div_gse          ; work         ;
;       |lpm_divide:Mod4|                                 ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod5|                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_62m:auto_generated|                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m         ; work         ;
;             |sign_div_unsign_9kh:divider|               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh    ; work         ;
;                |alt_u_div_ose:divider|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose          ; work         ;
;       |lpm_divide:Mod6|                                 ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_l3m:auto_generated|                ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m         ; work         ;
;             |sign_div_unsign_olh:divider|               ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                |alt_u_div_mve:divider|                  ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;       |lpm_divide:Mod7|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_j3m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m         ; work         ;
;             |sign_div_unsign_mlh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive          ; work         ;
;    |cave_rom:lol|                                       ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol                                                                                              ; cave_rom               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component                                                              ; altsyncram             ; work         ;
;          |altsyncram_3hi1:auto_generated|               ; 10 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated                               ; altsyncram_3hi1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|decode_g2a:rden_decode        ; decode_g2a             ; work         ;
;    |control:c0|                                         ; 767 (767)           ; 274 (274)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0                                                                                                ; control                ; work         ;
;    |datapath:d0|                                        ; 777 (777)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|datapath:d0                                                                                               ; datapath               ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h1                                                                                            ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h2                                                                                            ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 100 (2)             ; 34 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA                                                                                           ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 44 (0)              ; 8 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory                                                                    ; altsyncram             ; work         ;
;          |altsyncram_bgm1:auto_generated|               ; 44 (0)              ; 8 (8)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated                                     ; altsyncram_bgm1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_g2a:rden_decode_b            ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2                  ; decode_nma             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3                        ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_address_translator:user_input_translator                                              ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller                                                                 ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                    ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll                                                                             ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                     ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                           ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; ./Backgrounds/mif/Cave/cave2bit.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; main2bit.mif                        ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|cave_rom:lol ; ROMS/Bacgrounds/cave_rom.v ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|current_state_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; Name                                    ; current_state_all.GAME_CYCLE_CHOOSE ; current_state_all.GAME_USER_WAIT ; current_state_all.GAME_CYCLE_TXTBOX ; current_state_all.GAME_CYCLE_CHAR ; current_state_all.GAME_CYCLE_X ; current_state_all.GAME_CYCLE_SCENARIO ; current_state_all.SPR_CYCLE_X ; current_state_all.SPR_CYCLE_FIRE ; current_state_all.SPR_CYCLE_M ; current_state_all.SPR_CYCLE_C ; current_state_all.SPR_CYCLE_D ; current_state_all.GAME_CYCLE_DRAWBG ; current_state_all.PONG_CYCLE_GAMEOVER ; current_state_all.PONG_CYCLE_PAUSE ; current_state_all.PONG_CYCLE_SCORE ; current_state_all.PONG_CYCLE_DELETE ; current_state_all.PR_CYCLE_C ; current_state_all.PR_CYCLE_M ; current_state_all.PR_CYCLE_X ; current_state_all.PR_CYCLE_D ; current_state_all.PL_CYCLE_C ; current_state_all.PL_CYCLE_M ; current_state_all.PL_CYCLE_X ; current_state_all.PL_CYCLE_D ; current_state_all.PONG_CYCLE_WAIT ; current_state_all.B_CYCLE_C ; current_state_all.B_CYCLE_M ; current_state_all.B_CYCLE_X ; current_state_all.B_CYCLE_D ; current_state_all.PONG_CYCLE_START_WAIT ; current_state_all.PONG_CYCLE_START ; current_state_all.GAME_CYCLE_MAIN ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; current_state_all.GAME_CYCLE_MAIN       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 0                                 ;
; current_state_all.PONG_CYCLE_START      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 1                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_START_WAIT ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_D             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_X             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_M             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_C             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_WAIT       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_DELETE     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 1                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_SCORE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 1                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_PAUSE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 1                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_GAMEOVER   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 1                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_DRAWBG     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_D           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_C           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_M           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_FIRE        ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_X           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_SCENARIO   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 1                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_X          ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 1                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHAR       ; 0                                   ; 0                                ; 0                                   ; 1                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_TXTBOX     ; 0                                   ; 0                                ; 1                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_USER_WAIT        ; 0                                   ; 1                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHOOSE     ; 1                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|debuffed_lp                                                     ;
+---------------------------+----------------+---------------------------+-------------------------+
; Name                      ; debuffed_lp.00 ; debuffed_lp.DEBUFF_FREEZE ; debuffed_lp.DEBUFF_SLOW ;
+---------------------------+----------------+---------------------------+-------------------------+
; debuffed_lp.00            ; 0              ; 0                         ; 0                       ;
; debuffed_lp.DEBUFF_SLOW   ; 1              ; 0                         ; 1                       ;
; debuffed_lp.DEBUFF_FREEZE ; 1              ; 1                         ; 0                       ;
+---------------------------+----------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; control:c0|next_state_all.B_CYCLE_X_9242             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_X_8495           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_9356      ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_D_9277             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_SCORE_8787      ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_M_9207             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_D_8635           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_FIRE_8530        ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_X_8424          ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_M_8565           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_USER_WAIT_8311        ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_D_8962            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_M_9032            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_M_8892            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_MAIN_9392       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_SCENARIO_8460   ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHOOSE_8272     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_C_9172             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_D_9102            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_C_8997            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_C_8857            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_DRAWBG_8682     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_C_8600           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHAR_8389       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_TXTBOX_8351     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_DELETE_8822     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_WAIT_9137       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_WAIT_9312 ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_X_9067            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_X_8927            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_GAMEOVER_8717   ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_PAUSE_8752      ; control:c0|Selector66 ; yes                    ;
; Number of user-specified and inferred latches = 32   ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; colour_id_r[2..4]                      ; Stuck at GND due to stuck port data_in ;
; datapath:d0|c_o[0..4]                  ; Merged with datapath:d0|c_o[5]         ;
; datapath:d0|x_lp[3]                    ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[6]                    ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[2,5,7]                ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[7]                    ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[4,6]                  ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[1]                    ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[0,8]                  ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[3..5,8]               ; Merged with datapath:d0|x_rp[2]        ;
; datapath:d0|x_lp[1]                    ; Merged with datapath:d0|x_rp[2]        ;
; control:c0|dx_spr[4..8]                ; Merged with control:c0|dx_spr[3]       ;
; control:c0|dy_r[6,7]                   ; Merged with control:c0|dy_r[5]         ;
; c_o_r[1..5]                            ; Merged with c_o_r[0]                   ;
; control:c0|x_char[8]                   ; Merged with control:c0|x_char[6]       ;
; control:c0|y_char[4..7]                ; Merged with control:c0|x_char[6]       ;
; control:c0|y_char[0..3]                ; Merged with control:c0|x_char[2]       ;
; control:c0|x_char[1,3,5,7]             ; Merged with control:c0|x_char[0]       ;
; control:c0|textbox_id[4]               ; Merged with control:c0|textbox_id[3]   ;
; control:c0|x_char[4]                   ; Merged with control:c0|character_id[1] ;
; datapath:d0|wall_spr_r                 ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_rp[0]                    ; Stuck at GND due to stuck port data_in ;
; control:c0|x_char[6]                   ; Stuck at GND due to stuck port data_in ;
; control:c0|x_char[2]                   ; Stuck at VCC due to stuck port data_in ;
; control:c0|dx_spr[3]                   ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|paddle_spr_r               ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_rp[2]                    ; Stuck at VCC due to stuck port data_in ;
; control:c0|textbox_id[3]               ; Stuck at GND due to stuck port data_in ;
; control:c0|current_state_all~2         ; Lost fanout                            ;
; control:c0|current_state_all~3         ; Lost fanout                            ;
; control:c0|current_state_all~4         ; Lost fanout                            ;
; control:c0|current_state_all~5         ; Lost fanout                            ;
; control:c0|current_state_all~6         ; Lost fanout                            ;
; control:c0|debuffed_lp.00              ; Lost fanout                            ;
; Total Number of Removed Registers = 65 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                              ;
+---------------------+---------------------------+----------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------+---------------------------+----------------------------------------+
; datapath:d0|x_rp[0] ; Stuck at GND              ; datapath:d0|paddle_spr_r               ;
;                     ; due to stuck port data_in ;                                        ;
+---------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 501   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_ball[18]                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_lp[8]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|bosses:b0|hold_y_lp[5]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_left[4]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|datapath:d0|paddle_r_floor                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ball|datapath:d0|current_bg_colour_id[1]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|go_count_rp[1]                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|ability_rp_r[2]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ball|control:c0|dx[1]                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|score_l[2]                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_spr_left[5]                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ball|control:c0|go_count_spr_debuff[3]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ball|control:c0|score_r[0]                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_rp[7]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y_lp[2]                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ball|datapath:d0|y[1]                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ball|datapath:d0|y[7]                                                                                        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|go_count_rp[11]                                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|x_char[6]                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_spr[4]                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|bg_address[2]                                                                               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |ball|datapath:d0|bg_address[10]                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|control:c0|dx_spr[3]                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[4]                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[5]                                                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[5]                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[6]                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|dy_r[3]                                                                                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |ball|control:c0|x_char[0]                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_ai[0]                                                                                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |ball|control:c0|dy_l[5]                                                                                      ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|game_scenario_id[3]                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_r[0]                                                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ball|datapath:d0|x_r[6]                                                                                      ;
; 14:1               ; 5 bits    ; 45 LEs        ; 35 LEs               ; 10 LEs                 ; Yes        ; |ball|datapath:d0|x_r[5]                                                                                      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball|bosses:b0|dy_spr_ai[6]                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_spr_ai[0]                                                                                  ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |ball|control:c0|dy_spr[1]                                                                                    ;
; 24:1               ; 7 bits    ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |ball|control:c0|dy[2]                                                                                        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|down_r                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add28                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|Mux102                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|next_state_all                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|debuffed_lp                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add13                                                                                        ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3|l4_w0_n0_mux_dataout ;
; 12:1               ; 6 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |ball|Mux6                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cave_rom:lol|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 6                                   ; Signed Integer ;
; WIDTHAD_A                          ; 17                                  ; Signed Integer ;
; NUMWORDS_A                         ; 76800                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; ./Backgrounds/mif/Cave/cave2bit.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3hi1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 2            ; Signed Integer      ;
; MONOCHROME              ; FALSE        ; String              ;
; RESOLUTION              ; 320x240      ; String              ;
; BACKGROUND_IMAGE        ; main2bit.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; main2bit.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bgm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                          ;
; LPM_WIDTHD             ; 3              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; cave_rom:lol|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 6                                            ;
;     -- NUMWORDS_A                         ; 76800                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 6                                            ;
;     -- NUMWORDS_A                         ; 76800                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 6                                            ;
;     -- NUMWORDS_B                         ; 76800                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour_id            ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (5 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; current_bg_colour_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; char_address         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; txt_address          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 501                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 97                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 62                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 62                          ;
;     SCLR SLD          ; 10                          ;
;     SLD               ; 31                          ;
;     plain             ; 182                         ;
; arriav_lcell_comb     ; 2582                        ;
;     arith             ; 891                         ;
;         0 data inputs ; 67                          ;
;         1 data inputs ; 551                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 14                          ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 1541                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 242                         ;
;         4 data inputs ; 282                         ;
;         5 data inputs ; 349                         ;
;         6 data inputs ; 369                         ;
;     shared            ; 120                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 3                           ;
; boundary_port         ; 101                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 16.30                       ;
; Average LUT depth     ; 6.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 24 23:28:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ball -c ball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10229): Verilog HDL Expression warning at ball.v(1193): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1193
Warning (10229): Verilog HDL Expression warning at ball.v(2513): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2513
Warning (10229): Verilog HDL Expression warning at ball.v(2520): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2520
Warning (10229): Verilog HDL Expression warning at ball.v(2547): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2547
Warning (10229): Verilog HDL Expression warning at ball.v(2554): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2554
Warning (10229): Verilog HDL Expression warning at ball.v(2580): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2580
Warning (10229): Verilog HDL Expression warning at ball.v(2587): truncated literal to match 8 bits File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2587
Info (12021): Found 10 design units, including 10 entities, in source file ball.v
    Info (12023): Found entity 1: vga_adapter File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 78
    Info (12023): Found entity 2: vga_address_translator File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_address_translator.v Line: 4
    Info (12023): Found entity 3: vga_controller File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_controller.v Line: 9
    Info (12023): Found entity 4: vga_pll File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_pll.v Line: 36
    Info (12023): Found entity 5: ball File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 12
    Info (12023): Found entity 6: control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 390
    Info (12023): Found entity 7: datapath File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1593
    Info (12023): Found entity 8: bosses File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2079
    Info (12023): Found entity 9: lfsr_counter File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2830
    Info (12023): Found entity 10: hex_decoder File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2852
Info (12021): Found 1 design units, including 1 entities, in source file roms/bacgrounds/cave_rom.v
    Info (12023): Found entity 1: cave_rom File: W:/quartuslabs/alisthing3/reducerom/ROMS/Bacgrounds/cave_rom.v Line: 39
Info (12127): Elaborating entity "ball" for the top level hierarchy
Warning (10858): Verilog HDL warning at ball.v(161): object bg_main_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 161
Warning (10858): Verilog HDL warning at ball.v(162): object bg_1v1_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 162
Warning (10858): Verilog HDL warning at ball.v(163): object bg_tracker_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 163
Warning (10858): Verilog HDL warning at ball.v(164): object bg_drunk_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 164
Warning (10858): Verilog HDL warning at ball.v(165): object bg_finalboss_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 165
Warning (10858): Verilog HDL warning at ball.v(168): object char_finalboss_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 168
Warning (10858): Verilog HDL warning at ball.v(171): object txt_noob_a_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 171
Warning (10858): Verilog HDL warning at ball.v(172): object txt_tracker_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 172
Warning (10858): Verilog HDL warning at ball.v(173): object txt_drunk_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 173
Warning (10858): Verilog HDL warning at ball.v(174): object txt_final_colour used but never assigned File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at ball.v(195): object "bg_id_r" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 195
Warning (10235): Verilog HDL Always Construct warning at ball.v(213): variable "c_o_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at ball.v(214): variable "bg_cave_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 214
Warning (10235): Verilog HDL Always Construct warning at ball.v(216): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at ball.v(217): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at ball.v(218): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at ball.v(219): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at ball.v(220): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at ball.v(221): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at ball.v(222): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 222
Warning (10270): Verilog HDL Case Statement warning at ball.v(217): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at ball.v(225): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at ball.v(228): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at ball.v(229): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 229
Warning (10235): Verilog HDL Always Construct warning at ball.v(230): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 230
Warning (10235): Verilog HDL Always Construct warning at ball.v(231): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at ball.v(232): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at ball.v(233): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at ball.v(234): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 234
Warning (10270): Verilog HDL Case Statement warning at ball.v(229): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 229
Warning (10235): Verilog HDL Always Construct warning at ball.v(237): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at ball.v(240): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at ball.v(241): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at ball.v(242): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at ball.v(243): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 243
Warning (10235): Verilog HDL Always Construct warning at ball.v(244): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at ball.v(245): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at ball.v(246): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 246
Warning (10270): Verilog HDL Case Statement warning at ball.v(241): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at ball.v(249): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at ball.v(251): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 251
Warning (10235): Verilog HDL Always Construct warning at ball.v(252): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at ball.v(253): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at ball.v(254): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 254
Warning (10235): Verilog HDL Always Construct warning at ball.v(255): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 255
Warning (10235): Verilog HDL Always Construct warning at ball.v(256): variable "txt_noob_a_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at ball.v(257): variable "txt_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 257
Warning (10235): Verilog HDL Always Construct warning at ball.v(258): variable "txt_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at ball.v(259): variable "txt_final_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at ball.v(260): variable "txt_final_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at ball.v(261): variable "bg_cave_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 261
Warning (10240): Verilog HDL Always Construct warning at ball.v(210): inferring latch(es) for variable "c_print", which holds its previous value in one or more paths through the always construct File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (10030): Net "bg_main_colour" at ball.v(161) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 161
Warning (10030): Net "bg_1v1_colour" at ball.v(162) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 162
Warning (10030): Net "bg_tracker_colour" at ball.v(163) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 163
Warning (10030): Net "bg_drunk_colour" at ball.v(164) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 164
Warning (10030): Net "bg_finalboss_colour" at ball.v(165) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 165
Warning (10030): Net "txt_noob_a_colour" at ball.v(171) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 171
Warning (10030): Net "txt_tracker_colour" at ball.v(172) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 172
Warning (10030): Net "txt_drunk_colour" at ball.v(173) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 173
Warning (10030): Net "txt_final_colour" at ball.v(174) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 174
Warning (10030): Net "char_finalboss_colour.001100" at ball.v(168) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 168
Warning (10034): Output port "LEDR[9..5]" at ball.v(35) has no driver File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
Info (10041): Inferred latch for "c_print[0]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (10041): Inferred latch for "c_print[1]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (10041): Inferred latch for "c_print[2]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (10041): Inferred latch for "c_print[3]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (10041): Inferred latch for "c_print[4]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (10041): Inferred latch for "c_print[5]" at ball.v(210) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 126
Info (12128): Elaborating entity "cave_rom" for hierarchy "cave_rom:lol" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component" File: W:/quartuslabs/alisthing3/reducerom/ROMS/Bacgrounds/cave_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "cave_rom:lol|altsyncram:altsyncram_component" File: W:/quartuslabs/alisthing3/reducerom/ROMS/Bacgrounds/cave_rom.v Line: 81
Info (12133): Instantiated megafunction "cave_rom:lol|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ROMS/Bacgrounds/cave_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Backgrounds/mif/Cave/cave2bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3hi1.tdf
    Info (12023): Found entity 1: altsyncram_3hi1 File: W:/quartuslabs/alisthing3/reducerom/db/altsyncram_3hi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_3hi1" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/quartuslabs/alisthing3/reducerom/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|decode_g2a:rden_decode" File: W:/quartuslabs/alisthing3/reducerom/db/altsyncram_3hi1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/quartuslabs/alisthing3/reducerom/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|mux_5hb:mux2" File: W:/quartuslabs/alisthing3/reducerom/db/altsyncram_3hi1.tdf Line: 40
Info (12128): Elaborating entity "bosses" for hierarchy "bosses:b0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 278
Warning (10230): Verilog HDL assignment warning at ball.v(2426): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2426
Warning (10230): Verilog HDL assignment warning at ball.v(2427): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2427
Warning (10230): Verilog HDL assignment warning at ball.v(2444): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2444
Warning (10230): Verilog HDL assignment warning at ball.v(2445): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2445
Warning (10230): Verilog HDL assignment warning at ball.v(2755): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2755
Warning (10230): Verilog HDL assignment warning at ball.v(2757): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2757
Warning (10230): Verilog HDL assignment warning at ball.v(2759): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2759
Warning (10230): Verilog HDL assignment warning at ball.v(2773): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2773
Warning (10230): Verilog HDL assignment warning at ball.v(2775): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2775
Warning (10230): Verilog HDL assignment warning at ball.v(2777): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2777
Warning (10230): Verilog HDL assignment warning at ball.v(2793): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2793
Warning (10230): Verilog HDL assignment warning at ball.v(2807): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2807
Info (12128): Elaborating entity "lfsr_counter" for hierarchy "bosses:b0|lfsr_counter:r0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2095
Warning (10036): Verilog HDL or VHDL warning at ball.v(2836): object "lfsr_done" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2836
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 320
Warning (10036): Verilog HDL or VHDL warning at ball.v(549): object "check" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 549
Warning (10036): Verilog HDL or VHDL warning at ball.v(549): object "check_l" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 549
Warning (10036): Verilog HDL or VHDL warning at ball.v(549): object "check_r" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 549
Warning (10036): Verilog HDL or VHDL warning at ball.v(552): object "goTime_lp_r" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 552
Warning (10036): Verilog HDL or VHDL warning at ball.v(563): object "toggle_ability" assigned a value but never read File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 563
Warning (10270): Verilog HDL Case Statement warning at ball.v(616): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 616
Warning (10270): Verilog HDL Case Statement warning at ball.v(623): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 623
Warning (10270): Verilog HDL Case Statement warning at ball.v(630): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 630
Warning (10270): Verilog HDL Case Statement warning at ball.v(639): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 639
Warning (10270): Verilog HDL Case Statement warning at ball.v(648): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 648
Warning (10270): Verilog HDL Case Statement warning at ball.v(655): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 655
Warning (10270): Verilog HDL Case Statement warning at ball.v(659): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 659
Warning (10270): Verilog HDL Case Statement warning at ball.v(663): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 663
Warning (10270): Verilog HDL Case Statement warning at ball.v(667): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 667
Warning (10270): Verilog HDL Case Statement warning at ball.v(671): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 671
Warning (10270): Verilog HDL Case Statement warning at ball.v(675): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 675
Warning (10270): Verilog HDL Case Statement warning at ball.v(679): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 679
Warning (10270): Verilog HDL Case Statement warning at ball.v(615): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 615
Warning (10240): Verilog HDL Always Construct warning at ball.v(569): inferring latch(es) for variable "next_state_all", which holds its previous value in one or more paths through the always construct File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Warning (10230): Verilog HDL assignment warning at ball.v(714): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 714
Warning (10230): Verilog HDL assignment warning at ball.v(741): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 741
Warning (10230): Verilog HDL assignment warning at ball.v(767): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 767
Warning (10230): Verilog HDL assignment warning at ball.v(796): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 796
Warning (10270): Verilog HDL Case Statement warning at ball.v(838): incomplete case statement has no default case item File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 838
Info (10264): Verilog HDL Case Statement information at ball.v(838): all case item expressions in this case statement are onehot File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 838
Warning (10230): Verilog HDL assignment warning at ball.v(1018): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1018
Warning (10230): Verilog HDL assignment warning at ball.v(1022): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1022
Warning (10230): Verilog HDL assignment warning at ball.v(1177): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1177
Warning (10230): Verilog HDL assignment warning at ball.v(1222): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1222
Warning (10230): Verilog HDL assignment warning at ball.v(1296): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1296
Warning (10230): Verilog HDL assignment warning at ball.v(1302): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1302
Warning (10230): Verilog HDL assignment warning at ball.v(1394): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1394
Warning (10230): Verilog HDL assignment warning at ball.v(1397): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1397
Warning (10230): Verilog HDL assignment warning at ball.v(1406): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1406
Warning (10230): Verilog HDL assignment warning at ball.v(1409): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1409
Warning (10230): Verilog HDL assignment warning at ball.v(1412): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1412
Warning (10230): Verilog HDL assignment warning at ball.v(1421): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1421
Warning (10230): Verilog HDL assignment warning at ball.v(1427): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1427
Warning (10230): Verilog HDL assignment warning at ball.v(1432): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1432
Warning (10230): Verilog HDL assignment warning at ball.v(1435): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1435
Warning (10230): Verilog HDL assignment warning at ball.v(1437): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1437
Warning (10230): Verilog HDL assignment warning at ball.v(1440): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1440
Warning (10230): Verilog HDL assignment warning at ball.v(1449): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1449
Warning (10230): Verilog HDL assignment warning at ball.v(1455): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1455
Warning (10230): Verilog HDL assignment warning at ball.v(1460): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1460
Warning (10230): Verilog HDL assignment warning at ball.v(1463): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1463
Warning (10230): Verilog HDL assignment warning at ball.v(1465): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1465
Warning (10230): Verilog HDL assignment warning at ball.v(1468): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1468
Warning (10230): Verilog HDL assignment warning at ball.v(1475): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1475
Warning (10230): Verilog HDL assignment warning at ball.v(1480): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1480
Warning (10230): Verilog HDL assignment warning at ball.v(1485): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1485
Warning (10230): Verilog HDL assignment warning at ball.v(1488): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1488
Warning (10230): Verilog HDL assignment warning at ball.v(1529): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1529
Warning (10230): Verilog HDL assignment warning at ball.v(1537): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1537
Warning (10230): Verilog HDL assignment warning at ball.v(1544): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1544
Warning (10230): Verilog HDL assignment warning at ball.v(1578): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1578
Warning (10034): Output port "c_spl" at ball.v(415) has no driver File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 415
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHOOSE" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_USER_WAIT" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_TXTBOX" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHAR" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_X" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_SCENARIO" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_X" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_FIRE" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_M" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_C" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_D" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_DRAWBG" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_GAMEOVER" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_PAUSE" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_SCORE" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_DELETE" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_C" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_M" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_X" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_D" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_C" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_M" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_X" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_D" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_WAIT" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.B_CYCLE_C" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.B_CYCLE_M" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.B_CYCLE_X" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.B_CYCLE_D" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START_WAIT" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_MAIN" at ball.v(569) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 364
Warning (10230): Verilog HDL assignment warning at ball.v(1675): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1675
Warning (10230): Verilog HDL assignment warning at ball.v(1676): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1676
Warning (10230): Verilog HDL assignment warning at ball.v(1677): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1677
Warning (10230): Verilog HDL assignment warning at ball.v(1678): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1678
Warning (10230): Verilog HDL assignment warning at ball.v(1679): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1679
Warning (10230): Verilog HDL assignment warning at ball.v(1730): truncated value with size 3 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1730
Warning (10230): Verilog HDL assignment warning at ball.v(1746): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1746
Warning (10230): Verilog HDL assignment warning at ball.v(1747): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1747
Warning (10230): Verilog HDL assignment warning at ball.v(1748): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1748
Warning (10230): Verilog HDL assignment warning at ball.v(1766): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1766
Warning (10230): Verilog HDL assignment warning at ball.v(1767): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1767
Warning (10230): Verilog HDL assignment warning at ball.v(1768): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1768
Warning (10230): Verilog HDL assignment warning at ball.v(1769): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1769
Warning (10230): Verilog HDL assignment warning at ball.v(1770): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1770
Warning (10230): Verilog HDL assignment warning at ball.v(1771): truncated value with size 5 to match size of target (2) File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 1771
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 381
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "main2bit.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bgm1.tdf
    Info (12023): Found entity 1: altsyncram_bgm1 File: W:/quartuslabs/alisthing3/reducerom/db/altsyncram_bgm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bgm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/quartuslabs/alisthing3/reducerom/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2" File: W:/quartuslabs/alisthing3/reducerom/db/altsyncram_bgm1.tdf Line: 46
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/quartuslabs/alisthing3/reducerom/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/quartuslabs/alisthing3/reducerom/vga_adapter/vga_adapter.v Line: 262
Warning (14026): LATCH primitive "c_print[4]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (14026): LATCH primitive "c_print[5]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (14026): LATCH primitive "c_print[2]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (14026): LATCH primitive "c_print[3]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (14026): LATCH primitive "c_print[0]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Warning (14026): LATCH primitive "c_print[1]" is permanently enabled File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 210
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2423
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod2" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2661
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod3" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2744
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod5" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2759
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod4" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2757
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod7" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2777
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod6" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2775
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod1" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2427
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod0" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2423
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod0" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2423
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod2" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2661
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod2" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2661
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod3" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2744
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod3" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2744
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_22m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_5kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_gse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod5" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2759
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod5" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2759
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod4" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2757
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod4" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2757
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod7" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2777
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod7" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2777
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod6" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2775
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod6" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2775
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod1" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2427
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod1" with the following parameter: File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 2427
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: W:/quartuslabs/alisthing3/reducerom/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: W:/quartuslabs/alisthing3/reducerom/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: W:/quartuslabs/alisthing3/reducerom/db/alt_u_div_use.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:c0|next_state_all.PONG_CYCLE_START_9356 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 545
Warning (13012): Latch control:c0|next_state_all.GAME_USER_WAIT_8311 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_MAIN_9392 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[0] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_SCENARIO_8460 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHOOSE_8272 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[0] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_DRAWBG_8682 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 545
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHAR_8389 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_TXTBOX_8351 has unsafe behavior File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 569
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 940
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 36
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 35
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/quartuslabs/alisthing3/reducerom/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[4]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[5]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[6]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[7]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[8]" File: W:/quartuslabs/alisthing3/reducerom/ball.v Line: 33
Info (21057): Implemented 2905 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 2683 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 610 warnings
    Info: Peak virtual memory: 809 megabytes
    Info: Processing ended: Sat Nov 24 23:29:41 2018
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:52


