Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,307
design__inferred_latch__count,0
design__instance__count,3593
design__instance__area,77293
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.017453739419579506
power__switching__total,0.01407381147146225
power__leakage__total,3.309076532787003E-7
power__total,0.03152788057923317
clock__skew__worst_hold__corner:nom_tt_025C_3v30,3.7862345441685035
clock__skew__worst_setup__corner:nom_tt_025C_3v30,4.2862345996796565
timing__hold__ws__corner:nom_tt_025C_3v30,1.0159797735122762
timing__setup__ws__corner:nom_tt_025C_3v30,2.0584068365759434
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.015980
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.058407
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,89
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,3.819156654582629
clock__skew__worst_setup__corner:nom_ss_125C_3v00,4.3191567100937815
timing__hold__ws__corner:nom_ss_125C_3v00,1.1952439376547581
timing__setup__ws__corner:nom_ss_125C_3v00,-15.920261115580992
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-459.47608263123755
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-15.920261115580992
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.309611
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,32
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-15.920261
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,3.7718358393103117
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,4.271835894821464
timing__hold__ws__corner:nom_ff_n40C_3v60,0.46343297178179366
timing__setup__ws__corner:nom_ff_n40C_3v60,9.67787477549902
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.463433
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.677875
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,130
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,3.831920222923908
clock__skew__worst_setup,4.268204133160597
timing__hold__ws,0.4604834421888536
timing__setup__ws,-16.547233385206656
timing__hold__tns,0.0
timing__setup__tns,-478.01064726115186
timing__hold__wns,0
timing__setup__wns,-16.547233385206656
timing__hold_vio__count,0
timing__hold_r2r__ws,0.460483
timing__hold_r2r_vio__count,0
timing__setup_vio__count,96
timing__setup_r2r__ws,-16.547234
timing__setup_r2r_vio__count,96
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3593
design__instance__area__stdcell,77293
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.716131
design__instance__utilization__stdcell,0.716131
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,10
design__instance__count__class:inverter,188
design__instance__count__class:sequential_cell,250
design__instance__count__class:multi_input_combinational_cell,1871
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,90725.2
design__violations,0
design__instance__count__class:timing_repair_buffer,316
design__instance__count__class:clock_buffer,74
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,143
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2731
route__net__special,2
route__drc_errors__iter:1,502
route__wirelength__iter:1,98001
route__drc_errors__iter:2,142
route__wirelength__iter:2,97059
route__drc_errors__iter:3,126
route__wirelength__iter:3,96918
route__drc_errors__iter:4,0
route__wirelength__iter:4,96811
route__drc_errors,0
route__wirelength,96811
route__vias,16882
route__vias__singlecut,16882
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,534.9
design__instance__count__class:fill_cell,2595
timing__unannotated_net__count__corner:nom_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,3.78034414472246
clock__skew__worst_setup__corner:min_tt_025C_3v30,4.280344200233613
timing__hold__ws__corner:min_tt_025C_3v30,1.0110479406528046
timing__setup__ws__corner:min_tt_025C_3v30,2.3228264413831647
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.011048
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.322826
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,60
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,3.8076449737593228
clock__skew__worst_setup__corner:min_ss_125C_3v00,4.307645029270476
timing__hold__ws__corner:min_ss_125C_3v00,1.2003260947160155
timing__setup__ws__corner:min_ss_125C_3v00,-15.404836953197103
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-444.3315743329308
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-15.404836953197103
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.300077
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,32
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-15.404837
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,32
timing__unannotated_net__count__corner:min_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,3.7682040776494445
clock__skew__worst_setup__corner:min_ff_n40C_3v60,4.268204133160597
timing__hold__ws__corner:min_ff_n40C_3v60,0.4604834421888536
timing__setup__ws__corner:min_ff_n40C_3v60,9.830643244364868
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.460483
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.830644
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,3.7929434000514477
clock__skew__worst_setup__corner:max_tt_025C_3v30,4.2929434555626
timing__hold__ws__corner:max_tt_025C_3v30,1.0219669844088046
timing__setup__ws__corner:max_tt_025C_3v30,1.7457893402821454
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.021967
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.745789
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,130
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,3.831920222923908
clock__skew__worst_setup__corner:max_ss_125C_3v00,4.331920278435061
timing__hold__ws__corner:max_ss_125C_3v00,1.1885484044484862
timing__setup__ws__corner:max_ss_125C_3v00,-16.547233385206656
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-478.01064726115186
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-16.547233385206656
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.320456
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,32
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-16.547234
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,32
timing__unannotated_net__count__corner:max_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,3.775873054431239
clock__skew__worst_setup__corner:max_ff_n40C_3v60,4.275873109942392
timing__hold__ws__corner:max_ff_n40C_3v60,0.46702509847956064
timing__setup__ws__corner:max_ff_n40C_3v60,9.49416216961566
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.467025
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.494163
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29942
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000578452
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000466774
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000919399
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000466774
design_powergrid__voltage__worst,0.000466774
design_powergrid__voltage__worst__net:VPWR,3.29942
design_powergrid__drop__worst,0.000578452
design_powergrid__drop__worst__net:VPWR,0.000578452
design_powergrid__voltage__worst__net:VGND,0.000466774
design_powergrid__drop__worst__net:VGND,0.000466774
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000915000000000000014710455076283324160613119602203369140625
ir__drop__worst,0.0005779999999999999547861673221404998912476003170013427734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
