Analysis & Synthesis report for WiMAX_veriPHY
Thu Dec 12 15:06:12 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl|state
 11. State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|output_state
 12. State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|input_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component|altsyncram_6in2:auto_generated
 18. Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component|altsyncram_b432:auto_generated
 19. Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component|altsyncram_b432:auto_generated
 20. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2
 23. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst
 24. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst"
 28. Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR"
 29. Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 12 15:06:12 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; WiMAX_veriPHY                                  ;
; Top-level Entity Name           ; wimax_top_wrapper                              ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 211                                            ;
; Total pins                      ; 8                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 704                                            ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; wimax_top_wrapper  ; WiMAX_veriPHY      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library    ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+------------+
; ../rtl/WiMAX_PHY_top.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv                    ;            ;
; ../rtl/wimax_top_wrapper.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/wimax_top_wrapper.sv                ;            ;
; ../rtl/qpsk_MOD.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/qpsk_MOD.sv                         ;            ;
; ../rtl/prbs.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/prbs.sv                             ;            ;
; ../rtl/PPBufferControl.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBufferControl.sv                  ;            ;
; ../rtl/PPBuffer.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBuffer.sv                         ;            ;
; ../rtl/interleaver_top.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver_top.sv                  ;            ;
; ../rtl/interleaver.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver.sv                      ;            ;
; ../rtl/fec_encoder_wimax_phy.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/fec_encoder_wimax_phy.sv            ;            ;
; ../pkg/Package_wimax.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/pkg/Package_wimax.sv                    ;            ;
; ../ip/PLL_50_100.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100.v                         ; PLL_50_100 ;
; ../ip/PLL_50_100/PLL_50_100_0002.v ; yes             ; User Verilog HDL File        ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100/PLL_50_100_0002.v         ; PLL_50_100 ;
; ../ip/SDPR.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/SDPR.v                               ;            ;
; ../ip/FEC_DPR.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/FEC_DPR.v                            ;            ;
; altera_pll.v                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v          ;            ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;            ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;            ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;            ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;            ;
; aglobal231.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;            ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;            ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;            ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;            ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;            ;
; db/altsyncram_6in2.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/db/altsyncram_6in2.tdf              ;            ;
; db/altsyncram_b432.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/db/altsyncram_b432.tdf              ;            ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 276           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 436           ;
;     -- 7 input functions                    ; 3             ;
;     -- 6 input functions                    ; 104           ;
;     -- 5 input functions                    ; 44            ;
;     -- 4 input functions                    ; 22            ;
;     -- <=3 input functions                  ; 263           ;
;                                             ;               ;
; Dedicated logic registers                   ; 211           ;
;                                             ;               ;
; I/O pins                                    ; 8             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 704           ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; reset_N~input ;
; Maximum fan-out                             ; 211           ;
; Total fan-out                               ; 2451          ;
; Average fan-out                             ; 3.67          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Entity Name           ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |wimax_top_wrapper                                 ; 436 (137)           ; 211 (67)                  ; 704               ; 0          ; 8    ; 0            ; |wimax_top_wrapper                                                                                                                                                                  ; wimax_top_wrapper     ; work         ;
;    |WiMAX_PHY_top:WiMAX_PHY_U0|                    ; 299 (0)             ; 144 (0)                   ; 704               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0                                                                                                                                       ; WiMAX_PHY_top         ; work         ;
;       |PLL_50_100:PLL_inst|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst                                                                                                                   ; PLL_50_100            ; PLL_50_100   ;
;          |PLL_50_100_0002:pll_50_100_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst                                                                                   ; PLL_50_100_0002       ; PLL_50_100   ;
;             |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i                                                           ; altera_pll            ; work         ;
;       |fec_encoder_wimax_phy:fec_encoder_U1|       ; 223 (223)           ; 84 (84)                   ; 192               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1                                                                                                  ; fec_encoder_wimax_phy ; work         ;
;          |FEC_DPR:fec_encoder_DPR|                 ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR                                                                          ; FEC_DPR               ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component                                          ; altsyncram            ; work         ;
;                |altsyncram_6in2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component|altsyncram_6in2:auto_generated           ; altsyncram_6in2       ; work         ;
;       |interleaver_top:interleaver_U2|             ; 49 (10)             ; 30 (8)                    ; 512               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2                                                                                                        ; interleaver_top       ; work         ;
;          |PPBuffer:PingPongBuffer_inst|            ; 22 (0)              ; 14 (0)                    ; 512               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst                                                                           ; PPBuffer              ; work         ;
;             |PPBufferControl:BufferControl|        ; 22 (22)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl                                             ; PPBufferControl       ; work         ;
;             |SDPR:BankA|                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA                                                                ; SDPR                  ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                   |altsyncram_b432:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component|altsyncram_b432:auto_generated ; altsyncram_b432       ; work         ;
;             |SDPR:BankB|                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB                                                                ; SDPR                  ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                   |altsyncram_b432:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component|altsyncram_b432:auto_generated ; altsyncram_b432       ; work         ;
;          |interleaver:Interleaver_inst|            ; 17 (17)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst                                                                           ; interleaver           ; work         ;
;       |prbs:randomizer_U0|                         ; 24 (24)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|prbs:randomizer_U0                                                                                                                    ; prbs                  ; work         ;
;       |qpsk_MOD:qpsk_MOD_U3|                       ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|qpsk_MOD:qpsk_MOD_U3                                                                                                                  ; qpsk_MOD              ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component|altsyncram_6in2:auto_generated|ALTSYNCRAM           ; AUTO       ; True Dual Port   ; 192          ; 1            ; 192          ; 1            ; 192  ; None ;
; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component|altsyncram_b432:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256  ; None ;
; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component|altsyncram_b432:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                      ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst                                                    ; ../ip/PLL_50_100.v ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR           ; ../ip/FEC_DPR.v    ;
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA ; ../ip/SDPR.v       ;
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB ; ../ip/SDPR.v       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl|state ;
+---------------+---------------+---------------+-------------+-------------------------------------------------------------------------------------------------+
; Name          ; state.WRITE_B ; state.WRITE_A ; state.CLEAR ; state.IDLE                                                                                      ;
+---------------+---------------+---------------+-------------+-------------------------------------------------------------------------------------------------+
; state.IDLE    ; 0             ; 0             ; 0           ; 0                                                                                               ;
; state.CLEAR   ; 0             ; 0             ; 1           ; 1                                                                                               ;
; state.WRITE_A ; 0             ; 1             ; 0           ; 1                                                                                               ;
; state.WRITE_B ; 1             ; 0             ; 0           ; 1                                                                                               ;
+---------------+---------------+---------------+-------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|output_state ;
+--------------------------+--------------------------+----------------+------------------------------------------+
; Name                     ; output_state.OUTPUT_IDLE ; output_state.Y ; output_state.X                           ;
+--------------------------+--------------------------+----------------+------------------------------------------+
; output_state.OUTPUT_IDLE ; 0                        ; 0              ; 0                                        ;
; output_state.X           ; 1                        ; 0              ; 1                                        ;
; output_state.Y           ; 1                        ; 1              ; 0                                        ;
+--------------------------+--------------------------+----------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|input_state ;
+-----------------------------+------------------+----------------------+----------------------------------------+
; Name                        ; input_state.IDLE ; input_state.PINGPONG ; input_state.BUFFERING_INPUT            ;
+-----------------------------+------------------+----------------------+----------------------------------------+
; input_state.IDLE            ; 0                ; 0                    ; 0                                      ;
; input_state.BUFFERING_INPUT ; 1                ; 0                    ; 1                                      ;
; input_state.PINGPONG        ; 1                ; 1                    ; 0                                      ;
+-----------------------------+------------------+----------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                ; Reason for Removal ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+
; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl|state~4 ; Lost fanout        ;
; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl|state~5 ; Lost fanout        ;
; Total Number of Removed Registers = 2                                                                                        ;                    ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 211   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 211   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 183   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; randomizer_out_counter[6]                                 ; 3       ;
; randomizer_out_counter[4]                                 ; 5       ;
; randomizer_out_counter[2]                                 ; 5       ;
; randomizer_out_counter[3]                                 ; 5       ;
; randomizer_out_counter[1]                                 ; 5       ;
; randomizer_out_counter[0]                                 ; 5       ;
; FEC_counter[7]                                            ; 3       ;
; FEC_counter[0]                                            ; 5       ;
; FEC_counter[1]                                            ; 5       ;
; FEC_counter[2]                                            ; 5       ;
; FEC_counter[3]                                            ; 5       ;
; FEC_counter[4]                                            ; 5       ;
; FEC_counter[5]                                            ; 5       ;
; interleaver_counter[7]                                    ; 3       ;
; interleaver_counter[0]                                    ; 5       ;
; interleaver_counter[1]                                    ; 5       ;
; interleaver_counter[2]                                    ; 5       ;
; interleaver_counter[3]                                    ; 5       ;
; interleaver_counter[4]                                    ; 5       ;
; interleaver_counter[5]                                    ; 5       ;
; WiMAX_PHY_top:WiMAX_PHY_U0|qpsk_MOD:qpsk_MOD_U3|bit_count ; 3       ;
; randomizer_in_counter[6]                                  ; 3       ;
; randomizer_in_counter[1]                                  ; 5       ;
; randomizer_in_counter[0]                                  ; 5       ;
; randomizer_in_counter[4]                                  ; 5       ;
; randomizer_in_counter[3]                                  ; 5       ;
; randomizer_in_counter[2]                                  ; 5       ;
; Total number of inverted registers = 27                   ;         ;
+-----------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|prbs:randomizer_U0|r_reg[15]                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|prbs:randomizer_U0|r_reg[14]                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|counter_input[0]   ;
; 11:1               ; 32 bits   ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|counter_output[16] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wimax_top_wrapper|WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|input_state        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component|altsyncram_6in2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component|altsyncram_b432:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component|altsyncram_b432:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                      ;
; operation_mode                       ; direct                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 192                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 192                  ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6in2      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; Ncbps          ; 192   ; Signed Integer                                                                ;
; Ncpc           ; 2     ; Signed Integer                                                                ;
; s              ; 1     ; Signed Integer                                                                ;
; d              ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Ncbps          ; 192   ; Signed Integer                                                                                             ;
; Ncpc           ; 2     ; Signed Integer                                                                                             ;
; s              ; 1     ; Signed Integer                                                                                             ;
; d              ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_b432      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_b432      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                 ;
; Entity Instance                           ; WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 192                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 192                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst"          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ready_interleaver ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR" ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                           ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+--------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiMAX_PHY_top:WiMAX_PHY_U0"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; locked        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I_comp[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_comp[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 211                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 8                           ;
;     ENA CLR           ; 95                          ;
;     ENA CLR SCLR      ; 80                          ;
;     ENA CLR SLD       ; 8                           ;
; arriav_lcell_comb     ; 436                         ;
;     arith             ; 195                         ;
;         1 data inputs ; 185                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 1                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 238                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 44                          ;
;         6 data inputs ; 104                         ;
; boundary_port         ; 8                           ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 3.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Dec 12 15:06:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WiMAX_veriPHY -c WiMAX_veriPHY
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/wimax_phy_top.sv
    Info (12023): Found entity 1: WiMAX_PHY_top File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/wimax_top_wrapper.sv
    Info (12023): Found entity 1: wimax_top_wrapper File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/wimax_top_wrapper.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/qpsk_mod.sv
    Info (12023): Found entity 1: qpsk_MOD File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/qpsk_MOD.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/prbs.sv
    Info (12023): Found entity 1: prbs File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/prbs.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/ppbuffercontrol.sv
    Info (12023): Found entity 1: PPBufferControl File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBufferControl.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/ppbuffer.sv
    Info (12023): Found entity 1: PPBuffer File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBuffer.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/interleaver_top.sv
    Info (12023): Found entity 1: interleaver_top File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver_top.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/interleaver.sv
    Info (12023): Found entity 1: interleaver File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/rtl/fec_encoder_wimax_phy.sv
    Info (12023): Found entity 1: fec_encoder_wimax_phy File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/fec_encoder_wimax_phy.sv Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/it/desktop/asic/phase3_draft/3/pkg/package_wimax.sv
    Info (12022): Found design unit 1: Package_wimax (SystemVerilog) File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/pkg/Package_wimax.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/ip/pll_50_100.v
    Info (12023): Found entity 1: PLL_50_100 File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/ip/pll_50_100/pll_50_100_0002.v
    Info (12023): Found entity 1: PLL_50_100_0002 File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100/PLL_50_100_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/ip/sdpr.v
    Info (12023): Found entity 1: SDPR File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/SDPR.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/it/desktop/asic/phase3_draft/3/ip/fec_dpr.v
    Info (12023): Found entity 1: FEC_DPR File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/FEC_DPR.v Line: 40
Info (12127): Elaborating entity "wimax_top_wrapper" for the top level hierarchy
Info (12128): Elaborating entity "WiMAX_PHY_top" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/wimax_top_wrapper.sv Line: 102
Info (12128): Elaborating entity "PLL_50_100" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 68
Info (12128): Elaborating entity "PLL_50_100_0002" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100/PLL_50_100_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100/PLL_50_100_0002.v Line: 88
Info (12133): Instantiated megafunction "WiMAX_PHY_top:WiMAX_PHY_U0|PLL_50_100:PLL_inst|PLL_50_100_0002:pll_50_100_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/PLL_50_100/PLL_50_100_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "prbs" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|prbs:randomizer_U0" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 82
Info (12128): Elaborating entity "fec_encoder_wimax_phy" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 97
Warning (10230): Verilog HDL assignment warning at fec_encoder_wimax_phy.sv(79): truncated value with size 32 to match size of target (8) File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/fec_encoder_wimax_phy.sv Line: 79
Info (12128): Elaborating entity "FEC_DPR" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/fec_encoder_wimax_phy.sv Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/FEC_DPR.v Line: 98
Info (12130): Elaborated megafunction instantiation "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/FEC_DPR.v Line: 98
Info (12133): Instantiated megafunction "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/FEC_DPR.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "192"
    Info (12134): Parameter "numwords_b" = "192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6in2.tdf
    Info (12023): Found entity 1: altsyncram_6in2 File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/db/altsyncram_6in2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6in2" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|fec_encoder_wimax_phy:fec_encoder_U1|FEC_DPR:fec_encoder_DPR|altsyncram:altsyncram_component|altsyncram_6in2:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "interleaver_top" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 111
Info (12128): Elaborating entity "interleaver" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|interleaver:Interleaver_inst" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver_top.sv Line: 41
Warning (10230): Verilog HDL assignment warning at interleaver.sv(46): truncated value with size 32 to match size of target (8) File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver.sv Line: 46
Warning (10230): Verilog HDL assignment warning at interleaver.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver.sv Line: 47
Info (12128): Elaborating entity "PPBuffer" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/interleaver_top.sv Line: 54
Info (12128): Elaborating entity "PPBufferControl" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBuffer.sv Line: 44
Info (12128): Elaborating entity "SDPR" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/PPBuffer.sv Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/SDPR.v Line: 92
Info (12130): Elaborated megafunction instantiation "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/SDPR.v Line: 92
Info (12133): Instantiated megafunction "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/ip/SDPR.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b432.tdf
    Info (12023): Found entity 1: altsyncram_b432 File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/db/altsyncram_b432.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b432" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|interleaver_top:interleaver_U2|PPBuffer:PingPongBuffer_inst|SDPR:BankA|altsyncram:altsyncram_component|altsyncram_b432:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "qpsk_MOD" for hierarchy "WiMAX_PHY_top:WiMAX_PHY_U0|qpsk_MOD:qpsk_MOD_U3" File: C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/rtl/WiMAX_PHY_top.sv Line: 127
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/output_files/WiMAX_veriPHY.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 462 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 449 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Thu Dec 12 15:06:12 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/iT/Desktop/ASIC/Phase3_Draft/3/syn/output_files/WiMAX_veriPHY.map.smsg.


