library ieee;
use ieee.std_logic_1164.all;
library lattice;
use lattice.all;
library machxo2;
use machxo2.all;

package packagediv00 is

  component osc00
    port(
       osc_int: out std_logic);
  end component;
  
  component div00
    port(
       clkdiv: in std_logic;
	   indiv: in std_logic_vector(3 downto 0);
       outdiv: inout std_logic);
  end component;


  component div01
    port(
       clkdiv1: in std_logic;
	   indiv1: in std_logic_vector(3 downto 0);
       outdiv1: inout std_logic);
  end component;

end packagediv00;