

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'
================================================================
* Date:           Mon Jul  3 05:13:48 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.340 us | 0.340 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    350|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        0|      -|     173|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     173|    520|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_435_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_2_fu_533_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_3_fu_631_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_fu_337_p2               |     +    |      0|  0|  13|           4|           4|
    |i_fu_137_p2                       |     +    |      0|  0|  15|           7|           1|
    |and_ln415_1_fu_425_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_523_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_621_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_327_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_455_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_553_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_651_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_357_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op109         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_385_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_483_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_581_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_287_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_131_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln718_1_fu_195_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_2_fu_227_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_3_fu_259_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_fu_163_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_1_fu_217_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_2_fu_249_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_3_fu_281_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_185_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_211_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_243_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_3_fu_275_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_179_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_413_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_511_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_609_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_315_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_467_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_2_fu_565_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_3_fu_663_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_fu_369_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln777_1_fu_461_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_559_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_657_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_363_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_1_fu_377_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_1_V_1_fu_475_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_2_V_1_fu_573_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_3_V_1_fu_671_p3          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_449_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_547_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_645_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_351_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 350|         199|         110|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_120              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_120              |   7|   0|    7|          0|
    |icmp_ln41_reg_679        |   1|   0|    1|          0|
    |icmp_ln718_1_reg_739     |   1|   0|    1|          0|
    |icmp_ln718_2_reg_754     |   1|   0|    1|          0|
    |icmp_ln718_3_reg_769     |   1|   0|    1|          0|
    |icmp_ln718_reg_724       |   1|   0|    1|          0|
    |icmp_ln768_1_reg_749     |   1|   0|    1|          0|
    |icmp_ln768_2_reg_764     |   1|   0|    1|          0|
    |icmp_ln768_3_reg_779     |   1|   0|    1|          0|
    |icmp_ln768_reg_734       |   1|   0|    1|          0|
    |icmp_ln879_1_reg_744     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_759     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_774     |   1|   0|    1|          0|
    |icmp_ln879_reg_729       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_784   |   4|   0|    4|          0|
    |tmp_data_0_V_reg_688     |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_789   |   4|   0|    4|          0|
    |tmp_data_1_V_reg_697     |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_794   |   4|   0|    4|          0|
    |tmp_data_2_V_reg_706     |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_799   |   4|   0|    4|          0|
    |tmp_data_3_V_reg_715     |  16|   0|   16|          0|
    |icmp_ln41_reg_679        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 173|  32|  110|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

